Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 13:00:05 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 82 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14151 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28436 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.728    -1726.643                    409                 1433        0.060        0.000                      0                 1433        3.000        0.000                       0                   630  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -6.905      -79.177                     12                  748        0.112        0.000                      0                  748        3.000        0.000                       0                   479  
  clk_out1_clk_wiz_0       -5.556      -64.335                     12                  300        0.264        0.000                      0                  300        4.130        0.000                       0                   148  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -5.684    -1558.129                    385                  385        0.060        0.000                      0                  385  
sys_clk_pin         clk_out1_clk_wiz_0       -7.728      -89.336                     12                   12        0.206        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -6.905ns,  Total Violation      -79.177ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.905ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.862ns  (logic 8.498ns (50.398%)  route 8.364ns (49.602%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.575    21.610    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.332    21.942 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    21.942    sound_converter/percentage[2]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.442    14.783    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.029    15.037    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -21.942    
  -------------------------------------------------------------------
                         slack                                 -6.905    

Slack (VIOLATED) :        -6.900ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.859ns  (logic 8.498ns (50.407%)  route 8.361ns (49.593%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.572    21.607    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.332    21.939 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    21.939    sound_converter/percentage[5]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.442    14.783    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.031    15.039    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -21.939    
  -------------------------------------------------------------------
                         slack                                 -6.900    

Slack (VIOLATED) :        -6.822ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.778ns  (logic 8.498ns (50.650%)  route 8.280ns (49.350%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.491    21.526    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.332    21.858 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    21.858    sound_converter/percentage[1]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.441    14.782    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.029    15.036    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -21.858    
  -------------------------------------------------------------------
                         slack                                 -6.822    

Slack (VIOLATED) :        -6.817ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.775ns  (logic 8.498ns (50.659%)  route 8.277ns (49.341%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.488    21.523    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X55Y30         LUT5 (Prop_lut5_I3_O)        0.332    21.855 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    21.855    sound_converter/percentage[3]_i_1_n_0
    SLICE_X55Y30         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.441    14.782    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y30         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X55Y30         FDRE (Setup_fdre_C_D)        0.031    15.038    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -21.855    
  -------------------------------------------------------------------
                         slack                                 -6.817    

Slack (VIOLATED) :        -6.811ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.770ns  (logic 8.498ns (50.674%)  route 8.272ns (49.326%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.483    21.518    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.332    21.850 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    21.850    sound_converter/percentage[6]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.442    14.783    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.031    15.039    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -21.850    
  -------------------------------------------------------------------
                         slack                                 -6.811    

Slack (VIOLATED) :        -6.809ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.769ns  (logic 8.498ns (50.677%)  route 8.271ns (49.323%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.482    21.517    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X55Y31         LUT5 (Prop_lut5_I3_O)        0.332    21.849 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    21.849    sound_converter/percentage[7]_i_1_n_0
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.442    14.783    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X55Y31         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)        0.032    15.040    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -21.849    
  -------------------------------------------------------------------
                         slack                                 -6.809    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.639ns  (logic 8.498ns (51.074%)  route 8.141ns (48.926%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.352    21.387    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.332    21.719 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    21.719    sound_converter/percentage[0]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.446    14.787    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.077    15.089    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -21.719    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.623ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.636ns  (logic 8.498ns (51.083%)  route 8.138ns (48.917%))
  Logic Levels:           25  (CARRY4=17 LUT2=2 LUT3=4 LUT5=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.093 f  sound_converter/maxLedNum_reg[3]_i_20/O[1]
                         net (fo=68, routed)          0.805     7.897    sound_converter/maxLedNum_reg[3]_1[5]
    SLICE_X54Y17         LUT3 (Prop_lut3_I2_O)        0.306     8.203 r  sound_converter/percentage[7]_i_242/O
                         net (fo=2, routed)           0.628     8.831    sound_converter/percentage[7]_i_242_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.216 r  sound_converter/percentage_reg[7]_i_279/CO[3]
                         net (fo=1, routed)           0.000     9.216    sound_converter/percentage_reg[7]_i_279_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.330 r  sound_converter/percentage_reg[7]_i_233/CO[3]
                         net (fo=1, routed)           0.000     9.330    sound_converter/percentage_reg[7]_i_233_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.444 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.444    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.601 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.898    10.499    sound_converter/CO[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    11.284 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.672    11.956    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.564 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.479    13.043    sound_converter/percentage_reg[7]_1[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I0_O)        0.310    13.353 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.598    13.952    sound_converter/percentage[7]_i_75_n_0
    SLICE_X53Y28         LUT2 (Prop_lut2_I0_O)        0.124    14.076 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    14.076    sound_converter/percentage[7]_i_79_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.474 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.474    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.588 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.588    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.702 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.702    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.924 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.730    15.654    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X58Y31         LUT3 (Prop_lut3_I2_O)        0.299    15.953 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.500    16.453    sound_converter/percentage[7]_i_152_n_0
    SLICE_X58Y31         LUT5 (Prop_lut5_I1_O)        0.124    16.577 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.471    17.048    sound_converter/percentage[7]_i_92_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.574 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.574    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.887 r  sound_converter/percentage_reg[7]_i_15/O[3]
                         net (fo=3, routed)           0.804    18.690    sound_converter/percentage_reg[7]_i_15_n_4
    SLICE_X57Y32         LUT2 (Prop_lut2_I0_O)        0.306    18.996 r  sound_converter/percentage[7]_i_33/O
                         net (fo=1, routed)           0.000    18.996    sound_converter/percentage[7]_i_33_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.394 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    19.394    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.616 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.628    20.244    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X56Y32         LUT3 (Prop_lut3_I2_O)        0.299    20.543 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    20.543    sound_converter/percentage[7]_i_19_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    21.035 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.349    21.384    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X56Y33         LUT5 (Prop_lut5_I3_O)        0.332    21.716 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    21.716    sound_converter/percentage[4]_i_1_n_0
    SLICE_X56Y33         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.446    14.787    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X56Y33         FDRE (Setup_fdre_C_D)        0.081    15.093    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -21.716    
  -------------------------------------------------------------------
                         slack                                 -6.623    

Slack (VIOLATED) :        -6.409ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.366ns  (logic 7.598ns (46.426%)  route 8.768ns (53.574%))
  Logic Levels:           22  (CARRY4=15 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.887    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.106 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=70, routed)          0.757     7.863    sound_converter/maxLedNum_reg[3]_1[8]
    SLICE_X51Y20         LUT3 (Prop_lut3_I1_O)        0.295     8.158 r  sound_converter/maxLedNum[3]_i_157/O
                         net (fo=1, routed)           0.634     8.792    sound_converter/maxLedNum[3]_i_157_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.318 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.318    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.432    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.660 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.736    10.396    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X52Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.180 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.980    12.160    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.790 r  sound_converter/maxLedNum_reg[3]_i_101/O[1]
                         net (fo=3, routed)           0.825    13.614    sound_converter/maxLedNum_reg[3]_i_101_n_6
    SLICE_X51Y28         LUT4 (Prop_lut4_I1_O)        0.306    13.920 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.920    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.321 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.321    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.634 r  sound_converter/maxLedNum_reg[3]_i_89/O[3]
                         net (fo=11, routed)          0.871    15.505    sound_converter_n_125
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.328    15.833 r  maxLedNum[3]_i_171/O
                         net (fo=2, routed)           0.642    16.475    maxLedNum[3]_i_171_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.328    16.803 r  maxLedNum[3]_i_122/O
                         net (fo=2, routed)           0.671    17.474    maxLedNum[3]_i_122_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    17.598 r  maxLedNum[3]_i_126/O
                         net (fo=1, routed)           0.000    17.598    sound_converter/maxVol_reg[11]_22[3]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.999 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.999    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.333 r  sound_converter/maxLedNum_reg[3]_i_36/O[1]
                         net (fo=3, routed)           0.944    19.277    sound_converter/maxLedNum_reg[3]_i_36_n_6
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.580 r  sound_converter/maxLedNum[3]_i_109/O
                         net (fo=1, routed)           0.000    19.580    sound_converter/maxLedNum[3]_i_109_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.956 r  sound_converter/maxLedNum_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.956    sound_converter/maxLedNum_reg[3]_i_52_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.073 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.073    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.190 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           1.132    21.322    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I3_O)        0.124    21.446 r  sound_converter/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    21.446    sound_converter/maxLedNum[3]_i_1_n_0
    SLICE_X49Y29         FDRE                                         r  sound_converter/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.440    14.781    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X49Y29         FDRE                                         r  sound_converter/maxLedNum_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y29         FDRE (Setup_fdre_C_D)        0.031    15.037    sound_converter/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -21.446    
  -------------------------------------------------------------------
                         slack                                 -6.409    

Slack (VIOLATED) :        -6.205ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.165ns  (logic 7.598ns (47.002%)  route 8.567ns (52.998%))
  Logic Levels:           22  (CARRY4=15 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.559     5.080    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  sound_converter/maxVol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  sound_converter/maxVol_reg[2]/Q
                         net (fo=3, routed)           0.576     6.113    sound_converter/Q[2]
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.770 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.770    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.887 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.887    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.106 r  sound_converter/maxLedNum_reg[3]_i_4/O[0]
                         net (fo=70, routed)          0.757     7.863    sound_converter/maxLedNum_reg[3]_1[8]
    SLICE_X51Y20         LUT3 (Prop_lut3_I1_O)        0.295     8.158 r  sound_converter/maxLedNum[3]_i_157/O
                         net (fo=1, routed)           0.634     8.792    sound_converter/maxLedNum[3]_i_157_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.318 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.318    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.432 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.432    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.660 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.736    10.396    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X52Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    11.180 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.980    12.160    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.630    12.790 r  sound_converter/maxLedNum_reg[3]_i_101/O[1]
                         net (fo=3, routed)           0.825    13.614    sound_converter/maxLedNum_reg[3]_i_101_n_6
    SLICE_X51Y28         LUT4 (Prop_lut4_I1_O)        0.306    13.920 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.920    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.321 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.321    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X51Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.634 r  sound_converter/maxLedNum_reg[3]_i_89/O[3]
                         net (fo=11, routed)          0.871    15.505    sound_converter_n_125
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.328    15.833 r  maxLedNum[3]_i_171/O
                         net (fo=2, routed)           0.642    16.475    maxLedNum[3]_i_171_n_0
    SLICE_X49Y29         LUT5 (Prop_lut5_I4_O)        0.328    16.803 r  maxLedNum[3]_i_122/O
                         net (fo=2, routed)           0.671    17.474    maxLedNum[3]_i_122_n_0
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.124    17.598 r  maxLedNum[3]_i_126/O
                         net (fo=1, routed)           0.000    17.598    sound_converter/maxVol_reg[11]_22[3]
    SLICE_X48Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.999 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.999    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.333 r  sound_converter/maxLedNum_reg[3]_i_36/O[1]
                         net (fo=3, routed)           0.944    19.277    sound_converter/maxLedNum_reg[3]_i_36_n_6
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.580 r  sound_converter/maxLedNum[3]_i_109/O
                         net (fo=1, routed)           0.000    19.580    sound_converter/maxLedNum[3]_i_109_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    19.956 r  sound_converter/maxLedNum_reg[3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    19.956    sound_converter/maxLedNum_reg[3]_i_52_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.073 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.073    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.190 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.931    21.121    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I3_O)        0.124    21.245 r  sound_converter/maxLedNum[1]_i_1/O
                         net (fo=1, routed)           0.000    21.245    sound_converter/maxLedNum[1]_i_1_n_0
    SLICE_X51Y32         FDRE                                         r  sound_converter/maxLedNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.444    14.785    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X51Y32         FDRE                                         r  sound_converter/maxLedNum_reg[1]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X51Y32         FDRE (Setup_fdre_C_D)        0.031    15.041    sound_converter/maxLedNum_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -21.245    
  -------------------------------------------------------------------
                         slack                                 -6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 mc/mc/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.209ns (42.515%)  route 0.283ns (57.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.552     1.435    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  mc/mc/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  mc/mc/x_sign_reg/Q
                         net (fo=12, routed)          0.283     1.882    mc/mc/x_sign
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.927 r  mc/mc/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.927    mc/mc/x_pos[3]_i_1_n_0
    SLICE_X38Y23         FDRE                                         r  mc/mc/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  mc/mc/x_pos_reg[3]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y23         FDRE (Hold_fdre_C_D)         0.120     1.815    mc/mc/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.582     1.465    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mc/mc/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.067     1.673    mc/mc/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X1Y24          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.850     1.977    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.075     1.540    mc/mc/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mc/mc/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_pos_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.300%)  route 0.198ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  mc/mc/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  mc/mc/x_new_reg/Q
                         net (fo=12, routed)          0.198     1.759    mc/mc/x_new_reg_n_0
    SLICE_X38Y23         FDRE                                         r  mc/mc/x_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  mc/mc/x_pos_reg[0]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y23         FDRE (Hold_fdre_C_CE)       -0.070     1.625    mc/mc/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mc/mc/x_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_pos_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.300%)  route 0.198ns (60.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  mc/mc/x_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  mc/mc/x_new_reg/Q
                         net (fo=12, routed)          0.198     1.759    mc/mc/x_new_reg_n_0
    SLICE_X38Y23         FDRE                                         r  mc/mc/x_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X38Y23         FDRE                                         r  mc/mc/x_pos_reg[3]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X38Y23         FDRE (Hold_fdre_C_CE)       -0.070     1.625    mc/mc/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mc/mc/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.209ns (42.952%)  route 0.278ns (57.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.552     1.435    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  mc/mc/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  mc/mc/x_sign_reg/Q
                         net (fo=12, routed)          0.278     1.877    mc/mc/x_sign
    SLICE_X39Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.922 r  mc/mc/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.922    mc/mc/x_pos[1]_i_1_n_0
    SLICE_X39Y23         FDRE                                         r  mc/mc/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  mc/mc/x_pos_reg[1]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X39Y23         FDRE (Hold_fdre_C_D)         0.091     1.786    mc/mc/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.582     1.465    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mc/mc/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.067     1.673    mc/mc/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y24          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.850     1.977    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.071     1.536    mc/mc/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/y_inc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.981%)  route 0.088ns (32.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mc/mc/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.088     1.662    mc/mc/Inst_Ps2Interface/rx_data_reg_n_0_[2]
    SLICE_X30Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.707 r  mc/mc/Inst_Ps2Interface/y_inc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.707    mc/mc/Inst_Ps2Interface_n_5
    SLICE_X30Y24         FDRE                                         r  mc/mc/y_inc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.816     1.943    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  mc/mc/y_inc_reg[4]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     1.567    mc/mc/y_inc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mc/mc/x_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/xpos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.553     1.436    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X39Y27         FDRE                                         r  mc/mc/x_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mc/mc/x_pos_reg[9]/Q
                         net (fo=4, routed)           0.348     1.925    mc/mc/x_pos[9]
    SLICE_X33Y27         FDRE                                         r  mc/mc/xpos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.819     1.946    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X33Y27         FDRE                                         r  mc/mc/xpos_reg[9]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X33Y27         FDRE (Hold_fdre_C_D)         0.070     1.767    mc/mc/xpos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/y_inc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.117%)  route 0.113ns (37.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X31Y24         FDRE                                         r  mc/mc/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mc/mc/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=8, routed)           0.113     1.688    mc/mc/Inst_Ps2Interface/rx_data_reg_n_0_[7]
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  mc/mc/Inst_Ps2Interface/y_inc[7]_i_2/O
                         net (fo=1, routed)           0.000     1.733    mc/mc/Inst_Ps2Interface_n_20
    SLICE_X30Y24         FDRE                                         r  mc/mc/y_inc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.816     1.943    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X30Y24         FDRE                                         r  mc/mc/y_inc_reg[7]/C
                         clock pessimism             -0.497     1.446    
    SLICE_X30Y24         FDRE (Hold_fdre_C_D)         0.121     1.567    mc/mc/y_inc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/data_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/data_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.582     1.465    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  mc/mc/Inst_Ps2Interface/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  mc/mc/Inst_Ps2Interface/data_count_reg[3]/Q
                         net (fo=5, routed)           0.087     1.693    mc/mc/Inst_Ps2Interface/data_count_reg[3]
    SLICE_X1Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.738 r  mc/mc/Inst_Ps2Interface/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    mc/mc/Inst_Ps2Interface/data_count[2]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  mc/mc/Inst_Ps2Interface/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.850     1.977    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  mc/mc/Inst_Ps2Interface/data_count_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.091     1.569    mc/mc/Inst_Ps2Interface/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y19     dbg/char1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y9      dbg/ghar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y9      dbg/ehar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1      dbg/ghar5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     dbg/char2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y13     dbg/ehar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12     dbg/char3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19     dbg/ehar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y3      dbg/ghar6/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y11     dbg/char4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y33     sound_converter/percentage_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y33     sound_converter/percentage_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y25     mc/mc/left_down_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/x_inc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/x_inc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/x_inc_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/x_inc_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y24     mc/mc/x_inc_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y19     sound_converter/maxVol_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y21     sound_converter/maxVol_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y21     sound_converter/maxVol_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y20     sound_converter/maxVol_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y19     sound_converter/maxVol_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y19     sound_converter/maxVol_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y19     sound_converter/maxVol_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y20     sound_converter/maxVol_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -5.556ns,  Total Violation      -64.335ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.556ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.672ns  (logic 2.822ns (19.234%)  route 11.850ns (80.766%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.748    18.904    mode_s/VGA_Red_hist[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I1_O)        0.124    19.028 r  mode_s/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.587    19.615    vga/VGA_CONTROL/mode_reg[0]_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.739 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.739    vga/VGA_CONTROL_n_378
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.031    14.183    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -19.739    
  -------------------------------------------------------------------
                         slack                                 -5.556    

Slack (VIOLATED) :        -5.520ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.707ns  (logic 2.822ns (19.189%)  route 11.885ns (80.811%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.349    18.504    mode_s/VGA_Red_hist[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.628 r  mode_s/VGA_GREEN[0]_i_2/O
                         net (fo=4, routed)           1.021    19.650    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124    19.774 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.774    vga/VGA_CONTROL_n_373
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.435    14.036    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.296    
                         clock uncertainty           -0.072    14.223    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.031    14.254    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -19.774    
  -------------------------------------------------------------------
                         slack                                 -5.520    

Slack (VIOLATED) :        -5.515ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.701ns  (logic 2.946ns (20.040%)  route 11.755ns (79.960%))
  Logic Levels:           13  (CARRY4=1 LUT3=2 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.349    18.504    mode_s/VGA_Red_hist[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.628 r  mode_s/VGA_GREEN[0]_i_2/O
                         net (fo=4, routed)           0.432    19.060    mode_s/VGA_BLUE_reg[0]
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.124    19.184 r  mode_s/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.460    19.644    vga/VGA_CONTROL/background_reg[2]
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.124    19.768 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.000    19.768    vga/VGA_CONTROL_n_371
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.295    
                         clock uncertainty           -0.072    14.222    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031    14.253    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                         -19.768    
  -------------------------------------------------------------------
                         slack                                 -5.515    

Slack (VIOLATED) :        -5.510ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.624ns  (logic 2.822ns (19.296%)  route 11.802ns (80.704%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.692    18.847    mode_s/VGA_Red_hist[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.971 f  mode_s/VGA_BLUE[1]_i_3/O
                         net (fo=1, routed)           0.596    19.568    vga/VGA_CONTROL/mode_reg[2]_1
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.124    19.692 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    19.692    vga/VGA_CONTROL_n_377
    SLICE_X40Y30         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.029    14.181    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -19.692    
  -------------------------------------------------------------------
                         slack                                 -5.510    

Slack (VIOLATED) :        -5.493ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.609ns  (logic 2.946ns (20.166%)  route 11.663ns (79.834%))
  Logic Levels:           13  (CARRY4=1 LUT3=1 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.332    18.487    mode_s/VGA_Red_hist[0]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    18.611 f  mode_s/VGA_RED[1]_i_5/O
                         net (fo=1, routed)           0.553    19.165    vga/VGA_CONTROL/mode_reg[2]
    SLICE_X41Y30         LUT5 (Prop_lut5_I3_O)        0.124    19.289 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.263    19.552    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124    19.676 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.676    vga/VGA_CONTROL_n_381
    SLICE_X41Y30         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X41Y30         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.031    14.183    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -19.676    
  -------------------------------------------------------------------
                         slack                                 -5.493    

Slack (VIOLATED) :        -5.444ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.561ns  (logic 2.822ns (19.380%)  route 11.739ns (80.620%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.346    18.501    mode_s/VGA_Red_hist[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.625 f  mode_s/VGA_GREEN[2]_i_2/O
                         net (fo=2, routed)           0.879    19.504    vga/VGA_CONTROL/mode_reg[2]_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I2_O)        0.124    19.628 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    19.628    vga/VGA_CONTROL_n_375
    SLICE_X41Y29         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X41Y29         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.032    14.184    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                         -19.628    
  -------------------------------------------------------------------
                         slack                                 -5.444    

Slack (VIOLATED) :        -5.418ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.532ns  (logic 2.822ns (19.419%)  route 11.710ns (80.581%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.349    18.504    mode_s/VGA_Red_hist[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.628 r  mode_s/VGA_GREEN[0]_i_2/O
                         net (fo=4, routed)           0.847    19.476    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X40Y29         LUT6 (Prop_lut6_I3_O)        0.124    19.600 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    19.600    vga/VGA_CONTROL_n_386
    SLICE_X40Y29         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X40Y29         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.029    14.181    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -19.600    
  -------------------------------------------------------------------
                         slack                                 -5.418    

Slack (VIOLATED) :        -5.315ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.429ns  (logic 2.822ns (19.558%)  route 11.607ns (80.442%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.349    18.504    mode_s/VGA_Red_hist[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.124    18.628 r  mode_s/VGA_GREEN[0]_i_2/O
                         net (fo=4, routed)           0.743    19.372    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X41Y30         LUT6 (Prop_lut6_I1_O)        0.124    19.496 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    19.496    vga/VGA_CONTROL_n_372
    SLICE_X41Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X41Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.029    14.181    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -19.496    
  -------------------------------------------------------------------
                         slack                                 -5.315    

Slack (VIOLATED) :        -5.296ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.412ns  (logic 2.822ns (19.581%)  route 11.590ns (80.419%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.648    18.804    mode_s/VGA_Red_hist[0]
    SLICE_X38Y29         LUT6 (Prop_lut6_I4_O)        0.124    18.928 f  mode_s/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.428    19.355    vga/VGA_CONTROL/mode_reg[2]_2
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.124    19.479 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.479    vga/VGA_CONTROL_n_379
    SLICE_X40Y29         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436    14.037    vga/CLK_VGA
    SLICE_X40Y29         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.031    14.183    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -19.479    
  -------------------------------------------------------------------
                         slack                                 -5.296    

Slack (VIOLATED) :        -5.204ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.440ns  (logic 2.822ns (19.542%)  route 11.618ns (80.458%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.546     5.067    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y24         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=908, routed)         3.715     9.238    wave_h/out[2]
    SLICE_X29Y90         MUXF8 (Prop_muxf8_S_O)       0.273     9.511 f  wave_h/VGA_RED_reg[3]_i_758/O
                         net (fo=1, routed)           0.782    10.293    wave_h/VGA_RED_reg[3]_i_758_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I3_O)        0.316    10.609 f  wave_h/VGA_RED[3]_i_259/O
                         net (fo=1, routed)           0.000    10.609    wave_h/VGA_RED[3]_i_259_n_0
    SLICE_X32Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    10.821 f  wave_h/VGA_RED_reg[3]_i_111/O
                         net (fo=1, routed)           0.944    11.766    wave_h/VGA_RED_reg[3]_i_111_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I3_O)        0.299    12.065 f  wave_h/VGA_RED[3]_i_45/O
                         net (fo=1, routed)           1.805    13.870    wave_h/VGA_RED[3]_i_45_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I3_O)        0.124    13.994 f  wave_h/VGA_RED[3]_i_21/O
                         net (fo=3, routed)           1.342    15.336    wave_h/Sample_Memory[3]
    SLICE_X41Y33         LUT6 (Prop_lut6_I4_O)        0.124    15.460 r  wave_h/VGA_RED[3]_i_27/O
                         net (fo=3, routed)           0.693    16.153    wave_h/VGA_RED[3]_i_27_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I1_O)        0.124    16.277 r  wave_h/VGA_RED[3]_i_14/O
                         net (fo=1, routed)           0.610    16.887    wave_h/VGA_RED[3]_i_14_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124    17.011 r  wave_h/VGA_RED[3]_i_9/O
                         net (fo=1, routed)           0.000    17.011    vga/VGA_CONTROL/S[1]
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.409 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.623    18.032    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124    18.156 r  vga/VGA_CONTROL/VGA_RED[3]_i_3/O
                         net (fo=8, routed)           0.346    18.501    mode_s/VGA_Red_hist[0]
    SLICE_X39Y32         LUT6 (Prop_lut6_I4_O)        0.124    18.625 f  mode_s/VGA_GREEN[2]_i_2/O
                         net (fo=2, routed)           0.758    19.384    vga/VGA_CONTROL/mode_reg[2]_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I0_O)        0.124    19.508 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.508    vga/VGA_CONTROL_n_374
    SLICE_X34Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X34Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.295    
                         clock uncertainty           -0.072    14.222    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.081    14.303    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -19.508    
  -------------------------------------------------------------------
                         slack                                 -5.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=56, routed)          0.120     1.701    vga/VGA_CONTROL/VGA_GREEN_reg[3][3]
    SLICE_X35Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_4
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.824     1.951    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[3]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.105     1.545    vga/VGA_CONTROL/v_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.558     1.441    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y35         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=39, routed)          0.133     1.715    vga/VGA_CONTROL/VGA_GREEN_reg[3][11]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X35Y35         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.826     1.953    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y35         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    vga/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.111%)  route 0.137ns (34.889%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.558     1.441    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=47, routed)          0.137     1.719    vga/VGA_CONTROL/VGA_GREEN_reg[3][4]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X35Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.825     1.952    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.546    vga/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.909%)  route 0.147ns (37.091%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.550     1.433    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/Q
                         net (fo=144, routed)         0.147     1.721    vga/VGA_CONTROL/out[6]
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.817     1.944    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y25         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    vga/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.249ns (62.899%)  route 0.147ns (37.101%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.551     1.434    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=106, routed)         0.147     1.722    vga/VGA_CONTROL/out[10]
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.818     1.945    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    vga/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.256ns (64.370%)  route 0.142ns (35.630%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.558     1.441    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y35         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=37, routed)          0.142     1.724    vga/VGA_CONTROL/VGA_GREEN_reg[3][8]
    SLICE_X35Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    vga/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X35Y35         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.826     1.953    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y35         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.105     1.546    vga/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.256ns (64.153%)  route 0.143ns (35.847%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.551     1.434    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=132, routed)         0.143     1.718    vga/VGA_CONTROL/out[7]
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.818     1.945    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    vga/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.897%)  route 0.149ns (37.103%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.551     1.434    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=103, routed)         0.149     1.724    vga/VGA_CONTROL/out[9]
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.835 r  vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    vga/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.818     1.945    vga/VGA_CONTROL/CLK_VGA
    SLICE_X29Y26         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    vga/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.292ns (68.038%)  route 0.137ns (31.962%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.558     1.441    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=47, routed)          0.137     1.719    vga/VGA_CONTROL/VGA_GREEN_reg[3][4]
    SLICE_X35Y34         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.870 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.870    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X35Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.825     1.952    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y34         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X35Y34         FDRE (Hold_fdre_C_D)         0.105     1.546    vga/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.562%)  route 0.279ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y32         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.279     1.860    vga/h_sync_reg
    SLICE_X29Y27         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X29Y27         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.063     1.532    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y29     vga/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X40Y30     vga/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y29     vga/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y30     vga/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X58Y13     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y20     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X59Y4      vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y79     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__13/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y39      vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__29/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y25     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y24     vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X56Y77     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__14/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y79     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__17/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y9      vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y24     vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y13     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y4      vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y4      vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y57     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y53     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y53     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y62     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__12/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y71     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__15/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y88     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__16/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y88     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__16/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          385  Failing Endpoints,  Worst Slack       -5.684ns,  Total Violation    -1558.129ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.684ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.042ns  (logic 0.574ns (11.384%)  route 4.468ns (88.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          2.294   139.749    dbg/dhar3/c/U1/ADDR[3]
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/dhar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.482   134.823    dbg/dhar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/dhar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.170   134.833    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.065    dbg/dhar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.065    
                         arrival time                        -139.749    
  -------------------------------------------------------------------
                         slack                                 -5.684    

Slack (VIOLATED) :        -5.684ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.042ns  (logic 0.574ns (11.384%)  route 4.468ns (88.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 134.823 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          2.294   139.749    dbg/dhar5/c/U1/ADDR[3]
    RAMB18_X0Y21         RAMB18E1                                     r  dbg/dhar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.482   134.823    dbg/dhar5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  dbg/dhar5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.003    
                         clock uncertainty           -0.170   134.833    
    RAMB18_X0Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.065    dbg/dhar5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.065    
                         arrival time                        -139.749    
  -------------------------------------------------------------------
                         slack                                 -5.684    

Slack (VIOLATED) :        -5.592ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.962ns  (logic 0.574ns (11.569%)  route 4.388ns (88.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          2.213   139.668    dbg/char1/c/U1/ADDR[3]
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.494   134.835    dbg/char1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.077    dbg/char1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.077    
                         arrival time                        -139.668    
  -------------------------------------------------------------------
                         slack                                 -5.592    

Slack (VIOLATED) :        -5.592ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar6/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.962ns  (logic 0.574ns (11.569%)  route 4.388ns (88.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          2.213   139.668    dbg/dhar6/c/U1/ADDR[3]
    RAMB18_X0Y18         RAMB18E1                                     r  dbg/dhar6/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.494   134.835    dbg/dhar6/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  dbg/dhar6/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.077    dbg/dhar6/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.077    
                         arrival time                        -139.668    
  -------------------------------------------------------------------
                         slack                                 -5.592    

Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.904ns  (logic 0.574ns (11.705%)  route 4.330ns (88.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          2.155   139.611    dbg/char5/c/U1/ADDR[3]
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/char5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.493   134.834    dbg/char5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/char5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.076    dbg/char5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.076    
                         arrival time                        -139.611    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.535ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.904ns  (logic 0.574ns (11.705%)  route 4.330ns (88.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          2.155   139.611    dbg/dhar2/c/U1/ADDR[3]
    RAMB18_X0Y17         RAMB18E1                                     r  dbg/dhar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.493   134.834    dbg/dhar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y17         RAMB18E1                                     r  dbg/dhar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.076    dbg/dhar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.076    
                         arrival time                        -139.611    
  -------------------------------------------------------------------
                         slack                                 -5.535    

Slack (VIOLATED) :        -5.397ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.767ns  (logic 0.608ns (12.753%)  route 4.159ns (87.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 134.835 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=59, routed)          2.233   137.396    vga/VGA_CONTROL/VGA_GREEN_reg[3][2]
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.152   137.548 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__4/O
                         net (fo=16, routed)          1.926   139.474    dbg/char1/c/U1/ADDR[5]
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.494   134.835    dbg/char1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y19         RAMB18E1                                     r  dbg/char1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.015    
                         clock uncertainty           -0.170   134.845    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768   134.077    dbg/char1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.077    
                         arrival time                        -139.474    
  -------------------------------------------------------------------
                         slack                                 -5.397    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.758ns  (logic 0.608ns (12.778%)  route 4.150ns (87.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 134.834 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 r  vga/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=59, routed)          2.233   137.396    vga/VGA_CONTROL/VGA_GREEN_reg[3][2]
    SLICE_X43Y21         LUT3 (Prop_lut3_I2_O)        0.152   137.548 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__4/O
                         net (fo=16, routed)          1.917   139.465    dbg/char5/c/U1/ADDR[5]
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/char5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.493   134.834    dbg/char5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y16         RAMB18E1                                     r  dbg/char5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.014    
                         clock uncertainty           -0.170   134.844    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.768   134.076    dbg/char5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.076    
                         arrival time                        -139.465    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.691ns  (logic 0.574ns (12.237%)  route 4.117ns (87.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 134.827 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          1.942   139.397    dbg/char2/c/U1/ADDR[3]
    RAMB18_X0Y13         RAMB18E1                                     r  dbg/char2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.486   134.827    dbg/char2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y13         RAMB18E1                                     r  dbg/char2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.007    
                         clock uncertainty           -0.170   134.837    
    RAMB18_X0Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.069    dbg/char2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.069    
                         arrival time                        -139.397    
  -------------------------------------------------------------------
                         slack                                 -5.329    

Slack (VIOLATED) :        -5.329ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/char3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        4.691ns  (logic 0.574ns (12.237%)  route 4.117ns (87.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 134.827 - 130.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 134.707 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.556   134.707    vga/VGA_CONTROL/CLK_VGA
    SLICE_X35Y33         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.456   135.163 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=62, routed)          2.174   137.337    vga/VGA_CONTROL/VGA_GREEN_reg[3][0]
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.118   137.455 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_4/O
                         net (fo=40, routed)          1.942   139.397    dbg/char3/c/U1/ADDR[3]
    RAMB18_X0Y12         RAMB18E1                                     r  dbg/char3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.486   134.827    dbg/char3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  dbg/char3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.007    
                         clock uncertainty           -0.170   134.837    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.768   134.069    dbg/char3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.069    
                         arrival time                        -139.397    
  -------------------------------------------------------------------
                         slack                                 -5.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.141ns (19.392%)  route 0.586ns (80.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y14         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_7/Q
                         net (fo=1, routed)           0.586     2.174    dbg/ghar5/c/U1/h_cntr_reg_reg[3]_1_repN_7_alias
    RAMB18_X1Y1          RAMB18E1                                     r  dbg/ghar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.878     2.006    dbg/ghar5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  dbg/ghar5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.170     1.931    
    RAMB18_X1Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.114    dbg/ghar5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ehar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.189%)  route 0.594ns (80.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.555     1.438    vga/VGA_CONTROL/CLK_VGA
    SLICE_X47Y29         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_5/Q
                         net (fo=1, routed)           0.594     2.173    dbg/ehar7/c/U1/h_cntr_reg_reg[3]_1_repN_5_alias
    RAMB18_X1Y13         RAMB18E1                                     r  dbg/ehar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.871     1.999    dbg/ehar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  dbg/ehar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.107    dbg/ehar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.141ns (19.433%)  route 0.585ns (80.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X47Y5          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_6/Q
                         net (fo=1, routed)           0.585     2.173    dbg/ghar8/c/U1/VGA_RED_reg[1]_repN_6_alias
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/ghar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.870     1.998    dbg/ghar8/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y7          RAMB18E1                                     r  dbg/ghar8/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.754    
                         clock uncertainty            0.170     1.923    
    RAMB18_X2Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.106    dbg/ghar8/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fhar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.141ns (19.380%)  route 0.587ns (80.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X9Y13          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_6/Q
                         net (fo=2, routed)           0.587     2.173    dbg/fhar7/c/U1/h_cntr_reg_reg[3]_1_repN_6_alias
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/fhar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.869     1.997    dbg/fhar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/fhar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.170     1.922    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.105    dbg/fhar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fhar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.073%)  route 0.598ns (80.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.566     1.449    vga/VGA_CONTROL/CLK_VGA
    SLICE_X51Y4          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_8/Q
                         net (fo=3, routed)           0.598     2.188    dbg/fhar8/c/U1/VGA_RED_reg[1]_repN_8_alias
    RAMB18_X1Y10         RAMB18E1                                     r  dbg/fhar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.866     1.994    dbg/fhar8/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y10         RAMB18E1                                     r  dbg/fhar8/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.750    
                         clock uncertainty            0.170     1.919    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.102    dbg/fhar8/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.238%)  route 0.592ns (80.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.593     1.476    vga/VGA_CONTROL/CLK_VGA
    SLICE_X7Y46          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_3/Q
                         net (fo=3, routed)           0.592     2.209    dbg/dhar3/c/U1/h_cntr_reg_reg[3]_1_repN_3_alias
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/dhar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.876     2.004    dbg/dhar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y20         RAMB18E1                                     r  dbg/dhar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.112    dbg/dhar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/dhar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.238%)  route 0.592ns (80.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.593     1.476    vga/VGA_CONTROL/CLK_VGA
    SLICE_X7Y46          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_3/Q
                         net (fo=3, routed)           0.592     2.209    dbg/dhar5/c/U1/h_cntr_reg_reg[3]_1_repN_3_alias
    RAMB18_X0Y21         RAMB18E1                                     r  dbg/dhar5/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.876     2.004    dbg/dhar5/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  dbg/dhar5/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.112    dbg/dhar5/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ghar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.141ns (19.186%)  route 0.594ns (80.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.585     1.468    vga/VGA_CONTROL/CLK_VGA
    SLICE_X58Y20         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_8/Q
                         net (fo=2, routed)           0.594     2.203    dbg/ghar7/c/U1/h_cntr_reg_reg[3]_1_repN_8_alias
    RAMB18_X1Y6          RAMB18E1                                     r  dbg/ghar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.869     1.997    dbg/ghar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  dbg/ghar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.753    
                         clock uncertainty            0.170     1.922    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.105    dbg/ghar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.584     1.467    vga/VGA_CONTROL/CLK_VGA
    SLICE_X58Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_9/Q
                         net (fo=3, routed)           0.593     2.201    dbg/ahar4/c/U1/h_cntr_reg_reg[3]_1_repN_9_alias
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/ahar4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.867     1.995    dbg/ahar4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y10         RAMB18E1                                     r  dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.751    
                         clock uncertainty            0.170     1.920    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.103    dbg/ahar4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.208%)  route 0.593ns (80.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.584     1.467    vga/VGA_CONTROL/CLK_VGA
    SLICE_X58Y27         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__33_replica_9/Q
                         net (fo=3, routed)           0.593     2.201    dbg/ahar7/c/U1/h_cntr_reg_reg[3]_1_repN_9_alias
    RAMB18_X2Y11         RAMB18E1                                     r  dbg/ahar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.867     1.995    dbg/ahar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y11         RAMB18E1                                     r  dbg/ahar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.751    
                         clock uncertainty            0.170     1.920    
    RAMB18_X2Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.103    dbg/ahar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -7.728ns,  Total Violation      -89.336ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.728ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.846ns  (logic 3.392ns (43.231%)  route 4.454ns (56.769%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 r  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.540   132.176    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.124   132.300 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=4, routed)           0.491   132.790    vga/VGA_CONTROL/VGA_GREEN[3]_i_5_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I1_O)        0.124   132.914 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.000   132.914    vga/VGA_CONTROL_n_371
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.031   125.187    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.915    
  -------------------------------------------------------------------
                         slack                                 -7.728    

Slack (VIOLATED) :        -7.705ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.825ns  (logic 3.392ns (43.349%)  route 4.433ns (56.651%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 f  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 f  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 f  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.540   132.176    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.124   132.300 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=4, routed)           0.469   132.769    vga/VGA_CONTROL/VGA_GREEN[3]_i_5_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.124   132.893 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   132.893    vga/VGA_CONTROL_n_376
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X35Y31         FDRE (Setup_fdre_C_D)        0.032   125.188    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -132.893    
  -------------------------------------------------------------------
                         slack                                 -7.705    

Slack (VIOLATED) :        -7.695ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.863ns  (logic 3.268ns (41.560%)  route 4.595ns (58.440%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 f  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 f  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 f  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.673   131.990    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X34Y31         LUT4 (Prop_lut4_I2_O)        0.124   132.114 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           0.694   132.808    vga/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.124   132.932 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   132.932    vga/VGA_CONTROL_n_374
    SLICE_X34Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X34Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X34Y31         FDRE (Setup_fdre_C_D)        0.081   125.237    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.237    
                         arrival time                        -132.932    
  -------------------------------------------------------------------
                         slack                                 -7.695    

Slack (VIOLATED) :        -7.684ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.805ns  (logic 3.392ns (43.457%)  route 4.413ns (56.543%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 f  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 f  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 f  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.542   132.179    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X38Y29         LUT2 (Prop_lut2_I0_O)        0.124   132.303 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_6/O
                         net (fo=1, routed)           0.447   132.750    vga/VGA_CONTROL/VGA_BLUE[2]_i_6_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I5_O)        0.124   132.874 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   132.874    vga/VGA_CONTROL_n_375
    SLICE_X41Y29         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X41Y29         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)        0.032   125.190    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.190    
                         arrival time                        -132.874    
  -------------------------------------------------------------------
                         slack                                 -7.684    

Slack (VIOLATED) :        -7.673ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.791ns  (logic 3.268ns (41.946%)  route 4.523ns (58.054%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 r  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.489   131.806    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.124   131.930 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.806   132.735    vga/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.124   132.859 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   132.859    vga/VGA_CONTROL_n_377
    SLICE_X40Y30         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.029   125.187    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.859    
  -------------------------------------------------------------------
                         slack                                 -7.673    

Slack (VIOLATED) :        -7.578ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.698ns  (logic 3.392ns (44.066%)  route 4.306ns (55.934%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 f  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 f  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 f  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 f  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.540   132.176    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X35Y31         LUT2 (Prop_lut2_I0_O)        0.124   132.300 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=4, routed)           0.342   132.642    vga/VGA_CONTROL/VGA_GREEN[3]_i_5_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.124   132.766 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   132.766    vga/VGA_CONTROL_n_373
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.435   125.147    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.031   125.188    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -132.766    
  -------------------------------------------------------------------
                         slack                                 -7.578    

Slack (VIOLATED) :        -7.388ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.507ns  (logic 3.268ns (43.534%)  route 4.239ns (56.466%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 r  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.489   131.806    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X38Y29         LUT3 (Prop_lut3_I1_O)        0.124   131.930 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.521   132.451    vga/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.124   132.575 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   132.575    vga/VGA_CONTROL_n_386
    SLICE_X40Y29         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X40Y29         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X40Y29         FDRE (Setup_fdre_C_D)        0.029   125.187    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.575    
  -------------------------------------------------------------------
                         slack                                 -7.388    

Slack (VIOLATED) :        -7.325ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.445ns  (logic 3.392ns (45.559%)  route 4.053ns (54.441%))
  Logic Levels:           12  (CARRY4=6 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 r  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.366   132.003    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.124   132.127 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.263   132.389    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I0_O)        0.124   132.513 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   132.513    vga/VGA_CONTROL_n_381
    SLICE_X41Y30         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X41Y30         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.031   125.189    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.189    
                         arrival time                        -132.514    
  -------------------------------------------------------------------
                         slack                                 -7.325    

Slack (VIOLATED) :        -7.219ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.337ns  (logic 3.268ns (44.539%)  route 4.069ns (55.461%))
  Logic Levels:           11  (CARRY4=6 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 r  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.645   132.282    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.124   132.406 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   132.406    vga/VGA_CONTROL_n_372
    SLICE_X41Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X41Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)        0.029   125.187    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.187    
                         arrival time                        -132.406    
  -------------------------------------------------------------------
                         slack                                 -7.219    

Slack (VIOLATED) :        -7.217ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        7.337ns  (logic 3.268ns (44.540%)  route 4.069ns (55.460%))
  Logic Levels:           11  (CARRY4=6 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.547   125.068    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  mc/mc/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  mc/mc/xpos_reg[0]/Q
                         net (fo=13, routed)          0.658   126.182    mc/mc/VGA_BLUE_reg[2][0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656   126.838 r  mc/mc/VGA_BLUE_reg[2]_i_223/CO[3]
                         net (fo=1, routed)           0.000   126.838    mc/mc/VGA_BLUE_reg[2]_i_223_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.952 r  mc/mc/VGA_BLUE_reg[2]_i_141/CO[3]
                         net (fo=1, routed)           0.000   126.952    mc/mc/VGA_BLUE_reg[2]_i_141_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   127.066 r  mc/mc/VGA_BLUE_reg[2]_i_77/CO[3]
                         net (fo=1, routed)           0.000   127.066    mc/mc/VGA_BLUE_reg[2]_i_77_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   127.337 r  mc/mc/VGA_BLUE_reg[2]_i_38/CO[0]
                         net (fo=10, routed)          0.711   128.049    vga/VGA_CONTROL/xpos_reg[11]_0[0]
    SLICE_X37Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.923   128.972 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37/CO[3]
                         net (fo=1, routed)           0.000   128.972    vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_37_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.086 r  vga/VGA_CONTROL/VGA_BLUE_reg[2]_i_18/CO[3]
                         net (fo=2, routed)           0.789   129.874    mc/mc/xpos_reg[11]_1[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124   129.998 r  mc/mc/VGA_BLUE[2]_i_21/O
                         net (fo=1, routed)           0.589   130.587    mc/mc/VGA_BLUE[2]_i_21_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.124   130.711 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.481   131.193    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.124   131.316 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.196   131.512    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.124   131.636 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.645   132.281    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.124   132.405 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   132.405    vga/VGA_CONTROL_n_378
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)        0.031   125.189    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.189    
                         arrival time                        -132.405    
  -------------------------------------------------------------------
                         slack                                 -7.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.231ns (31.206%)  route 0.509ns (68.794%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/left_reg/Q
                         net (fo=3, routed)           0.378     1.952    vga/VGA_CONTROL/mouseLeft
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.997 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           0.131     2.128    vga/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.173 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.173    vga/VGA_CONTROL_n_376
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X35Y31         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.092     1.967    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.231ns (29.193%)  route 0.560ns (70.807%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/left_reg/Q
                         net (fo=3, routed)           0.378     1.952    vga/VGA_CONTROL/mouseLeft
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.997 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           0.182     2.179    vga/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.045     2.224 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.224    vga/VGA_CONTROL_n_373
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.231ns (28.539%)  route 0.578ns (71.461%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/left_reg/Q
                         net (fo=3, routed)           0.412     1.986    vga/VGA_CONTROL/mouseLeft
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.167     2.198    vga/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X41Y29         LUT6 (Prop_lut6_I3_O)        0.045     2.243 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.243    vga/VGA_CONTROL_n_375
    SLICE_X41Y29         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X41Y29         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.092     1.967    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.231ns (26.948%)  route 0.626ns (73.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/left_reg/Q
                         net (fo=3, routed)           0.378     1.952    vga/VGA_CONTROL/mouseLeft
    SLICE_X34Y31         LUT4 (Prop_lut4_I1_O)        0.045     1.997 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=3, routed)           0.248     2.245    vga/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.290 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.290    vga/VGA_CONTROL_n_374
    SLICE_X34Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X34Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.121     1.996    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.231ns (27.296%)  route 0.615ns (72.704%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/left_reg/Q
                         net (fo=3, routed)           0.412     1.986    vga/VGA_CONTROL/mouseLeft
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.203     2.234    vga/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I4_O)        0.045     2.279 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.279    vga/VGA_CONTROL_n_386
    SLICE_X40Y29         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X40Y29         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091     1.966    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.231ns (24.666%)  route 0.705ns (75.334%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/left_reg/Q
                         net (fo=3, routed)           0.412     1.986    vga/VGA_CONTROL/mouseLeft
    SLICE_X38Y29         LUT3 (Prop_lut3_I2_O)        0.045     2.031 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=3, routed)           0.294     2.325    vga/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I2_O)        0.045     2.370 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.370    vga/VGA_CONTROL_n_377
    SLICE_X40Y30         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.091     1.967    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.321ns (26.438%)  route 0.893ns (73.562%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mc/mc/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/ypos_reg[7]/Q
                         net (fo=15, routed)          0.428     2.002    mc/mc/Q[6]
    SLICE_X34Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.187     2.234    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.279 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.095     2.374    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.419 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.183     2.602    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.045     2.647 r  vga/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     2.647    vga/VGA_CONTROL_n_380
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.321ns (25.431%)  route 0.941ns (74.569%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mc/mc/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/ypos_reg[7]/Q
                         net (fo=15, routed)          0.428     2.002    mc/mc/Q[6]
    SLICE_X34Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.187     2.234    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.279 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.095     2.374    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.419 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.232     2.650    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.695 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.695    vga/VGA_CONTROL_n_379
    SLICE_X40Y29         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X40Y29         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.705    
                         clock uncertainty            0.170     1.875    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.092     1.967    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.321ns (24.866%)  route 0.970ns (75.134%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mc/mc/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/ypos_reg[7]/Q
                         net (fo=15, routed)          0.428     2.002    mc/mc/Q[6]
    SLICE_X34Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.187     2.234    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.279 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.095     2.374    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.419 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.260     2.679    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X41Y30         LUT6 (Prop_lut6_I5_O)        0.045     2.724 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.724    vga/VGA_CONTROL_n_372
    SLICE_X41Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X41Y30         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.091     1.967    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 mc/mc/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.321ns (24.830%)  route 0.972ns (75.170%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.550     1.433    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  mc/mc/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  mc/mc/ypos_reg[7]/Q
                         net (fo=15, routed)          0.428     2.002    mc/mc/Q[6]
    SLICE_X34Y30         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  mc/mc/VGA_BLUE[2]_i_9/O
                         net (fo=1, routed)           0.187     2.234    vga/VGA_CONTROL/ypos_reg[4]
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.279 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=4, routed)           0.095     2.374    vga/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.419 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=9, routed)           0.262     2.681    vga/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I1_O)        0.045     2.726 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.726    vga/VGA_CONTROL_n_378
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=478, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=146, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X40Y30         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.758    





