;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #200, <50
	MOV #-27, <-20
	ADD 272, 960
	MOV #-27, <-20
	ADD 272, 960
	SUB #0, -4
	ADD #270, <0
	SUB @127, 100
	MOV -1, <-20
	JMZ 100, 10
	MOV #-27, <-20
	DJN 30, 200
	DJN 30, 200
	SUB 7, <20
	ADD 7, <20
	SUB 7, <20
	MOV 19, 90
	ADD 3, 20
	ADD 3, 20
	SUB @27, 0
	SUB @27, 0
	SPL 761, 602
	ADD 7, <20
	SUB @127, <196
	SLT @62, @12
	SLT @62, @12
	SPL 12, <10
	SPL 16, <2
	SPL 16, <2
	ADD 30, 9
	SUB 30, 202
	JMN 19, <90
	SPL 0, <402
	ADD @273, <1
	SUB #39, @8
	SPL 12, <10
	SPL @32, #9
	MOV -1, <-20
	ADD 876, @60
	SPL <121, 106
	DJN -1, @-20
	CMP -237, <620
	SPL 761, 602
	DJN -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	ADD #200, <50
	MOV #-27, <-20
