{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 6 -x 1600 -y 1080 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 6 -x 1600 -y 720 -defaultsOSRD
preplace port CM3_CODE_AXI3 -pg 1 -lvl 6 -x 1600 -y 70 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x -180 -y 920 -defaultsOSRD
preplace port TDI -pg 1 -lvl 0 -x -180 -y 340 -defaultsOSRD
preplace port nTRST -pg 1 -lvl 0 -x -180 -y 310 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -180 -y 960 -defaultsOSRD
preplace port SWDI -pg 1 -lvl 0 -x -180 -y 280 -defaultsOSRD
preplace port SWCLK -pg 1 -lvl 0 -x -180 -y 250 -defaultsOSRD
preplace port SWDOEN -pg 1 -lvl 6 -x 1600 -y 190 -defaultsOSRD
preplace port SWDO -pg 1 -lvl 6 -x 1600 -y 160 -defaultsOSRD
preplace port JTAGTOP -pg 1 -lvl 6 -x 1600 -y 130 -defaultsOSRD
preplace port JTAGNSW -pg 1 -lvl 6 -x 1600 -y 100 -defaultsOSRD
preplace port ext_clock -pg 1 -lvl 6 -x 1600 -y 830 -defaultsOSRD
preplace port TDO -pg 1 -lvl 6 -x 1600 -y 220 -defaultsOSRD
preplace port SWV -pg 1 -lvl 6 -x 1600 -y 370 -defaultsOSRD
preplace port nTDOEN -pg 1 -lvl 6 -x 1600 -y 250 -defaultsOSRD
preplace port TRACECLK -pg 1 -lvl 6 -x 1600 -y 310 -defaultsOSRD
preplace port TRCENA -pg 1 -lvl 6 -x 1600 -y 280 -defaultsOSRD
preplace portBus CFGITCMEN -pg 1 -lvl 0 -x -180 -y 170 -defaultsOSRD
preplace portBus M3_RESET_OUT -pg 1 -lvl 6 -x 1600 -y 860 -defaultsOSRD
preplace portBus TRACEDATA -pg 1 -lvl 6 -x 1600 -y 340 -defaultsOSRD
preplace inst Clocks_and_Resets -pg 1 -lvl 4 -x 1100 -y 940 -defaultsOSRD
preplace inst Cortex_M3_0 -pg 1 -lvl 4 -x 1100 -y 210 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1100 -y 520 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -x 1100 -y 730 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 500 -y 640 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1100 -y 1110 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 5 -x 1480 -y 590 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 500 -y 1330 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 100 -y 1170 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 870 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x 100 -y 970 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x 100 -y 1070 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x 100 -y 1270 -defaultsOSRD
preplace inst xlconstant_6 -pg 1 -lvl 1 -x 100 -y 1370 -defaultsOSRD
preplace inst xlconstant_7 -pg 1 -lvl 1 -x 100 -y 1470 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 1 4 250 1200 NJ 1200 N 1200 1290
preplace netloc clk_wiz_0_clk_out1 1 1 5 200 480 N 480 710 830 1360 830 NJ
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 3 2 740 840 1290
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 1 4 240 810 NJ 810 N 810 1300
preplace netloc sys_clock_1 1 0 4 -150J 1540 200J 920 NJ 920 N
preplace netloc xlconcat_0_dout 1 2 2 640 130 N
preplace netloc Clocks_and_Resets_sysresetn 1 3 3 750 820 1330 860 NJ
preplace netloc Clocks_and_Resets_dbgresetn 1 3 2 740 -10 1310
preplace netloc TDI_1 1 0 4 NJ 340 NJ 340 NJ 340 720
preplace netloc nTRST_1 1 0 4 NJ 310 NJ 310 NJ 310 N
preplace netloc Cortex_M3_0_SYSRESETREQ 1 3 2 730 0 1290
preplace netloc reset_1 1 0 4 -160J 1530 210J 960 NJ 960 N
preplace netloc SWDI_1 1 0 4 NJ 280 NJ 280 NJ 280 720
preplace netloc SWCLK_1 1 0 4 NJ 250 NJ 250 NJ 250 720
preplace netloc Cortex_M3_0_SWDOEN 1 4 2 1350J 190 NJ
preplace netloc Cortex_M3_0_SWDO 1 4 2 1340J 160 NJ
preplace netloc Cortex_M3_0_JTAGTOP 1 4 2 1330J 130 NJ
preplace netloc Cortex_M3_0_JTAGNSW 1 4 2 1320J 100 NJ
preplace netloc xlconstant_2_dout 1 1 1 240J 870n
preplace netloc xlconstant_3_dout 1 1 1 230J 970n
preplace netloc xlconstant_4_dout 1 1 1 220J 1070n
preplace netloc xlconstant_1_dout 1 1 1 190J 1170n
preplace netloc xlconstant_5_dout 1 1 1 180J 1270n
preplace netloc xlconstant_6_dout 1 1 1 180J 1370n
preplace netloc xlconstant_7_dout 1 1 1 240J 1400n
preplace netloc CFGITCMEN_1 1 0 4 NJ 170 NJ 170 NJ 170 N
preplace netloc Cortex_M3_0_TDO 1 4 2 1360J 220 NJ
preplace netloc Cortex_M3_0_SWV 1 4 2 NJ 360 1580J
preplace netloc Cortex_M3_0_nTDOEN 1 4 2 1370J 250 NJ
preplace netloc Cortex_M3_0_TRACECLK 1 4 2 1370 310 NJ
preplace netloc Cortex_M3_0_TRCENA 1 4 2 1380 280 NJ
preplace netloc Cortex_M3_0_TRACEDATA 1 4 2 N 340 NJ
preplace netloc axi_gpio_0_GPIO 1 4 2 1370J 720 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 2 N 640 690
preplace netloc axi_uartlite_0_UART 1 4 2 1340J 1080 NJ
preplace netloc axi_interconnect_0_M02_AXI 1 2 2 650 500 N
preplace netloc axi_interconnect_0_M00_AXI 1 2 2 N 620 700
preplace netloc Cortex_M3_0_CM3_CODE_AXI3 1 4 2 1320J 70 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 1370J 520n
preplace netloc Cortex_M3_0_CM3_SYS_AXI3 1 1 4 190 -20 NJ -20 N -20 1300
levelinfo -pg 1 -180 100 500 670 1100 1480 1600
pagesize -pg 1 -db -bbox -sgen -340 -70 1780 1740
"
}
0
