Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Oct 24 09:45:58 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file unified_sampler_timing_summary_routed.rpt -pb unified_sampler_timing_summary_routed.pb -rpx unified_sampler_timing_summary_routed.rpx -warn_on_violation
| Design            : unified_sampler
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  116         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.049        0.000                      0                  153        0.041        0.000                      0                  153        1.525        0.000                       0                   205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.800}        3.600           277.778         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.049        0.000                      0                  153        0.041        0.000                      0                  153        1.525        0.000                       0                   205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.470ns  (logic 1.371ns (39.514%)  route 2.099ns (60.486%))
  Logic Levels:           15  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 5.095 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     4.821 f  delay_result/sample_reg[48]_i_7/O[2]
                         net (fo=5, routed)           0.232     5.053    delay_result/sample_reg[48]_i_7_n_13
    SLICE_X8Y172         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     5.089 r  delay_result/sample[2]_i_9/O
                         net (fo=2, routed)           0.092     5.182    delay_result/sample[2]_i_9_n_0
    SLICE_X8Y170         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     5.217 r  delay_result/sample[1]_i_6/O
                         net (fo=1, routed)           0.085     5.302    delay_result/sample[1]_i_6_n_0
    SLICE_X8Y169         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     5.338 r  delay_result/sample[1]_i_1/O
                         net (fo=1, routed)           0.049     5.387    delay_result_n_32
    SLICE_X8Y169         FDRE                                         r  sample_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.932     5.095    clk_IBUF_BUFG
    SLICE_X8Y169         FDRE                                         r  sample_reg[1]/C
                         clock pessimism              0.351     5.446    
                         clock uncertainty           -0.035     5.410    
    SLICE_X8Y169         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.435    sample_reg[1]
  -------------------------------------------------------------------
                         required time                          5.435    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.358ns (39.831%)  route 2.051ns (60.169%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.090 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.172     5.243    delay_result/prng_reg_reg[6][32]
    SLICE_X6Y172         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     5.278 r  delay_result/sample[30]_i_1/O
                         net (fo=1, routed)           0.048     5.326    delay_result_n_3
    SLICE_X6Y172         FDRE                                         r  sample_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.927     5.090    clk_IBUF_BUFG
    SLICE_X6Y172         FDRE                                         r  sample_reg[30]/C
                         clock pessimism              0.351     5.441    
                         clock uncertainty           -0.035     5.406    
    SLICE_X6Y172         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.431    sample_reg[30]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.408ns  (logic 1.358ns (39.843%)  route 2.050ns (60.157%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 5.090 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.173     5.244    delay_result/prng_reg_reg[6][32]
    SLICE_X6Y172         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     5.279 r  delay_result/sample[23]_i_1/O
                         net (fo=1, routed)           0.046     5.325    delay_result_n_10
    SLICE_X6Y172         FDRE                                         r  sample_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.927     5.090    clk_IBUF_BUFG
    SLICE_X6Y172         FDRE                                         r  sample_reg[23]/C
                         clock pessimism              0.351     5.441    
                         clock uncertainty           -0.035     5.406    
    SLICE_X6Y172         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.431    sample_reg[23]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -5.325    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 1.358ns (39.897%)  route 2.046ns (60.103%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5.105 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.164     5.236    delay_result/prng_reg_reg[6][32]
    SLICE_X8Y171         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     5.271 r  delay_result/sample[11]_i_1/O
                         net (fo=1, routed)           0.050     5.321    delay_result_n_22
    SLICE_X8Y171         FDRE                                         r  sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     5.105    clk_IBUF_BUFG
    SLICE_X8Y171         FDRE                                         r  sample_reg[11]/C
                         clock pessimism              0.351     5.456    
                         clock uncertainty           -0.035     5.421    
    SLICE_X8Y171         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     5.446    sample_reg[11]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.425ns (41.931%)  route 1.973ns (58.069%))
  Logic Levels:           15  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5.105 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     4.821 f  delay_result/sample_reg[48]_i_7/O[2]
                         net (fo=5, routed)           0.149     4.970    delay_result/sample_reg[48]_i_7_n_13
    SLICE_X8Y174         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.090     5.060 r  delay_result/sample[0]_i_17/O
                         net (fo=1, routed)           0.094     5.154    delay_result/sample[0]_i_17_n_0
    SLICE_X8Y172         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     5.189 r  delay_result/sample[0]_i_6/O
                         net (fo=1, routed)           0.041     5.230    delay_result/sample[0]_i_6_n_0
    SLICE_X8Y172         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     5.266 r  delay_result/sample[0]_i_1/O
                         net (fo=1, routed)           0.049     5.315    delay_result_n_33
    SLICE_X8Y172         FDRE                                         r  sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     5.105    clk_IBUF_BUFG
    SLICE_X8Y172         FDRE                                         r  sample_reg[0]/C
                         clock pessimism              0.351     5.456    
                         clock uncertainty           -0.035     5.421    
    SLICE_X8Y172         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.446    sample_reg[0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.315    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.373ns (40.429%)  route 2.023ns (59.571%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 5.105 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.144     5.215    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y171         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     5.265 r  delay_result/sample[18]_i_1/O
                         net (fo=1, routed)           0.048     5.313    delay_result_n_15
    SLICE_X7Y171         FDRE                                         r  sample_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     5.105    clk_IBUF_BUFG
    SLICE_X7Y171         FDRE                                         r  sample_reg[18]/C
                         clock pessimism              0.351     5.456    
                         clock uncertainty           -0.035     5.421    
    SLICE_X7Y171         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     5.446    sample_reg[18]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.372ns (40.444%)  route 2.020ns (59.556%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 5.107 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.138     5.209    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y172         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     5.258 r  delay_result/sample[20]_i_1/O
                         net (fo=1, routed)           0.051     5.309    delay_result_n_13
    SLICE_X7Y172         FDRE                                         r  sample_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.944     5.107    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[20]/C
                         clock pessimism              0.351     5.458    
                         clock uncertainty           -0.035     5.423    
    SLICE_X7Y172         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.448    sample_reg[20]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 1.374ns (40.503%)  route 2.018ns (59.497%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 5.107 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.141     5.212    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y172         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     5.263 r  delay_result/sample[26]_i_1/O
                         net (fo=1, routed)           0.046     5.309    delay_result_n_7
    SLICE_X7Y172         FDRE                                         r  sample_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.944     5.107    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[26]/C
                         clock pessimism              0.351     5.458    
                         clock uncertainty           -0.035     5.423    
    SLICE_X7Y172         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.448    sample_reg[26]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.374ns (40.688%)  route 2.003ns (59.312%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 5.092 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.155ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.126     5.197    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y170         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     5.248 r  delay_result/sample[14]_i_1/O
                         net (fo=1, routed)           0.046     5.294    delay_result_n_19
    SLICE_X7Y170         FDRE                                         r  sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.929     5.092    clk_IBUF_BUFG
    SLICE_X7Y170         FDRE                                         r  sample_reg[14]/C
                         clock pessimism              0.351     5.443    
                         clock uncertainty           -0.035     5.408    
    SLICE_X7Y170         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.433    sample_reg[14]
  -------------------------------------------------------------------
                         required time                          5.433    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 prng_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.600ns  (clk rise@3.600ns - clk rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 1.372ns (40.628%)  route 2.005ns (59.372%))
  Logic Levels:           14  (CARRY8=8 LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 5.092 - 3.600 ) 
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.061ns (routing 0.171ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.929ns (routing 0.155ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.061     1.917    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y171         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.996 r  prng_reg_reg[4]/Q
                         net (fo=64, routed)          0.078     2.074    delay_result/Q[4]
    SLICE_X3Y171         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.220 r  delay_result/sample[48]_i_111/O
                         net (fo=5, routed)           0.353     2.573    delay_result/sample[48]_i_111_n_0
    SLICE_X3Y174         CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131     2.704 r  delay_result/sample_reg[48]_i_173/CO[7]
                         net (fo=1, routed)           0.026     2.730    delay_result/sample_reg[48]_i_173_n_0
    SLICE_X3Y175         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.786 r  delay_result/sample_reg[48]_i_143/O[0]
                         net (fo=2, routed)           0.326     3.112    delay_result/sample_reg[48]_i_143_n_15
    SLICE_X4Y175         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106     3.218 r  delay_result/sample_reg[48]_i_87/CO[7]
                         net (fo=1, routed)           0.026     3.244    delay_result/sample_reg[48]_i_87_n_0
    SLICE_X4Y176         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.300 r  delay_result/sample_reg[48]_i_52/O[0]
                         net (fo=5, routed)           0.212     3.512    delay_result/sample_reg[48]_i_52_n_15
    SLICE_X5Y177         LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     3.611 r  delay_result/sample[48]_i_35/O
                         net (fo=2, routed)           0.237     3.848    delay_result/sample[48]_i_35_n_0
    SLICE_X6Y176         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.883 r  delay_result/sample[48]_i_43/O
                         net (fo=1, routed)           0.010     3.893    delay_result/sample[48]_i_43_n_0
    SLICE_X6Y176         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.048 r  delay_result/sample_reg[48]_i_17/CO[7]
                         net (fo=1, routed)           0.026     4.074    delay_result/sample_reg[48]_i_17_n_0
    SLICE_X6Y177         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     4.156 r  delay_result/sample_reg[48]_i_16/O[3]
                         net (fo=2, routed)           0.200     4.355    delay_result/sample_reg[48]_i_16_n_12
    SLICE_X8Y177         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     4.418 r  delay_result/sample_reg[48]_i_13/O[0]
                         net (fo=1, routed)           0.138     4.556    delay_result/sample_reg[48]_i_13_n_15
    SLICE_X8Y175         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.680 r  delay_result/sample[48]_i_12/O
                         net (fo=1, routed)           0.009     4.689    delay_result/sample[48]_i_12_n_0
    SLICE_X8Y175         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     4.783 r  delay_result/sample_reg[48]_i_7/O[1]
                         net (fo=4, routed)           0.191     4.974    delay_result/sample_reg[48]_i_7_n_14
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.071 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.123     5.194    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y170         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     5.243 r  delay_result/sample[7]_i_1/O
                         net (fo=1, routed)           0.051     5.294    delay_result_n_26
    SLICE_X7Y170         FDRE                                         r  sample_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.600     3.600 r  
    J23                                               0.000     3.600 r  clk (IN)
                         net (fo=0)                   0.000     3.600    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     3.842 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.842    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.842 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     4.139    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.163 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.929     5.092    clk_IBUF_BUFG
    SLICE_X7Y170         FDRE                                         r  sample_reg[7]/C
                         clock pessimism              0.351     5.443    
                         clock uncertainty           -0.035     5.408    
    SLICE_X7Y170         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.433    sample_reg[7]
  -------------------------------------------------------------------
                         required time                          5.433    
                         arrival time                          -5.294    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.070ns (50.216%)  route 0.069ns (49.784%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.608ns (routing 0.096ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.108ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.608     0.903    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y178         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.942 r  delay_PRNG_REG/buffer_reg[0][21]/Q
                         net (fo=2, routed)           0.053     0.996    delay_PRNG_REG/buffer_reg[0][21]
    SLICE_X7Y178         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.010 r  delay_PRNG_REG/buffer[0][23]_i_4/O
                         net (fo=1, routed)           0.009     1.019    delay_PRNG_REG/buffer[0][23]_i_4_n_0
    SLICE_X7Y178         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.017     1.036 r  delay_PRNG_REG/buffer_reg[0][23]_i_1/O[5]
                         net (fo=1, routed)           0.007     1.043    delay_result/D[21]
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.698     1.218    delay_result/clk_IBUF_BUFG
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][21]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X7Y178         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.002    delay_result/buffer_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.077ns (53.721%)  route 0.066ns (46.279%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Net Delay (Source):      0.608ns (routing 0.096ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.108ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.608     0.903    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y178         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.941 r  delay_PRNG_REG/buffer_reg[0][19]/Q
                         net (fo=2, routed)           0.052     0.994    delay_PRNG_REG/buffer_reg[0][19]
    SLICE_X7Y178         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.016 r  delay_PRNG_REG/buffer[0][23]_i_6/O
                         net (fo=1, routed)           0.007     1.023    delay_PRNG_REG/buffer[0][23]_i_6_n_0
    SLICE_X7Y178         CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.040 r  delay_PRNG_REG/buffer_reg[0][23]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.047    delay_result/D[19]
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.694     1.214    delay_result/clk_IBUF_BUFG
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][19]/C
                         clock pessimism             -0.263     0.952    
    SLICE_X7Y178         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.998    delay_result/buffer_reg[0][19]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mul_z0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.070ns (44.025%)  route 0.089ns (55.975%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.625ns (routing 0.096ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.108ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.625     0.920    mul_z0/clk_IBUF_BUFG
    SLICE_X7Y181         FDRE                                         r  mul_z0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.959 r  mul_z0/out_reg[18]/Q
                         net (fo=1, routed)           0.074     1.033    delay_PRNG_REG/out[18]
    SLICE_X7Y178         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.047 r  delay_PRNG_REG/buffer[0][23]_i_7/O
                         net (fo=1, routed)           0.008     1.055    delay_PRNG_REG/buffer[0][23]_i_7_n_0
    SLICE_X7Y178         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.072 r  delay_PRNG_REG/buffer_reg[0][23]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.079    delay_result/D[18]
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.694     1.214    delay_result/clk_IBUF_BUFG
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][18]/C
                         clock pessimism             -0.237     0.978    
    SLICE_X7Y178         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.024    delay_result/buffer_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mul_z0/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.071ns (44.375%)  route 0.089ns (55.625%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.625ns (routing 0.096ns, distribution 0.529ns)
  Clock Net Delay (Destination): 0.694ns (routing 0.108ns, distribution 0.586ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.625     0.920    mul_z0/clk_IBUF_BUFG
    SLICE_X7Y181         FDRE                                         r  mul_z0/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y181         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.959 r  mul_z0/out_reg[17]/Q
                         net (fo=1, routed)           0.075     1.034    delay_PRNG_REG/out[17]
    SLICE_X7Y178         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.049 r  delay_PRNG_REG/buffer[0][23]_i_8/O
                         net (fo=1, routed)           0.007     1.056    delay_PRNG_REG/buffer[0][23]_i_8_n_0
    SLICE_X7Y178         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.073 r  delay_PRNG_REG/buffer_reg[0][23]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.080    delay_result/D[17]
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.694     1.214    delay_result/clk_IBUF_BUFG
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][17]/C
                         clock pessimism             -0.237     0.978    
    SLICE_X7Y178         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.024    delay_result/buffer_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.086ns (55.342%)  route 0.069ns (44.658%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.608ns (routing 0.096ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.108ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.608     0.903    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y178         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.942 r  delay_PRNG_REG/buffer_reg[0][21]/Q
                         net (fo=2, routed)           0.053     0.996    delay_PRNG_REG/buffer_reg[0][21]
    SLICE_X7Y178         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     1.010 r  delay_PRNG_REG/buffer[0][23]_i_4/O
                         net (fo=1, routed)           0.009     1.019    delay_PRNG_REG/buffer[0][23]_i_4_n_0
    SLICE_X7Y178         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.033     1.052 r  delay_PRNG_REG/buffer_reg[0][23]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.059    delay_result/D[22]
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.698     1.218    delay_result/clk_IBUF_BUFG
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][22]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X7Y178         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.002    delay_result/buffer_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 mul_z0/out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.070ns (44.872%)  route 0.086ns (55.128%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      0.635ns (routing 0.096ns, distribution 0.539ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.108ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.635     0.930    mul_z0/clk_IBUF_BUFG
    SLICE_X7Y180         FDRE                                         r  mul_z0/out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y180         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.969 r  mul_z0/out_reg[14]/Q
                         net (fo=1, routed)           0.072     1.041    delay_PRNG_REG/out[14]
    SLICE_X7Y177         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.055 r  delay_PRNG_REG/buffer[0][15]_i_3/O
                         net (fo=1, routed)           0.007     1.062    delay_PRNG_REG/buffer[0][15]_i_3_n_0
    SLICE_X7Y177         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.079 r  delay_PRNG_REG/buffer_reg[0][15]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.086    delay_result/D[14]
    SLICE_X7Y177         FDCE                                         r  delay_result/buffer_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.698     1.218    delay_result/clk_IBUF_BUFG
    SLICE_X7Y177         FDCE                                         r  delay_result/buffer_reg[0][14]/C
                         clock pessimism             -0.237     0.982    
    SLICE_X7Y177         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.028    delay_result/buffer_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 prng_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            mul_z0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.424%)  route 0.176ns (55.576%))
  Logic Levels:           2  (CARRY8=1 LUT5=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Net Delay (Source):      0.935ns (routing 0.155ns, distribution 0.780ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.171ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.935     1.498    clk_IBUF_BUFG
    SLICE_X7Y173         FDRE                                         r  prng_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.557 r  prng_reg_reg[54]/Q
                         net (fo=44, routed)          0.155     1.712    mul_z0/out_reg[31]_i_6_0[6]
    SLICE_X7Y180         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.056     1.768 r  mul_z0/out[14]_i_12/O
                         net (fo=1, routed)           0.011     1.779    mul_z0/out[14]_i_12_n_0
    SLICE_X7Y180         CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.026     1.805 r  mul_z0/out_reg[14]_i_1/O[5]
                         net (fo=1, routed)           0.010     1.815    mul_z0/p_0_in[12]
    SLICE_X7Y180         FDRE                                         r  mul_z0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.147     2.003    mul_z0/clk_IBUF_BUFG
    SLICE_X7Y180         FDRE                                         r  mul_z0/out_reg[12]/C
                         clock pessimism             -0.309     1.694    
    SLICE_X7Y180         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.754    mul_z0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 delay_PRNG_REG/buffer_reg[0][22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.072ns (45.090%)  route 0.088ns (54.910%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Net Delay (Source):      0.608ns (routing 0.096ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.108ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.608     0.903    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X5Y178         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y178         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.941 r  delay_PRNG_REG/buffer_reg[0][22]/Q
                         net (fo=2, routed)           0.081     1.022    delay_PRNG_REG/buffer_reg[0][22]
    SLICE_X7Y178         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.034     1.056 r  delay_PRNG_REG/buffer_reg[0][23]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.063    delay_result/D[23]
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.698     1.218    delay_result/clk_IBUF_BUFG
    SLICE_X7Y178         FDCE                                         r  delay_result/buffer_reg[0][23]/C
                         clock pessimism             -0.262     0.956    
    SLICE_X7Y178         FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.002    delay_result/buffer_reg[0][23]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 prng_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_PRNG_REG/buffer_reg[0][27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.059ns (26.787%)  route 0.161ns (73.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Net Delay (Source):      0.919ns (routing 0.155ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.171ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.919     1.482    clk_IBUF_BUFG
    SLICE_X3Y177         FDRE                                         r  prng_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y177         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.541 r  prng_reg_reg[27]/Q
                         net (fo=11, routed)          0.161     1.703    delay_PRNG_REG/buffer_reg[0][31]_1[27]
    SLICE_X4Y179         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.073     1.929    delay_PRNG_REG/clk_IBUF_BUFG
    SLICE_X4Y179         FDCE                                         r  delay_PRNG_REG/buffer_reg[0][27]/C
                         clock pessimism             -0.351     1.578    
    SLICE_X4Y179         FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     1.640    delay_PRNG_REG/buffer_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mul_z0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            delay_result/buffer_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.072ns (55.385%)  route 0.058ns (44.615%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Net Delay (Source):      0.611ns (routing 0.096ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.703ns (routing 0.108ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.611     0.906    mul_z0/clk_IBUF_BUFG
    SLICE_X8Y176         FDRE                                         r  mul_z0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.947 r  mul_z0/out_reg[6]/Q
                         net (fo=1, routed)           0.044     0.991    delay_PRNG_REG/out[6]
    SLICE_X7Y176         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.005 r  delay_PRNG_REG/buffer[0][7]_i_3/O
                         net (fo=1, routed)           0.007     1.012    delay_PRNG_REG/buffer[0][7]_i_3_n_0
    SLICE_X7Y176         CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.017     1.029 r  delay_PRNG_REG/buffer_reg[0][7]_i_1/O[6]
                         net (fo=1, routed)           0.007     1.036    delay_result/D[6]
    SLICE_X7Y176         FDCE                                         r  delay_result/buffer_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.703     1.223    delay_result/clk_IBUF_BUFG
    SLICE_X7Y176         FDCE                                         r  delay_result/buffer_reg[0][6]/C
                         clock pessimism             -0.300     0.923    
    SLICE_X7Y176         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.969    delay_result/buffer_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.800 }
Period(ns):         3.600
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         3.600       2.310      BUFGCE_X0Y52  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X3Y171  prng_reg_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X3Y171  prng_reg_reg[10]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X4Y173  prng_reg_reg[11]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X3Y172  prng_reg_reg[12]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X4Y173  prng_reg_reg[13]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X3Y171  prng_reg_reg[14]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X5Y173  prng_reg_reg[15]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X3Y172  prng_reg_reg[16]/C
Min Period        n/a     FDRE/C    n/a            0.550         3.600       3.050      SLICE_X4Y173  prng_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y172  prng_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y172  prng_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y171  prng_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y172  prng_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X3Y172  prng_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.800       1.525      SLICE_X4Y173  prng_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_14/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.743ns  (logic 0.950ns (34.631%)  route 1.793ns (65.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.171ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.101     1.957    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[48]_lopt_replica_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.037 r  sample_reg[48]_lopt_replica_14/Q
                         net (fo=1, routed)           1.793     3.830    sample_reg[48]_lopt_replica_14_1
    E22                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.870     4.700 r  sample_OBUF[45]_inst/O
                         net (fo=0)                   0.000     4.700    sample[45]
    E22                                                               r  sample[45] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.734ns  (logic 0.966ns (35.322%)  route 1.768ns (64.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.171ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.065     1.921    clk_IBUF_BUFG
    SLICE_X6Y171         FDRE                                         r  sample_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     2.000 r  sample_reg[4]/Q
                         net (fo=1, routed)           1.768     3.768    sample_OBUF[4]
    B24                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.887     4.655 r  sample_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.655    sample[4]
    B24                                                               r  sample[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.687ns  (logic 0.962ns (35.792%)  route 1.725ns (64.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.101ns (routing 0.171ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.101     1.957    clk_IBUF_BUFG
    SLICE_X8Y172         FDRE                                         r  sample_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y172         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.036 r  sample_reg[2]/Q
                         net (fo=1, routed)           1.725     3.761    sample_OBUF[2]
    B21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.883     4.644 r  sample_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.644    sample[2]
    B21                                                               r  sample[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.681ns  (logic 0.976ns (36.413%)  route 1.705ns (63.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.171ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.096     1.952    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.031 r  sample_reg[9]/Q
                         net (fo=1, routed)           1.705     3.736    sample_OBUF[9]
    A19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.897     4.633 r  sample_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.633    sample[9]
    A19                                                               r  sample[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.667ns  (logic 0.949ns (35.581%)  route 1.718ns (64.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.171ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.065     1.921    clk_IBUF_BUFG
    SLICE_X6Y171         FDRE                                         r  sample_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.000 r  sample_reg[5]/Q
                         net (fo=1, routed)           1.718     3.718    sample_OBUF[5]
    E21                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.870     4.588 r  sample_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.588    sample[5]
    E21                                                               r  sample[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.656ns  (logic 0.991ns (37.314%)  route 1.665ns (62.686%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.171ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.068     1.924    clk_IBUF_BUFG
    SLICE_X7Y170         FDRE                                         r  sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y170         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.003 r  sample_reg[14]/Q
                         net (fo=1, routed)           1.665     3.668    sample_OBUF[14]
    A18                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.912     4.580 r  sample_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.580    sample[14]
    A18                                                               r  sample[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.655ns  (logic 0.948ns (35.708%)  route 1.707ns (64.292%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.065ns (routing 0.171ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.065     1.921    clk_IBUF_BUFG
    SLICE_X6Y171         FDRE                                         r  sample_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.000 r  sample_reg[6]/Q
                         net (fo=1, routed)           1.707     3.707    sample_OBUF[6]
    D21                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.869     4.576 r  sample_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.576    sample[6]
    D21                                                               r  sample[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.607ns  (logic 0.980ns (37.592%)  route 1.627ns (62.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.078ns (routing 0.171ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.078     1.934    clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  sample_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.013 r  sample_reg[16]/Q
                         net (fo=1, routed)           1.627     3.640    sample_OBUF[16]
    B17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     4.541 r  sample_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.541    sample[16]
    B17                                                               r  sample[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.568ns  (logic 0.992ns (38.638%)  route 1.576ns (61.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.171ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.096     1.952    clk_IBUF_BUFG
    SLICE_X8Y171         FDRE                                         r  sample_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.031 r  sample_reg[11]/Q
                         net (fo=1, routed)           1.576     3.607    sample_OBUF[11]
    B15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.913     4.520 r  sample_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.520    sample[11]
    B15                                                               r  sample[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.545ns  (logic 0.965ns (37.920%)  route 1.580ns (62.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.080ns (routing 0.171ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.492     0.492 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.492    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.492 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.828    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.856 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         1.080     1.936    clk_IBUF_BUFG
    SLICE_X7Y173         FDRE                                         r  sample_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y173         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.015 r  sample_reg[3]/Q
                         net (fo=1, routed)           1.580     3.595    sample_OBUF[3]
    C23                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.886     4.481 r  sample_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.481    sample[3]
    C23                                                               r  sample[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.414ns (42.903%)  route 0.551ns (57.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.600ns (routing 0.096ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.600     0.895    clk_IBUF_BUFG
    SLICE_X6Y171         FDRE                                         r  sample_reg[48]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.935 r  sample_reg[48]_lopt_replica_10/Q
                         net (fo=1, routed)           0.551     1.486    sample_reg[48]_lopt_replica_10_1
    H17                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.374     1.860 r  sample_OBUF[41]_inst/O
                         net (fo=0)                   0.000     1.860    sample[41]
    H17                                                               r  sample[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.960ns  (logic 0.414ns (43.120%)  route 0.546ns (56.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.613     0.908    clk_IBUF_BUFG
    SLICE_X7Y171         FDRE                                         r  sample_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.947 r  sample_reg[48]/Q
                         net (fo=1, routed)           0.546     1.493    sample_OBUF[32]
    F17                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.375     1.868 r  sample_OBUF[48]_inst/O
                         net (fo=0)                   0.000     1.868    sample[48]
    F17                                                               r  sample[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.415ns (41.940%)  route 0.574ns (58.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.600ns (routing 0.096ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.600     0.895    clk_IBUF_BUFG
    SLICE_X6Y171         FDRE                                         r  sample_reg[48]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.935 r  sample_reg[48]_lopt_replica_11/Q
                         net (fo=1, routed)           0.574     1.509    sample_reg[48]_lopt_replica_11_1
    G17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.375     1.884 r  sample_OBUF[42]_inst/O
                         net (fo=0)                   0.000     1.884    sample[42]
    G17                                                               r  sample[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.413ns (42.250%)  route 0.565ns (57.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.613     0.908    clk_IBUF_BUFG
    SLICE_X8Y171         FDRE                                         r  sample_reg[48]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.948 r  sample_reg[48]_lopt_replica_4/Q
                         net (fo=1, routed)           0.565     1.513    sample_reg[48]_lopt_replica_4_1
    H16                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.373     1.886 r  sample_OBUF[35]_inst/O
                         net (fo=0)                   0.000     1.886    sample[35]
    H16                                                               r  sample[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_12/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.989ns  (logic 0.434ns (43.862%)  route 0.555ns (56.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.613     0.908    clk_IBUF_BUFG
    SLICE_X8Y171         FDRE                                         r  sample_reg[48]_lopt_replica_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y171         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.947 r  sample_reg[48]_lopt_replica_12/Q
                         net (fo=1, routed)           0.555     1.502    sample_reg[48]_lopt_replica_12_1
    G15                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.395     1.896 r  sample_OBUF[43]_inst/O
                         net (fo=0)                   0.000     1.896    sample[43]
    G15                                                               r  sample[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.996ns  (logic 0.437ns (43.862%)  route 0.559ns (56.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.096ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.610     0.905    clk_IBUF_BUFG
    SLICE_X7Y171         FDRE                                         r  sample_reg[48]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.946 r  sample_reg[48]_lopt_replica_9/Q
                         net (fo=1, routed)           0.559     1.505    sample_reg[48]_lopt_replica_9_1
    D15                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.396     1.901 r  sample_OBUF[40]_inst/O
                         net (fo=0)                   0.000     1.901    sample[40]
    D15                                                               r  sample[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.016ns  (logic 0.410ns (40.326%)  route 0.606ns (59.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.613ns (routing 0.096ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.613     0.908    clk_IBUF_BUFG
    SLICE_X7Y171         FDRE                                         r  sample_reg[48]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y171         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.948 r  sample_reg[48]_lopt_replica/Q
                         net (fo=1, routed)           0.606     1.554    sample_reg[48]_lopt_replica_1
    H19                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.370     1.923 r  sample_OBUF[32]_inst/O
                         net (fo=0)                   0.000     1.923    sample[32]
    H19                                                               r  sample[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.412ns (40.299%)  route 0.610ns (59.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.610ns (routing 0.096ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.610     0.905    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y172         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.944 r  sample_reg[25]/Q
                         net (fo=1, routed)           0.610     1.554    sample_OBUF[25]
    F20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.373     1.927 r  sample_OBUF[25]_inst/O
                         net (fo=0)                   0.000     1.927    sample[25]
    F20                                                               r  sample[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[48]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.034ns  (logic 0.432ns (41.780%)  route 0.602ns (58.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.600ns (routing 0.096ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.600     0.895    clk_IBUF_BUFG
    SLICE_X6Y171         FDRE                                         r  sample_reg[48]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y171         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.934 r  sample_reg[48]_lopt_replica_7/Q
                         net (fo=1, routed)           0.602     1.536    sample_reg[48]_lopt_replica_7_1
    E17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.393     1.929 r  sample_OBUF[38]_inst/O
                         net (fo=0)                   0.000     1.929    sample[38]
    E17                                                               r  sample[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Destination:            sample[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.413ns (39.765%)  route 0.626ns (60.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.600ns (routing 0.096ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.127     0.127 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.127    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.127 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.278    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.295 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.600     0.895    clk_IBUF_BUFG
    SLICE_X6Y172         FDRE                                         r  sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y172         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.934 r  sample_reg[23]/Q
                         net (fo=1, routed)           0.626     1.560    sample_OBUF[23]
    E18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.374     1.935 r  sample_OBUF[23]_inst/O
                         net (fo=0)                   0.000     1.935    sample[23]
    E18                                                               r  sample[23] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[0]
                            (input port)
  Destination:            sample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.748ns  (logic 1.093ns (29.157%)  route 2.655ns (70.843%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C22                                               0.000     0.000 f  mode[0] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[0]_inst/I
    C22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.498     0.498 f  mode_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.498    mode_IBUF[0]_inst/OUT
    C22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.498 f  mode_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.548     2.046    delay_result/mode_IBUF[0]
    SLICE_X9Y172         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     2.169 r  delay_result/sample[2]_i_14/O
                         net (fo=5, routed)           0.307     2.476    delay_result/sample[2]_i_14_n_0
    SLICE_X7Y168         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     2.626 r  delay_result/sample[0]_i_20/O
                         net (fo=1, routed)           0.289     2.915    delay_result/sample[0]_i_20_n_0
    SLICE_X3Y169         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.065 r  delay_result/sample[0]_i_8/O
                         net (fo=1, routed)           0.375     3.440    delay_result/sample[0]_i_8_n_0
    SLICE_X6Y172         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     3.562 r  delay_result/sample[0]_i_2/O
                         net (fo=1, routed)           0.087     3.649    delay_result/sample[0]_i_2_n_0
    SLICE_X8Y172         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.699 r  delay_result/sample[0]_i_1/O
                         net (fo=1, routed)           0.049     3.748    delay_result_n_33
    SLICE_X8Y172         FDRE                                         r  sample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     1.505    clk_IBUF_BUFG
    SLICE_X8Y172         FDRE                                         r  sample_reg[0]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.406ns  (logic 1.021ns (29.970%)  route 2.385ns (70.030%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.172     3.323    delay_result/prng_reg_reg[6][32]
    SLICE_X6Y172         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     3.358 r  delay_result/sample[30]_i_1/O
                         net (fo=1, routed)           0.048     3.406    delay_result_n_3
    SLICE_X6Y172         FDRE                                         r  sample_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.927     1.490    clk_IBUF_BUFG
    SLICE_X6Y172         FDRE                                         r  sample_reg[30]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.405ns  (logic 1.021ns (29.979%)  route 2.384ns (70.021%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.173     3.324    delay_result/prng_reg_reg[6][32]
    SLICE_X6Y172         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     3.359 r  delay_result/sample[23]_i_1/O
                         net (fo=1, routed)           0.046     3.405    delay_result_n_10
    SLICE_X6Y172         FDRE                                         r  sample_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.927     1.490    clk_IBUF_BUFG
    SLICE_X6Y172         FDRE                                         r  sample_reg[23]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 1.021ns (30.020%)  route 2.380ns (69.980%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.164     3.316    delay_result/prng_reg_reg[6][32]
    SLICE_X8Y171         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     3.351 r  delay_result/sample[11]_i_1/O
                         net (fo=1, routed)           0.050     3.401    delay_result_n_22
    SLICE_X8Y171         FDRE                                         r  sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     1.505    clk_IBUF_BUFG
    SLICE_X8Y171         FDRE                                         r  sample_reg[11]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 1.036ns (30.530%)  route 2.357ns (69.470%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.144     3.295    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y171         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.050     3.345 r  delay_result/sample[18]_i_1/O
                         net (fo=1, routed)           0.048     3.393    delay_result_n_15
    SLICE_X7Y171         FDRE                                         r  sample_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     1.505    clk_IBUF_BUFG
    SLICE_X7Y171         FDRE                                         r  sample_reg[18]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 1.037ns (30.593%)  route 2.352ns (69.407%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.141     3.292    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y172         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     3.343 r  delay_result/sample[26]_i_1/O
                         net (fo=1, routed)           0.046     3.389    delay_result_n_7
    SLICE_X7Y172         FDRE                                         r  sample_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.944     1.507    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[26]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 1.035ns (30.534%)  route 2.354ns (69.466%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.138     3.289    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y172         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     3.338 r  delay_result/sample[20]_i_1/O
                         net (fo=1, routed)           0.051     3.389    delay_result_n_13
    SLICE_X7Y172         FDRE                                         r  sample_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.944     1.507    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[20]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.385ns  (logic 1.036ns (30.603%)  route 2.349ns (69.397%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.136     3.287    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y172         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.337 r  delay_result/sample[31]_i_1/O
                         net (fo=1, routed)           0.048     3.385    delay_result_n_2
    SLICE_X7Y172         FDRE                                         r  sample_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.944     1.507    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[31]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.383ns  (logic 1.037ns (30.648%)  route 2.346ns (69.352%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.944ns (routing 0.155ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.130     3.281    delay_result/prng_reg_reg[6][32]
    SLICE_X8Y171         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     3.332 r  delay_result/sample[21]_i_1/O
                         net (fo=1, routed)           0.051     3.383    delay_result_n_12
    SLICE_X8Y171         FDRE                                         r  sample_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.944     1.507    clk_IBUF_BUFG
    SLICE_X8Y171         FDRE                                         r  sample_reg[21]/C

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sample_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.382ns  (logic 1.022ns (30.215%)  route 2.360ns (69.785%))
  Logic Levels:           7  (IBUFCTRL=1 INBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.942ns (routing 0.155ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode_IBUF[1]_inst/I
    B22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  mode_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    mode_IBUF[1]_inst/OUT
    B22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  mode_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=19, routed)          1.754     2.254    delay_result/mode_IBUF[1]
    SLICE_X6Y171         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.404 r  delay_result/sample[48]_i_8/O
                         net (fo=7, routed)           0.166     2.570    delay_result/sample[48]_i_8_n_0
    SLICE_X7Y173         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     2.660 r  delay_result/sample[48]_i_3/O
                         net (fo=1, routed)           0.133     2.793    delay_result/sample[48]_i_3_n_0
    SLICE_X7Y173         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.098     2.891 r  delay_result/sample[48]_i_2_comp/O
                         net (fo=1, routed)           0.112     3.003    delay_result/sample[48]_i_2_n_0_repN
    SLICE_X7Y171         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.151 r  delay_result/sample[48]_i_1_comp/O
                         net (fo=45, routed)          0.146     3.297    delay_result/prng_reg_reg[6][32]
    SLICE_X7Y172         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     3.333 r  delay_result/sample[13]_i_1/O
                         net (fo=1, routed)           0.049     3.382    delay_result_n_20
    SLICE_X7Y172         FDRE                                         r  sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.242     0.242 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.242    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.242 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.539    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.942     1.505    clk_IBUF_BUFG
    SLICE_X7Y172         FDRE                                         r  sample_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prng_input[8]
                            (input port)
  Destination:            prng_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.145ns (25.900%)  route 0.416ns (74.100%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.686ns (routing 0.108ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  prng_input[8] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[8]_inst/I
    F23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.145     0.145 r  prng_input_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.145    prng_input_IBUF[8]_inst/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.145 r  prng_input_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.416     0.561    prng_input_IBUF[8]
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.686     1.206    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[8]/C

Slack:                    inf
  Source:                 prng_input[63]
                            (input port)
  Destination:            prng_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.144ns (25.287%)  route 0.426ns (74.713%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.683ns (routing 0.108ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  prng_input[63] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[63]_inst/I
    F22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.144     0.144 r  prng_input_IBUF[63]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.144    prng_input_IBUF[63]_inst/OUT
    F22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.144 r  prng_input_IBUF[63]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.426     0.570    prng_input_IBUF[63]
    SLICE_X3Y177         FDRE                                         r  prng_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.683     1.203    clk_IBUF_BUFG
    SLICE_X3Y177         FDRE                                         r  prng_reg_reg[63]/C

Slack:                    inf
  Source:                 prng_input[12]
                            (input port)
  Destination:            prng_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.132ns (22.180%)  route 0.462ns (77.820%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.686ns (routing 0.108ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H21                                               0.000     0.000 r  prng_input[12] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[12]_inst/I
    H21                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.132     0.132 r  prng_input_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.132    prng_input_IBUF[12]_inst/OUT
    H21                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.132 r  prng_input_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.462     0.594    prng_input_IBUF[12]
    SLICE_X3Y172         FDRE                                         r  prng_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.686     1.206    clk_IBUF_BUFG
    SLICE_X3Y172         FDRE                                         r  prng_reg_reg[12]/C

Slack:                    inf
  Source:                 prng_input[6]
                            (input port)
  Destination:            prng_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.159ns (26.772%)  route 0.435ns (73.228%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.686ns (routing 0.108ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  prng_input[6] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[6]_inst/I
    D24                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.159     0.159 r  prng_input_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.159    prng_input_IBUF[6]_inst/OUT
    D24                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.159 r  prng_input_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.435     0.594    prng_input_IBUF[6]
    SLICE_X3Y172         FDRE                                         r  prng_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.686     1.206    clk_IBUF_BUFG
    SLICE_X3Y172         FDRE                                         r  prng_reg_reg[6]/C

Slack:                    inf
  Source:                 prng_input[26]
                            (input port)
  Destination:            prng_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.128ns (21.302%)  route 0.472ns (78.698%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.676ns (routing 0.108ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  prng_input[26] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[26]_inst/I
    K23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.128     0.128 r  prng_input_IBUF[26]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.128    prng_input_IBUF[26]_inst/OUT
    K23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.128 r  prng_input_IBUF[26]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.472     0.600    prng_input_IBUF[26]
    SLICE_X2Y174         FDRE                                         r  prng_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.676     1.196    clk_IBUF_BUFG
    SLICE_X2Y174         FDRE                                         r  prng_reg_reg[26]/C

Slack:                    inf
  Source:                 prng_input[10]
                            (input port)
  Destination:            prng_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.164ns (27.197%)  route 0.438ns (72.803%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E25                                               0.000     0.000 r  prng_input[10] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[10]_inst/I
    E25                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.164     0.164 r  prng_input_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.164    prng_input_IBUF[10]_inst/OUT
    E25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.164 r  prng_input_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.438     0.602    prng_input_IBUF[10]
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.682     1.202    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[10]/C

Slack:                    inf
  Source:                 prng_input[25]
                            (input port)
  Destination:            prng_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.129ns (20.992%)  route 0.484ns (79.008%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.676ns (routing 0.108ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  prng_input[25] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[25]_inst/I
    K22                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.129     0.129 r  prng_input_IBUF[25]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.129    prng_input_IBUF[25]_inst/OUT
    K22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.129 r  prng_input_IBUF[25]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.484     0.613    prng_input_IBUF[25]
    SLICE_X2Y175         FDRE                                         r  prng_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.676     1.196    clk_IBUF_BUFG
    SLICE_X2Y175         FDRE                                         r  prng_reg_reg[25]/C

Slack:                    inf
  Source:                 prng_input[7]
                            (input port)
  Destination:            prng_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.161ns (25.997%)  route 0.457ns (74.003%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.689ns (routing 0.108ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D25                                               0.000     0.000 r  prng_input[7] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[7]_inst/I
    D25                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.161     0.161 r  prng_input_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.161    prng_input_IBUF[7]_inst/OUT
    D25                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.161 r  prng_input_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.618    prng_input_IBUF[7]
    SLICE_X4Y172         FDRE                                         r  prng_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.689     1.209    clk_IBUF_BUFG
    SLICE_X4Y172         FDRE                                         r  prng_reg_reg[7]/C

Slack:                    inf
  Source:                 prng_input[9]
                            (input port)
  Destination:            prng_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.144ns (23.311%)  route 0.474ns (76.689%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.688ns (routing 0.108ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  prng_input[9] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[9]_inst/I
    E23                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.144     0.144 r  prng_input_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.144    prng_input_IBUF[9]_inst/OUT
    E23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.144 r  prng_input_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.474     0.618    prng_input_IBUF[9]
    SLICE_X4Y173         FDRE                                         r  prng_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.688     1.208    clk_IBUF_BUFG
    SLICE_X4Y173         FDRE                                         r  prng_reg_reg[9]/C

Slack:                    inf
  Source:                 prng_input[4]
                            (input port)
  Destination:            prng_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.800ns period=3.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.153ns (24.706%)  route 0.466ns (75.294%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.682ns (routing 0.108ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D23                                               0.000     0.000 r  prng_input[4] (IN)
                         net (fo=0)                   0.000     0.000    prng_input_IBUF[4]_inst/I
    D23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.153     0.153 r  prng_input_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.153    prng_input_IBUF[4]_inst/OUT
    D23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.153 r  prng_input_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.466     0.619    prng_input_IBUF[4]
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    J23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.312     0.312 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.312    clk_IBUF_inst/OUT
    J23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.312 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.501    clk_IBUF
    BUFGCE_X0Y52         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.520 r  clk_IBUF_BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=204, routed)         0.682     1.202    clk_IBUF_BUFG
    SLICE_X3Y171         FDRE                                         r  prng_reg_reg[4]/C





