#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_027e3bd8 .scope module, "ripple_counter_testbench" "ripple_counter_testbench" 2 33;
 .timescale 0 0;
v027e08b0_0 .net "clk", 0 0, v027e0c20_0;  1 drivers
v027e0bc8_0 .net "out", 3 0, L_027e0f38;  1 drivers
v027e0a68_0 .net "reset", 0 0, v027e0b70_0;  1 drivers
S_027e3ca8 .scope module, "dut" "ripple_counter" 2 39, 2 1 0, S_027e3bd8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk"
v027d8b40_0 .net "clk", 0 0, v027e0c20_0;  alias, 1 drivers
v027e0858_0 .net "inv_out", 3 0, L_027e0c78;  1 drivers
v027e0a10_0 .net "out", 3 0, L_027e0f38;  alias, 1 drivers
v027e11a0_0 .net "reset", 0 0, v027e0b70_0;  alias, 1 drivers
L_027e0d28 .part L_027e0c78, 3, 1;
L_027e0dd8 .part L_027e0f38, 2, 1;
L_027e1250 .part L_027e0c78, 2, 1;
L_027e0e88 .part L_027e0f38, 1, 1;
L_027e0908 .part L_027e0c78, 1, 1;
L_027e09b8 .part L_027e0f38, 0, 1;
L_027e0f38 .concat8 [ 1 1 1 1], v027d88d8_0, v027d84b8_0, v027d8618_0, v027d8828_0;
L_027e0c78 .concat8 [ 1 1 1 1], L_027d5c28, L_027d5f40, L_027d6180, L_027d6060;
L_027e0d80 .part L_027e0c78, 0, 1;
S_027e2df0 .scope module, "flip0" "DFlipFlop" 2 9, 2 12 0, S_027e3ca8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027d5c28 .functor NOT 1, v027d88d8_0, C4<0>, C4<0>, C4<0>;
v027d8880_0 .net "D", 0 0, L_027e0d80;  1 drivers
v027d8b98_0 .net "clk", 0 0, v027e0c20_0;  alias, 1 drivers
v027d88d8_0 .var "q", 0 0;
v027d8670_0 .net "qBar", 0 0, L_027d5c28;  1 drivers
v027d89e0_0 .net "rst", 0 0, v027e0b70_0;  alias, 1 drivers
E_027d8d90/0 .event negedge, v027d89e0_0;
E_027d8d90/1 .event posedge, v027d8b98_0;
E_027d8d90 .event/or E_027d8d90/0, E_027d8d90/1;
S_027e2ec0 .scope module, "flip1" "DFlipFlop" 2 8, 2 12 0, S_027e3ca8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027d5f40 .functor NOT 1, v027d84b8_0, C4<0>, C4<0>, C4<0>;
v027d8bf0_0 .net "D", 0 0, L_027e0908;  1 drivers
v027d8930_0 .net "clk", 0 0, L_027e09b8;  1 drivers
v027d84b8_0 .var "q", 0 0;
v027d86c8_0 .net "qBar", 0 0, L_027d5f40;  1 drivers
v027d8510_0 .net "rst", 0 0, v027e0b70_0;  alias, 1 drivers
E_027d8de0/0 .event negedge, v027d89e0_0;
E_027d8de0/1 .event posedge, v027d8930_0;
E_027d8de0 .event/or E_027d8de0/0, E_027d8de0/1;
S_001d54d8 .scope module, "flip2" "DFlipFlop" 2 7, 2 12 0, S_027e3ca8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027d6180 .functor NOT 1, v027d8618_0, C4<0>, C4<0>, C4<0>;
v027d8568_0 .net "D", 0 0, L_027e1250;  1 drivers
v027d8a38_0 .net "clk", 0 0, L_027e0e88;  1 drivers
v027d8618_0 .var "q", 0 0;
v027d8a90_0 .net "qBar", 0 0, L_027d6180;  1 drivers
v027d8720_0 .net "rst", 0 0, v027e0b70_0;  alias, 1 drivers
E_027d8cf0/0 .event negedge, v027d89e0_0;
E_027d8cf0/1 .event posedge, v027d8a38_0;
E_027d8cf0 .event/or E_027d8cf0/0, E_027d8cf0/1;
S_001d55a8 .scope module, "flip3" "DFlipFlop" 2 6, 2 12 0, S_027e3ca8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_027d6060 .functor NOT 1, v027d8828_0, C4<0>, C4<0>, C4<0>;
v027d8778_0 .net "D", 0 0, L_027e0d28;  1 drivers
v027d87d0_0 .net "clk", 0 0, L_027e0dd8;  1 drivers
v027d8828_0 .var "q", 0 0;
v027d8ae8_0 .net "qBar", 0 0, L_027d6060;  1 drivers
v027d8988_0 .net "rst", 0 0, v027e0b70_0;  alias, 1 drivers
E_027d8e30/0 .event negedge, v027d89e0_0;
E_027d8e30/1 .event posedge, v027d87d0_0;
E_027d8e30 .event/or E_027d8e30/0, E_027d8e30/1;
S_001d3a08 .scope module, "rippleTest" "ripple_counter_tester" 2 42, 2 61 0, S_027e3bd8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "resetOut"
    .port_info 1 /OUTPUT 1 "clkOut"
    .port_info 2 /INPUT 4 "out"
P_027d61c8 .param/l "DELAY" 0 2 67, +C4<00000000000000000000000000001010>;
P_027d61e8 .param/l "clk_period" 0 2 76, +C4<00000000000000000000001111101000>;
v027e0c20_0 .var "clkOut", 0 0;
v027e11f8_0 .var/i "i", 31 0;
v027e0e30_0 .net "out", 3 0, L_027e0f38;  alias, 1 drivers
v027e0b70_0 .var "resetOut", 0 0;
E_027d8e08 .event posedge, v027d8b98_0;
    .scope S_001d55a8;
T_0 ;
    %wait E_027d8e30;
    %load/vec4 v027d8988_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027d8828_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v027d8778_0;
    %store/vec4 v027d8828_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_001d54d8;
T_1 ;
    %wait E_027d8cf0;
    %load/vec4 v027d8720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027d8618_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v027d8568_0;
    %store/vec4 v027d8618_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_027e2ec0;
T_2 ;
    %wait E_027d8de0;
    %load/vec4 v027d8510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027d84b8_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v027d8bf0_0;
    %store/vec4 v027d84b8_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_027e2df0;
T_3 ;
    %wait E_027d8d90;
    %load/vec4 v027d89e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v027d88d8_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v027d8880_0;
    %store/vec4 v027d88d8_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_001d3a08;
T_4 ;
    %vpi_call 2 72 "$display", "\011 resetOut \011 clkOut \011 out " {0 0 0};
    %vpi_call 2 73 "$monitor", "\011 %b\011\011 %b \011\011 %d", v027e0b70_0, v027e0c20_0, v027e0e30_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_001d3a08;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v027e0c20_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_001d3a08;
T_6 ;
    %delay 500, 0;
    %load/vec4 v027e0c20_0;
    %inv;
    %store/vec4 v027e0c20_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_001d3a08;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v027e0b70_0, 0;
    %wait E_027d8e08;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v027e0b70_0, 0;
    %wait E_027d8e08;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v027e11f8_0, 0, 32;
T_7.0 ;
    %load/vec4 v027e11f8_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_7.1, 5;
    %wait E_027d8e08;
    %load/vec4 v027e11f8_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v027e11f8_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_027e3bd8;
T_8 ;
    %vpi_call 2 46 "$dumpfile", "ripple_counter_gate.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, S_027e3ca8 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ripple_counter.v";
