#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Apr 28 22:55:28 2017
# Process ID: 5439
# Current directory: /home/dr/Xilinx_proj/dma-1/xdma_0_ex
# Command line: vivado -source /home/dr/Xilinx_proj/nanoEVB-1/.Xil/xdma_0/tmp_xdma_0.srcs/sources_1/ip/xdma_0/xdma_0_ex.tcl
# Log file: /home/dr/Xilinx_proj/dma-1/xdma_0_ex/vivado.log
# Journal file: /home/dr/Xilinx_proj/dma-1/xdma_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/dr/Xilinx_proj/nanoEVB-1/.Xil/xdma_0/tmp_xdma_0.srcs/sources_1/ip/xdma_0/xdma_0_ex.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list sys_rst_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {status_leds[3]} {status_leds[2]} {status_leds[1]} {status_leds[0]}]]
place_ports {status_leds[0]} V11
place_ports {status_leds[1]} V12
place_ports {status_leds[2]} V13
place_ports {status_leds[3]} V14
set_property offchip_term NONE [get_ports [list {status_leds[3]} {status_leds[2]} {status_leds[1]} {status_leds[0]}]]
set_property PULLTYPE PULLUP [get_ports [list {status_leds[3]} {status_leds[2]} {status_leds[1]} {status_leds[0]}]]
set_property drive 8 [get_ports [list {status_leds[3]} {status_leds[2]} {status_leds[1]} {status_leds[0]}]]
place_ports sys_clk_p B6
place_ports sys_rst_n U15
set_property target_constrs_file /home/dr/Xilinx_proj/dma-1/xdma_0_ex/imports/xilinx_xdma_pcie_x0y0.xdc [current_fileset -constrset]
save_constraints -force
close_design
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
