<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="1407" />
   <irq preferredWidth="34" />
   <name preferredWidth="302" />
   <export preferredWidth="305" />
   <inputclock preferredWidth="238" />
   <description preferredWidth="273" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1616" height="1176" x="-8" y="-8" />
 <hdlexample language="VERILOG" />
</preferences>
