

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 20:08:38 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5761|     5761|  57.610 us|  57.610 us|  5762|  5762|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                          |                              |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                 |            Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_2164  |dft_Pipeline_VITIS_LOOP_24_2  |      176|      176|  1.760 us|  1.760 us|  175|  175|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |     5760|     5760|       180|          -|          -|    32|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|    4356|   4271|    -|
|Memory           |       64|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     40|    -|
|Register         |        -|    -|    4151|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    7|    8507|   4339|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    3|       7|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------+---------+----+------+------+-----+
    |                 Instance                 |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_2164  |dft_Pipeline_VITIS_LOOP_24_2  |        0|   7|  4356|  4271|    0|
    +------------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                     |                              |        0|   7|  4356|  4271|    0|
    +------------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL15cos_coeff_table_0_U   |p_ZL15cos_coeff_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_10_U  |p_ZL15cos_coeff_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_12_U  |p_ZL15cos_coeff_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_13_U  |p_ZL15cos_coeff_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_14_U  |p_ZL15cos_coeff_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_15_U  |p_ZL15cos_coeff_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_16_U  |p_ZL15cos_coeff_table_16_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_17_U  |p_ZL15cos_coeff_table_17_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_18_U  |p_ZL15cos_coeff_table_18_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_19_U  |p_ZL15cos_coeff_table_19_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_1_U   |p_ZL15cos_coeff_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_20_U  |p_ZL15cos_coeff_table_20_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_21_U  |p_ZL15cos_coeff_table_21_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_11_U  |p_ZL15cos_coeff_table_21_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_22_U  |p_ZL15cos_coeff_table_22_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_23_U  |p_ZL15cos_coeff_table_23_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_24_U  |p_ZL15cos_coeff_table_24_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_26_U  |p_ZL15cos_coeff_table_26_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_27_U  |p_ZL15cos_coeff_table_27_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_28_U  |p_ZL15cos_coeff_table_28_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_29_U  |p_ZL15cos_coeff_table_29_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_2_U   |p_ZL15cos_coeff_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_30_U  |p_ZL15cos_coeff_table_30_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_31_U  |p_ZL15cos_coeff_table_31_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_3_U   |p_ZL15cos_coeff_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_4_U   |p_ZL15cos_coeff_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_5_U   |p_ZL15cos_coeff_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_6_U   |p_ZL15cos_coeff_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_7_U   |p_ZL15cos_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_25_U  |p_ZL15cos_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_8_U   |p_ZL15cos_coeff_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_9_U   |p_ZL15cos_coeff_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_0_U   |p_ZL15sin_coeff_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_10_U  |p_ZL15sin_coeff_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_11_U  |p_ZL15sin_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_12_U  |p_ZL15sin_coeff_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_13_U  |p_ZL15sin_coeff_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_14_U  |p_ZL15sin_coeff_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_15_U  |p_ZL15sin_coeff_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_16_U  |p_ZL15sin_coeff_table_16_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_17_U  |p_ZL15sin_coeff_table_17_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_18_U  |p_ZL15sin_coeff_table_18_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_19_U  |p_ZL15sin_coeff_table_19_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_1_U   |p_ZL15sin_coeff_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_20_U  |p_ZL15sin_coeff_table_20_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_21_U  |p_ZL15sin_coeff_table_21_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_22_U  |p_ZL15sin_coeff_table_22_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_23_U  |p_ZL15sin_coeff_table_23_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_24_U  |p_ZL15sin_coeff_table_24_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_25_U  |p_ZL15sin_coeff_table_25_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_26_U  |p_ZL15sin_coeff_table_26_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_27_U  |p_ZL15sin_coeff_table_27_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_28_U  |p_ZL15sin_coeff_table_28_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_29_U  |p_ZL15sin_coeff_table_29_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_2_U   |p_ZL15sin_coeff_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_30_U  |p_ZL15sin_coeff_table_30_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_31_U  |p_ZL15sin_coeff_table_31_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_3_U   |p_ZL15sin_coeff_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_4_U   |p_ZL15sin_coeff_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_5_U   |p_ZL15sin_coeff_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_6_U   |p_ZL15sin_coeff_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_7_U   |p_ZL15sin_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_8_U   |p_ZL15sin_coeff_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_9_U   |p_ZL15sin_coeff_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |       64|  0|   0|    0|  2048| 2048|    64|        65536|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_2376_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln18_fu_2370_p2  |      icmp|   0|  0|  14|           6|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          12|           8|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    |i_fu_488   |   9|          2|    6|         12|
    +-----------+----+-----------+-----+-----------+
    |Total      |  40|          8|    7|         18|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add_ln18_reg_2878                                      |   6|   0|    6|          0|
    |ap_CS_fsm                                              |   5|   0|    5|          0|
    |ap_predicate_pred1234_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1243_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1248_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1253_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1258_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1263_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1268_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1273_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1278_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1283_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1288_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1293_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1298_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1303_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1308_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1313_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1318_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1323_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1328_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1333_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1338_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1343_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1348_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1353_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1358_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1363_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1368_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1373_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1378_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1383_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1388_state5                           |   1|   0|    1|          0|
    |ap_predicate_pred1393_state5                           |   1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_24_2_fu_2164_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_488                                               |   6|   0|    6|          0|
    |imag_sample_0_read_reg_2565                            |  32|   0|   32|          0|
    |imag_sample_10_read_reg_2765                           |  32|   0|   32|          0|
    |imag_sample_11_read_reg_2785                           |  32|   0|   32|          0|
    |imag_sample_12_read_reg_2805                           |  32|   0|   32|          0|
    |imag_sample_13_read_reg_2825                           |  32|   0|   32|          0|
    |imag_sample_14_read_reg_2845                           |  32|   0|   32|          0|
    |imag_sample_15_read_reg_2865                           |  32|   0|   32|          0|
    |imag_sample_16_read_reg_2570                           |  32|   0|   32|          0|
    |imag_sample_17_read_reg_2590                           |  32|   0|   32|          0|
    |imag_sample_18_read_reg_2610                           |  32|   0|   32|          0|
    |imag_sample_19_read_reg_2630                           |  32|   0|   32|          0|
    |imag_sample_1_read_reg_2585                            |  32|   0|   32|          0|
    |imag_sample_20_read_reg_2650                           |  32|   0|   32|          0|
    |imag_sample_21_read_reg_2670                           |  32|   0|   32|          0|
    |imag_sample_22_read_reg_2690                           |  32|   0|   32|          0|
    |imag_sample_23_read_reg_2710                           |  32|   0|   32|          0|
    |imag_sample_24_read_reg_2730                           |  32|   0|   32|          0|
    |imag_sample_25_read_reg_2750                           |  32|   0|   32|          0|
    |imag_sample_26_read_reg_2770                           |  32|   0|   32|          0|
    |imag_sample_27_read_reg_2790                           |  32|   0|   32|          0|
    |imag_sample_28_read_reg_2810                           |  32|   0|   32|          0|
    |imag_sample_29_read_reg_2830                           |  32|   0|   32|          0|
    |imag_sample_2_read_reg_2605                            |  32|   0|   32|          0|
    |imag_sample_30_read_reg_2850                           |  32|   0|   32|          0|
    |imag_sample_31_read_reg_2870                           |  32|   0|   32|          0|
    |imag_sample_3_read_reg_2625                            |  32|   0|   32|          0|
    |imag_sample_4_read_reg_2645                            |  32|   0|   32|          0|
    |imag_sample_5_read_reg_2665                            |  32|   0|   32|          0|
    |imag_sample_6_read_reg_2685                            |  32|   0|   32|          0|
    |imag_sample_7_read_reg_2705                            |  32|   0|   32|          0|
    |imag_sample_8_read_reg_2725                            |  32|   0|   32|          0|
    |imag_sample_9_read_reg_2745                            |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_0_load_reg_3207                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_10_load_reg_3407                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_11_load_reg_3427                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_12_load_reg_3447                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_13_load_reg_3467                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_14_load_reg_3487                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_15_load_reg_3507                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_16_load_reg_3212                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_17_load_reg_3232                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_18_load_reg_3252                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_19_load_reg_3272                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_1_load_reg_3227                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_20_load_reg_3292                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_21_load_reg_3312                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_22_load_reg_3332                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_23_load_reg_3352                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_24_load_reg_3372                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_25_load_reg_3392                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_26_load_reg_3412                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_27_load_reg_3432                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_28_load_reg_3452                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_29_load_reg_3472                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_2_load_reg_3247                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_30_load_reg_3492                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_31_load_reg_3512                 |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_3_load_reg_3267                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_4_load_reg_3287                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_5_load_reg_3307                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_6_load_reg_3327                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_7_load_reg_3347                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_8_load_reg_3367                  |  32|   0|   32|          0|
    |p_ZL15cos_coeff_table_9_load_reg_3387                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_0_load_reg_3217                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_10_load_reg_3417                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_11_load_reg_3437                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_12_load_reg_3457                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_13_load_reg_3477                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_14_load_reg_3497                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_15_load_reg_3517                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_16_load_reg_3222                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_17_load_reg_3242                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_18_load_reg_3262                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_19_load_reg_3282                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_1_load_reg_3237                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_20_load_reg_3302                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_21_load_reg_3322                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_22_load_reg_3342                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_23_load_reg_3362                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_24_load_reg_3382                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_25_load_reg_3402                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_26_load_reg_3422                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_27_load_reg_3442                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_28_load_reg_3462                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_29_load_reg_3482                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_2_load_reg_3257                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_30_load_reg_3502                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_31_load_reg_3522                 |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_3_load_reg_3277                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_4_load_reg_3297                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_5_load_reg_3317                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_6_load_reg_3337                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_7_load_reg_3357                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_8_load_reg_3377                  |  32|   0|   32|          0|
    |p_ZL15sin_coeff_table_9_load_reg_3397                  |  32|   0|   32|          0|
    |real_sample_0_read_reg_2555                            |  32|   0|   32|          0|
    |real_sample_10_read_reg_2755                           |  32|   0|   32|          0|
    |real_sample_11_read_reg_2775                           |  32|   0|   32|          0|
    |real_sample_12_read_reg_2795                           |  32|   0|   32|          0|
    |real_sample_13_read_reg_2815                           |  32|   0|   32|          0|
    |real_sample_14_read_reg_2835                           |  32|   0|   32|          0|
    |real_sample_15_read_reg_2855                           |  32|   0|   32|          0|
    |real_sample_16_read_reg_2560                           |  32|   0|   32|          0|
    |real_sample_17_read_reg_2580                           |  32|   0|   32|          0|
    |real_sample_18_read_reg_2600                           |  32|   0|   32|          0|
    |real_sample_19_read_reg_2620                           |  32|   0|   32|          0|
    |real_sample_1_read_reg_2575                            |  32|   0|   32|          0|
    |real_sample_20_read_reg_2640                           |  32|   0|   32|          0|
    |real_sample_21_read_reg_2660                           |  32|   0|   32|          0|
    |real_sample_22_read_reg_2680                           |  32|   0|   32|          0|
    |real_sample_23_read_reg_2700                           |  32|   0|   32|          0|
    |real_sample_24_read_reg_2720                           |  32|   0|   32|          0|
    |real_sample_25_read_reg_2740                           |  32|   0|   32|          0|
    |real_sample_26_read_reg_2760                           |  32|   0|   32|          0|
    |real_sample_27_read_reg_2780                           |  32|   0|   32|          0|
    |real_sample_28_read_reg_2800                           |  32|   0|   32|          0|
    |real_sample_29_read_reg_2820                           |  32|   0|   32|          0|
    |real_sample_2_read_reg_2595                            |  32|   0|   32|          0|
    |real_sample_30_read_reg_2840                           |  32|   0|   32|          0|
    |real_sample_31_read_reg_2860                           |  32|   0|   32|          0|
    |real_sample_3_read_reg_2615                            |  32|   0|   32|          0|
    |real_sample_4_read_reg_2635                            |  32|   0|   32|          0|
    |real_sample_5_read_reg_2655                            |  32|   0|   32|          0|
    |real_sample_6_read_reg_2675                            |  32|   0|   32|          0|
    |real_sample_7_read_reg_2695                            |  32|   0|   32|          0|
    |real_sample_8_read_reg_2715                            |  32|   0|   32|          0|
    |real_sample_9_read_reg_2735                            |  32|   0|   32|          0|
    |trunc_ln18_reg_2883                                    |   5|   0|    5|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |4151|   0| 4151|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|             dft|  return value|
|real_sample_0      |   in|   32|     ap_none|   real_sample_0|       pointer|
|real_sample_1      |   in|   32|     ap_none|   real_sample_1|       pointer|
|real_sample_2      |   in|   32|     ap_none|   real_sample_2|       pointer|
|real_sample_3      |   in|   32|     ap_none|   real_sample_3|       pointer|
|real_sample_4      |   in|   32|     ap_none|   real_sample_4|       pointer|
|real_sample_5      |   in|   32|     ap_none|   real_sample_5|       pointer|
|real_sample_6      |   in|   32|     ap_none|   real_sample_6|       pointer|
|real_sample_7      |   in|   32|     ap_none|   real_sample_7|       pointer|
|real_sample_8      |   in|   32|     ap_none|   real_sample_8|       pointer|
|real_sample_9      |   in|   32|     ap_none|   real_sample_9|       pointer|
|real_sample_10     |   in|   32|     ap_none|  real_sample_10|       pointer|
|real_sample_11     |   in|   32|     ap_none|  real_sample_11|       pointer|
|real_sample_12     |   in|   32|     ap_none|  real_sample_12|       pointer|
|real_sample_13     |   in|   32|     ap_none|  real_sample_13|       pointer|
|real_sample_14     |   in|   32|     ap_none|  real_sample_14|       pointer|
|real_sample_15     |   in|   32|     ap_none|  real_sample_15|       pointer|
|real_sample_16     |   in|   32|     ap_none|  real_sample_16|       pointer|
|real_sample_17     |   in|   32|     ap_none|  real_sample_17|       pointer|
|real_sample_18     |   in|   32|     ap_none|  real_sample_18|       pointer|
|real_sample_19     |   in|   32|     ap_none|  real_sample_19|       pointer|
|real_sample_20     |   in|   32|     ap_none|  real_sample_20|       pointer|
|real_sample_21     |   in|   32|     ap_none|  real_sample_21|       pointer|
|real_sample_22     |   in|   32|     ap_none|  real_sample_22|       pointer|
|real_sample_23     |   in|   32|     ap_none|  real_sample_23|       pointer|
|real_sample_24     |   in|   32|     ap_none|  real_sample_24|       pointer|
|real_sample_25     |   in|   32|     ap_none|  real_sample_25|       pointer|
|real_sample_26     |   in|   32|     ap_none|  real_sample_26|       pointer|
|real_sample_27     |   in|   32|     ap_none|  real_sample_27|       pointer|
|real_sample_28     |   in|   32|     ap_none|  real_sample_28|       pointer|
|real_sample_29     |   in|   32|     ap_none|  real_sample_29|       pointer|
|real_sample_30     |   in|   32|     ap_none|  real_sample_30|       pointer|
|real_sample_31     |   in|   32|     ap_none|  real_sample_31|       pointer|
|imag_sample_0      |   in|   32|     ap_none|   imag_sample_0|       pointer|
|imag_sample_1      |   in|   32|     ap_none|   imag_sample_1|       pointer|
|imag_sample_2      |   in|   32|     ap_none|   imag_sample_2|       pointer|
|imag_sample_3      |   in|   32|     ap_none|   imag_sample_3|       pointer|
|imag_sample_4      |   in|   32|     ap_none|   imag_sample_4|       pointer|
|imag_sample_5      |   in|   32|     ap_none|   imag_sample_5|       pointer|
|imag_sample_6      |   in|   32|     ap_none|   imag_sample_6|       pointer|
|imag_sample_7      |   in|   32|     ap_none|   imag_sample_7|       pointer|
|imag_sample_8      |   in|   32|     ap_none|   imag_sample_8|       pointer|
|imag_sample_9      |   in|   32|     ap_none|   imag_sample_9|       pointer|
|imag_sample_10     |   in|   32|     ap_none|  imag_sample_10|       pointer|
|imag_sample_11     |   in|   32|     ap_none|  imag_sample_11|       pointer|
|imag_sample_12     |   in|   32|     ap_none|  imag_sample_12|       pointer|
|imag_sample_13     |   in|   32|     ap_none|  imag_sample_13|       pointer|
|imag_sample_14     |   in|   32|     ap_none|  imag_sample_14|       pointer|
|imag_sample_15     |   in|   32|     ap_none|  imag_sample_15|       pointer|
|imag_sample_16     |   in|   32|     ap_none|  imag_sample_16|       pointer|
|imag_sample_17     |   in|   32|     ap_none|  imag_sample_17|       pointer|
|imag_sample_18     |   in|   32|     ap_none|  imag_sample_18|       pointer|
|imag_sample_19     |   in|   32|     ap_none|  imag_sample_19|       pointer|
|imag_sample_20     |   in|   32|     ap_none|  imag_sample_20|       pointer|
|imag_sample_21     |   in|   32|     ap_none|  imag_sample_21|       pointer|
|imag_sample_22     |   in|   32|     ap_none|  imag_sample_22|       pointer|
|imag_sample_23     |   in|   32|     ap_none|  imag_sample_23|       pointer|
|imag_sample_24     |   in|   32|     ap_none|  imag_sample_24|       pointer|
|imag_sample_25     |   in|   32|     ap_none|  imag_sample_25|       pointer|
|imag_sample_26     |   in|   32|     ap_none|  imag_sample_26|       pointer|
|imag_sample_27     |   in|   32|     ap_none|  imag_sample_27|       pointer|
|imag_sample_28     |   in|   32|     ap_none|  imag_sample_28|       pointer|
|imag_sample_29     |   in|   32|     ap_none|  imag_sample_29|       pointer|
|imag_sample_30     |   in|   32|     ap_none|  imag_sample_30|       pointer|
|imag_sample_31     |   in|   32|     ap_none|  imag_sample_31|       pointer|
|real_op_0          |  out|   32|      ap_vld|       real_op_0|       pointer|
|real_op_0_ap_vld   |  out|    1|      ap_vld|       real_op_0|       pointer|
|real_op_1          |  out|   32|      ap_vld|       real_op_1|       pointer|
|real_op_1_ap_vld   |  out|    1|      ap_vld|       real_op_1|       pointer|
|real_op_2          |  out|   32|      ap_vld|       real_op_2|       pointer|
|real_op_2_ap_vld   |  out|    1|      ap_vld|       real_op_2|       pointer|
|real_op_3          |  out|   32|      ap_vld|       real_op_3|       pointer|
|real_op_3_ap_vld   |  out|    1|      ap_vld|       real_op_3|       pointer|
|real_op_4          |  out|   32|      ap_vld|       real_op_4|       pointer|
|real_op_4_ap_vld   |  out|    1|      ap_vld|       real_op_4|       pointer|
|real_op_5          |  out|   32|      ap_vld|       real_op_5|       pointer|
|real_op_5_ap_vld   |  out|    1|      ap_vld|       real_op_5|       pointer|
|real_op_6          |  out|   32|      ap_vld|       real_op_6|       pointer|
|real_op_6_ap_vld   |  out|    1|      ap_vld|       real_op_6|       pointer|
|real_op_7          |  out|   32|      ap_vld|       real_op_7|       pointer|
|real_op_7_ap_vld   |  out|    1|      ap_vld|       real_op_7|       pointer|
|real_op_8          |  out|   32|      ap_vld|       real_op_8|       pointer|
|real_op_8_ap_vld   |  out|    1|      ap_vld|       real_op_8|       pointer|
|real_op_9          |  out|   32|      ap_vld|       real_op_9|       pointer|
|real_op_9_ap_vld   |  out|    1|      ap_vld|       real_op_9|       pointer|
|real_op_10         |  out|   32|      ap_vld|      real_op_10|       pointer|
|real_op_10_ap_vld  |  out|    1|      ap_vld|      real_op_10|       pointer|
|real_op_11         |  out|   32|      ap_vld|      real_op_11|       pointer|
|real_op_11_ap_vld  |  out|    1|      ap_vld|      real_op_11|       pointer|
|real_op_12         |  out|   32|      ap_vld|      real_op_12|       pointer|
|real_op_12_ap_vld  |  out|    1|      ap_vld|      real_op_12|       pointer|
|real_op_13         |  out|   32|      ap_vld|      real_op_13|       pointer|
|real_op_13_ap_vld  |  out|    1|      ap_vld|      real_op_13|       pointer|
|real_op_14         |  out|   32|      ap_vld|      real_op_14|       pointer|
|real_op_14_ap_vld  |  out|    1|      ap_vld|      real_op_14|       pointer|
|real_op_15         |  out|   32|      ap_vld|      real_op_15|       pointer|
|real_op_15_ap_vld  |  out|    1|      ap_vld|      real_op_15|       pointer|
|real_op_16         |  out|   32|      ap_vld|      real_op_16|       pointer|
|real_op_16_ap_vld  |  out|    1|      ap_vld|      real_op_16|       pointer|
|real_op_17         |  out|   32|      ap_vld|      real_op_17|       pointer|
|real_op_17_ap_vld  |  out|    1|      ap_vld|      real_op_17|       pointer|
|real_op_18         |  out|   32|      ap_vld|      real_op_18|       pointer|
|real_op_18_ap_vld  |  out|    1|      ap_vld|      real_op_18|       pointer|
|real_op_19         |  out|   32|      ap_vld|      real_op_19|       pointer|
|real_op_19_ap_vld  |  out|    1|      ap_vld|      real_op_19|       pointer|
|real_op_20         |  out|   32|      ap_vld|      real_op_20|       pointer|
|real_op_20_ap_vld  |  out|    1|      ap_vld|      real_op_20|       pointer|
|real_op_21         |  out|   32|      ap_vld|      real_op_21|       pointer|
|real_op_21_ap_vld  |  out|    1|      ap_vld|      real_op_21|       pointer|
|real_op_22         |  out|   32|      ap_vld|      real_op_22|       pointer|
|real_op_22_ap_vld  |  out|    1|      ap_vld|      real_op_22|       pointer|
|real_op_23         |  out|   32|      ap_vld|      real_op_23|       pointer|
|real_op_23_ap_vld  |  out|    1|      ap_vld|      real_op_23|       pointer|
|real_op_24         |  out|   32|      ap_vld|      real_op_24|       pointer|
|real_op_24_ap_vld  |  out|    1|      ap_vld|      real_op_24|       pointer|
|real_op_25         |  out|   32|      ap_vld|      real_op_25|       pointer|
|real_op_25_ap_vld  |  out|    1|      ap_vld|      real_op_25|       pointer|
|real_op_26         |  out|   32|      ap_vld|      real_op_26|       pointer|
|real_op_26_ap_vld  |  out|    1|      ap_vld|      real_op_26|       pointer|
|real_op_27         |  out|   32|      ap_vld|      real_op_27|       pointer|
|real_op_27_ap_vld  |  out|    1|      ap_vld|      real_op_27|       pointer|
|real_op_28         |  out|   32|      ap_vld|      real_op_28|       pointer|
|real_op_28_ap_vld  |  out|    1|      ap_vld|      real_op_28|       pointer|
|real_op_29         |  out|   32|      ap_vld|      real_op_29|       pointer|
|real_op_29_ap_vld  |  out|    1|      ap_vld|      real_op_29|       pointer|
|real_op_30         |  out|   32|      ap_vld|      real_op_30|       pointer|
|real_op_30_ap_vld  |  out|    1|      ap_vld|      real_op_30|       pointer|
|real_op_31         |  out|   32|      ap_vld|      real_op_31|       pointer|
|real_op_31_ap_vld  |  out|    1|      ap_vld|      real_op_31|       pointer|
|imag_op_0          |  out|   32|      ap_vld|       imag_op_0|       pointer|
|imag_op_0_ap_vld   |  out|    1|      ap_vld|       imag_op_0|       pointer|
|imag_op_1          |  out|   32|      ap_vld|       imag_op_1|       pointer|
|imag_op_1_ap_vld   |  out|    1|      ap_vld|       imag_op_1|       pointer|
|imag_op_2          |  out|   32|      ap_vld|       imag_op_2|       pointer|
|imag_op_2_ap_vld   |  out|    1|      ap_vld|       imag_op_2|       pointer|
|imag_op_3          |  out|   32|      ap_vld|       imag_op_3|       pointer|
|imag_op_3_ap_vld   |  out|    1|      ap_vld|       imag_op_3|       pointer|
|imag_op_4          |  out|   32|      ap_vld|       imag_op_4|       pointer|
|imag_op_4_ap_vld   |  out|    1|      ap_vld|       imag_op_4|       pointer|
|imag_op_5          |  out|   32|      ap_vld|       imag_op_5|       pointer|
|imag_op_5_ap_vld   |  out|    1|      ap_vld|       imag_op_5|       pointer|
|imag_op_6          |  out|   32|      ap_vld|       imag_op_6|       pointer|
|imag_op_6_ap_vld   |  out|    1|      ap_vld|       imag_op_6|       pointer|
|imag_op_7          |  out|   32|      ap_vld|       imag_op_7|       pointer|
|imag_op_7_ap_vld   |  out|    1|      ap_vld|       imag_op_7|       pointer|
|imag_op_8          |  out|   32|      ap_vld|       imag_op_8|       pointer|
|imag_op_8_ap_vld   |  out|    1|      ap_vld|       imag_op_8|       pointer|
|imag_op_9          |  out|   32|      ap_vld|       imag_op_9|       pointer|
|imag_op_9_ap_vld   |  out|    1|      ap_vld|       imag_op_9|       pointer|
|imag_op_10         |  out|   32|      ap_vld|      imag_op_10|       pointer|
|imag_op_10_ap_vld  |  out|    1|      ap_vld|      imag_op_10|       pointer|
|imag_op_11         |  out|   32|      ap_vld|      imag_op_11|       pointer|
|imag_op_11_ap_vld  |  out|    1|      ap_vld|      imag_op_11|       pointer|
|imag_op_12         |  out|   32|      ap_vld|      imag_op_12|       pointer|
|imag_op_12_ap_vld  |  out|    1|      ap_vld|      imag_op_12|       pointer|
|imag_op_13         |  out|   32|      ap_vld|      imag_op_13|       pointer|
|imag_op_13_ap_vld  |  out|    1|      ap_vld|      imag_op_13|       pointer|
|imag_op_14         |  out|   32|      ap_vld|      imag_op_14|       pointer|
|imag_op_14_ap_vld  |  out|    1|      ap_vld|      imag_op_14|       pointer|
|imag_op_15         |  out|   32|      ap_vld|      imag_op_15|       pointer|
|imag_op_15_ap_vld  |  out|    1|      ap_vld|      imag_op_15|       pointer|
|imag_op_16         |  out|   32|      ap_vld|      imag_op_16|       pointer|
|imag_op_16_ap_vld  |  out|    1|      ap_vld|      imag_op_16|       pointer|
|imag_op_17         |  out|   32|      ap_vld|      imag_op_17|       pointer|
|imag_op_17_ap_vld  |  out|    1|      ap_vld|      imag_op_17|       pointer|
|imag_op_18         |  out|   32|      ap_vld|      imag_op_18|       pointer|
|imag_op_18_ap_vld  |  out|    1|      ap_vld|      imag_op_18|       pointer|
|imag_op_19         |  out|   32|      ap_vld|      imag_op_19|       pointer|
|imag_op_19_ap_vld  |  out|    1|      ap_vld|      imag_op_19|       pointer|
|imag_op_20         |  out|   32|      ap_vld|      imag_op_20|       pointer|
|imag_op_20_ap_vld  |  out|    1|      ap_vld|      imag_op_20|       pointer|
|imag_op_21         |  out|   32|      ap_vld|      imag_op_21|       pointer|
|imag_op_21_ap_vld  |  out|    1|      ap_vld|      imag_op_21|       pointer|
|imag_op_22         |  out|   32|      ap_vld|      imag_op_22|       pointer|
|imag_op_22_ap_vld  |  out|    1|      ap_vld|      imag_op_22|       pointer|
|imag_op_23         |  out|   32|      ap_vld|      imag_op_23|       pointer|
|imag_op_23_ap_vld  |  out|    1|      ap_vld|      imag_op_23|       pointer|
|imag_op_24         |  out|   32|      ap_vld|      imag_op_24|       pointer|
|imag_op_24_ap_vld  |  out|    1|      ap_vld|      imag_op_24|       pointer|
|imag_op_25         |  out|   32|      ap_vld|      imag_op_25|       pointer|
|imag_op_25_ap_vld  |  out|    1|      ap_vld|      imag_op_25|       pointer|
|imag_op_26         |  out|   32|      ap_vld|      imag_op_26|       pointer|
|imag_op_26_ap_vld  |  out|    1|      ap_vld|      imag_op_26|       pointer|
|imag_op_27         |  out|   32|      ap_vld|      imag_op_27|       pointer|
|imag_op_27_ap_vld  |  out|    1|      ap_vld|      imag_op_27|       pointer|
|imag_op_28         |  out|   32|      ap_vld|      imag_op_28|       pointer|
|imag_op_28_ap_vld  |  out|    1|      ap_vld|      imag_op_28|       pointer|
|imag_op_29         |  out|   32|      ap_vld|      imag_op_29|       pointer|
|imag_op_29_ap_vld  |  out|    1|      ap_vld|      imag_op_29|       pointer|
|imag_op_30         |  out|   32|      ap_vld|      imag_op_30|       pointer|
|imag_op_30_ap_vld  |  out|    1|      ap_vld|      imag_op_30|       pointer|
|imag_op_31         |  out|   32|      ap_vld|      imag_op_31|       pointer|
|imag_op_31_ap_vld  |  out|    1|      ap_vld|      imag_op_31|       pointer|
+-------------------+-----+-----+------------+----------------+--------------+

