xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/SixteenBitAdder/sixteenBitAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/SixteenBitAdder/sixteenBitAdder.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7a100t-csg324-3 sixteenBitAdder.ngc sixteenBitAdder.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o sixteenBitAdder_map.ncd sixteenBitAdder.ngd sixteenBitAdder.pcf 
par -w -intstyle ise -ol high -mt off sixteenBitAdder_map.ncd sixteenBitAdder.ncd sixteenBitAdder.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml sixteenBitAdder.twx sixteenBitAdder.ncd -o sixteenBitAdder.twr sixteenBitAdder.pcf 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/SixteenBitAdder/sixteenBitAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/SixteenBitAdder/sixteenBitAdder.syr" 
