// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_compute_derivatives_32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Ix32_address0,
        Ix32_ce0,
        Ix32_we0,
        Ix32_d0,
        Ix32_address1,
        Ix32_ce1,
        Ix32_we1,
        Ix32_d1,
        Iy32_address0,
        Iy32_ce0,
        Iy32_we0,
        Iy32_d0,
        Iy32_address1,
        Iy32_ce1,
        Iy32_we1,
        Iy32_d1,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0,
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0,
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0,
        It32_address0,
        It32_ce0,
        It32_we0,
        It32_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] Ix32_address0;
output   Ix32_ce0;
output   Ix32_we0;
output  [15:0] Ix32_d0;
output  [9:0] Ix32_address1;
output   Ix32_ce1;
output   Ix32_we1;
output  [15:0] Ix32_d1;
output  [9:0] Iy32_address0;
output   Iy32_ce0;
output   Iy32_we0;
output  [15:0] Iy32_d0;
output  [9:0] Iy32_address1;
output   Iy32_ce1;
output   Iy32_we1;
output  [15:0] Iy32_d1;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0;
output  [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0;
output   p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0;
input  [15:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0;
input  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0;
output  [8:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0;
output   pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0;
input  [15:0] pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0;
output  [9:0] It32_address0;
output   It32_ce0;
output   It32_we0;
output  [15:0] It32_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_711_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [0:0] icmp_ln46_reg_1525;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter1_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter2_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter3_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter4_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter5_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter6_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter7_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter8_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter9_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter10_reg;
reg   [0:0] icmp_ln46_reg_1525_pp0_iter11_reg;
wire   [5:0] select_ln46_fu_735_p3;
reg   [5:0] select_ln46_reg_1529;
wire   [5:0] select_ln46_4_fu_763_p3;
reg   [5:0] select_ln46_4_reg_1536;
reg   [5:0] select_ln46_4_reg_1536_pp0_iter1_reg;
reg   [5:0] select_ln46_4_reg_1536_pp0_iter2_reg;
wire   [4:0] trunc_ln56_fu_771_p1;
reg   [4:0] trunc_ln56_reg_1543;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter1_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter2_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter3_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter4_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter5_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter6_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter7_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter8_reg;
reg   [4:0] trunc_ln56_reg_1543_pp0_iter9_reg;
reg   [4:0] tmp_53_reg_1549;
reg   [4:0] tmp_53_reg_1549_pp0_iter1_reg;
reg   [4:0] tmp_53_reg_1549_pp0_iter2_reg;
reg   [4:0] tmp_53_reg_1549_pp0_iter3_reg;
reg   [4:0] tmp_53_reg_1549_pp0_iter4_reg;
reg   [4:0] tmp_53_reg_1549_pp0_iter5_reg;
reg   [4:0] tmp_53_reg_1549_pp0_iter6_reg;
wire   [4:0] trunc_ln47_fu_813_p1;
reg   [4:0] trunc_ln47_reg_1554;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter1_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter2_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter3_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter4_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter5_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter6_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter7_reg;
reg   [4:0] trunc_ln47_reg_1554_pp0_iter8_reg;
wire   [0:0] trunc_ln47_6_fu_817_p1;
reg   [0:0] trunc_ln47_6_reg_1560;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter1_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter2_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter3_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter4_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter5_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter6_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter7_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter8_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter9_reg;
reg   [0:0] trunc_ln47_6_reg_1560_pp0_iter10_reg;
reg   [3:0] lshr_ln_reg_1565;
reg   [3:0] lshr_ln_reg_1565_pp0_iter1_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter2_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter3_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter4_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter5_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter6_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter7_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter8_reg;
reg   [3:0] lshr_ln_reg_1565_pp0_iter9_reg;
wire   [0:0] or_ln49_2_fu_861_p2;
reg   [0:0] or_ln49_2_reg_1570;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter1_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter2_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter3_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter4_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter5_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter6_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter7_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter8_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter9_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter10_reg;
reg   [0:0] or_ln49_2_reg_1570_pp0_iter11_reg;
reg   [9:0] It32_addr_reg_1574;
reg   [9:0] It32_addr_reg_1574_pp0_iter2_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter3_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter4_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter5_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter6_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter7_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter8_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter9_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter10_reg;
reg   [9:0] It32_addr_reg_1574_pp0_iter11_reg;
reg   [9:0] Ix32_addr_reg_1579;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter2_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter3_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter4_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter5_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter6_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter7_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter8_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter9_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter10_reg;
reg   [9:0] Ix32_addr_reg_1579_pp0_iter11_reg;
reg   [9:0] Iy32_addr_reg_1584;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter2_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter3_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter4_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter5_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter6_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter7_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter8_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter9_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter10_reg;
reg   [9:0] Iy32_addr_reg_1584_pp0_iter11_reg;
reg   [4:0] tmp_54_reg_1589;
reg   [4:0] tmp_54_reg_1589_pp0_iter2_reg;
reg   [4:0] tmp_54_reg_1589_pp0_iter3_reg;
reg   [4:0] tmp_54_reg_1589_pp0_iter4_reg;
reg   [4:0] tmp_54_reg_1589_pp0_iter5_reg;
reg   [4:0] tmp_54_reg_1589_pp0_iter6_reg;
reg   [4:0] tmp_54_reg_1589_pp0_iter7_reg;
reg   [4:0] tmp_54_reg_1589_pp0_iter8_reg;
reg   [4:0] tmp_52_reg_1594;
reg   [4:0] tmp_52_reg_1594_pp0_iter4_reg;
reg   [4:0] tmp_52_reg_1594_pp0_iter5_reg;
reg   [4:0] tmp_52_reg_1594_pp0_iter6_reg;
reg   [4:0] tmp_52_reg_1594_pp0_iter7_reg;
reg   [4:0] tmp_52_reg_1594_pp0_iter8_reg;
reg   [4:0] tmp_52_reg_1594_pp0_iter9_reg;
wire   [1:0] trunc_ln46_fu_976_p1;
reg   [1:0] trunc_ln46_reg_1614;
reg   [1:0] trunc_ln46_reg_1614_pp0_iter10_reg;
wire   [6:0] zext_ln55_2_fu_980_p1;
reg   [6:0] zext_ln55_2_reg_1623;
wire   [1:0] trunc_ln47_7_fu_983_p1;
reg   [1:0] trunc_ln47_7_reg_1630;
reg   [1:0] trunc_ln47_7_reg_1630_pp0_iter10_reg;
reg   [3:0] tmp_56_reg_1643;
reg   [3:0] tmp_57_reg_1648;
wire   [16:0] sub_ln54_fu_1304_p2;
reg   [16:0] sub_ln54_reg_1888;
reg   [0:0] tmp_58_reg_1893;
reg   [15:0] trunc_ln54_2_reg_1898;
wire   [16:0] sub_ln55_fu_1374_p2;
reg   [16:0] sub_ln55_reg_1903;
reg   [0:0] tmp_59_reg_1908;
reg   [15:0] trunc_ln55_2_reg_1913;
wire   [15:0] sub_ln56_fu_1424_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter1_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter2_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter3_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter4_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter5_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter6_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter7_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter8_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter9_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter10_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter11_storemerge_reg_619;
reg   [15:0] ap_phi_reg_pp0_iter12_storemerge_reg_619;
wire   [63:0] zext_ln56_2_fu_904_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln55_3_fu_1046_p1;
wire   [63:0] zext_ln55_4_fu_1058_p1;
wire   [63:0] zext_ln56_3_fu_1075_p1;
wire   [63:0] zext_ln56_1_fu_1094_p1;
wire   [63:0] zext_ln54_2_fu_1109_p1;
wire   [63:0] zext_ln54_5_fu_1131_p1;
reg   [5:0] x_fu_128;
wire   [5:0] add_ln47_fu_867_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_x_load;
reg   [5:0] y_fu_132;
reg   [5:0] ap_sig_allocacmp_y_load;
reg   [10:0] indvar_flatten_fu_136;
wire   [10:0] add_ln46_fu_717_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten_load;
reg    Ix32_we1_local;
reg    Ix32_ce1_local;
reg    Ix32_we0_local;
wire   [15:0] select_ln54_fu_1451_p3;
reg    Ix32_ce0_local;
reg    Iy32_we1_local;
reg    Iy32_ce1_local;
reg    Iy32_we0_local;
wire   [15:0] select_ln55_fu_1479_p3;
reg    Iy32_ce0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local;
reg    p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local;
reg   [6:0] p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;
reg    pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;
reg    It32_we0_local;
reg    It32_ce0_local;
wire   [63:0] grp_fu_631_p0;
wire   [65:0] grp_fu_631_p1;
wire   [15:0] grp_fu_636_p7;
wire   [15:0] grp_fu_655_p7;
wire   [15:0] grp_fu_674_p7;
wire   [0:0] icmp_ln47_fu_729_p2;
wire   [5:0] add_ln55_fu_743_p2;
wire   [5:0] add_ln55_2_fu_749_p2;
wire   [2:0] grp_fu_775_p1;
wire   [5:0] select_ln46_3_fu_755_p3;
wire   [5:0] mul_ln55_fu_797_p0;
wire   [7:0] mul_ln55_fu_797_p1;
wire   [12:0] mul_ln55_fu_797_p2;
wire   [2:0] grp_fu_821_p1;
wire   [0:0] icmp_ln49_1_fu_787_p2;
wire   [0:0] icmp_ln49_3_fu_843_p2;
wire   [0:0] icmp_ln49_fu_781_p2;
wire   [0:0] icmp_ln49_2_fu_837_p2;
wire   [0:0] or_ln49_1_fu_855_p2;
wire   [0:0] or_ln49_fu_849_p2;
wire   [9:0] tmp_51_fu_888_p3;
wire   [9:0] zext_ln56_fu_895_p1;
wire   [9:0] add_ln56_fu_898_p2;
wire   [5:0] mul_ln47_1_fu_914_p0;
wire   [7:0] mul_ln47_1_fu_914_p1;
wire   [12:0] mul_ln47_1_fu_914_p2;
wire   [5:0] mul_ln46_fu_933_p0;
wire   [7:0] mul_ln46_fu_933_p1;
wire   [12:0] mul_ln46_fu_933_p2;
wire   [5:0] add_ln55_1_fu_949_p2;
wire  signed [63:0] sext_ln47_fu_954_p1;
wire   [128:0] grp_fu_631_p2;
wire   [1:0] grp_fu_775_p2;
wire   [1:0] grp_fu_821_p2;
wire   [4:0] add_ln54_fu_987_p2;
wire   [4:0] mul_ln54_fu_996_p0;
wire   [6:0] mul_ln54_fu_996_p1;
wire   [10:0] mul_ln54_fu_996_p2;
wire   [4:0] add_ln54_1_fu_1012_p2;
wire   [4:0] mul_ln54_1_fu_1021_p0;
wire   [6:0] mul_ln54_1_fu_1021_p1;
wire   [10:0] mul_ln54_1_fu_1021_p2;
wire   [4:0] mul_ln46_1_fu_1040_p0;
wire   [4:0] mul_ln46_1_fu_1040_p1;
wire   [6:0] grp_fu_1486_p3;
wire  signed [6:0] zext_ln55_4_fu_1058_p0;
wire   [6:0] grp_fu_1495_p3;
wire   [6:0] mul_ln46_1_fu_1040_p2;
wire   [6:0] add_ln56_1_fu_1070_p2;
wire   [8:0] tmp_55_fu_1088_p3;
wire   [6:0] zext_ln54_1_fu_1100_p1;
wire   [6:0] add_ln54_2_fu_1103_p2;
wire   [6:0] zext_ln54_4_fu_1122_p1;
wire   [6:0] add_ln54_3_fu_1125_p2;
wire   [15:0] tmp_fu_1144_p7;
wire   [15:0] tmp_s_fu_1163_p7;
wire   [15:0] tmp_33_fu_1182_p7;
wire   [15:0] tmp_fu_1144_p9;
wire   [15:0] tmp_s_fu_1163_p9;
wire   [15:0] tmp_33_fu_1182_p9;
wire   [15:0] tmp_34_fu_1201_p7;
wire   [15:0] tmp_34_fu_1201_p9;
wire   [15:0] tmp_35_fu_1224_p7;
wire   [15:0] tmp_36_fu_1243_p7;
wire   [15:0] tmp_37_fu_1262_p7;
wire   [15:0] tmp_35_fu_1224_p9;
wire   [15:0] tmp_36_fu_1243_p9;
wire   [15:0] tmp_37_fu_1262_p9;
wire   [15:0] tmp_38_fu_1281_p7;
wire   [15:0] tmp_38_fu_1281_p9;
wire  signed [16:0] sext_ln54_fu_1220_p1;
wire  signed [16:0] sext_ln54_1_fu_1300_p1;
wire   [15:0] grp_fu_636_p9;
wire   [15:0] grp_fu_655_p9;
wire   [15:0] grp_fu_674_p9;
wire   [15:0] tmp_42_fu_1328_p7;
wire   [15:0] tmp_42_fu_1328_p9;
wire   [15:0] tmp_46_fu_1351_p7;
wire   [15:0] tmp_46_fu_1351_p9;
wire  signed [16:0] sext_ln55_fu_1347_p1;
wire  signed [16:0] sext_ln55_1_fu_1370_p1;
wire   [15:0] tmp_50_fu_1405_p7;
wire   [15:0] select_ln56_fu_1398_p3;
wire   [15:0] tmp_50_fu_1405_p9;
wire   [16:0] sub_ln54_1_fu_1430_p2;
wire   [15:0] trunc_ln54_1_fu_1435_p4;
wire   [15:0] sub_ln54_2_fu_1445_p2;
wire   [16:0] sub_ln55_1_fu_1458_p2;
wire   [15:0] trunc_ln55_1_fu_1463_p4;
wire   [15:0] sub_ln55_2_fu_1473_p2;
wire   [4:0] grp_fu_1486_p0;
wire   [3:0] grp_fu_1486_p1;
wire   [4:0] grp_fu_1486_p2;
wire  signed [6:0] grp_fu_1495_p0;
wire   [3:0] grp_fu_1495_p1;
wire   [4:0] grp_fu_1495_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [6:0] grp_fu_1486_p00;
wire   [128:0] grp_fu_631_p00;
wire   [6:0] mul_ln46_1_fu_1040_p00;
wire   [12:0] mul_ln46_fu_933_p00;
wire   [12:0] mul_ln47_1_fu_914_p00;
wire   [10:0] mul_ln54_1_fu_1021_p00;
wire   [10:0] mul_ln54_fu_996_p00;
wire   [12:0] mul_ln55_fu_797_p00;
reg    ap_condition_482;
reg    ap_condition_1345;
wire   [1:0] grp_fu_636_p1;
wire   [1:0] grp_fu_636_p3;
wire  signed [1:0] grp_fu_636_p5;
wire   [1:0] grp_fu_655_p1;
wire   [1:0] grp_fu_655_p3;
wire  signed [1:0] grp_fu_655_p5;
wire   [1:0] grp_fu_674_p1;
wire   [1:0] grp_fu_674_p3;
wire  signed [1:0] grp_fu_674_p5;
wire  signed [1:0] tmp_fu_1144_p1;
wire   [1:0] tmp_fu_1144_p3;
wire   [1:0] tmp_fu_1144_p5;
wire  signed [1:0] tmp_s_fu_1163_p1;
wire   [1:0] tmp_s_fu_1163_p3;
wire   [1:0] tmp_s_fu_1163_p5;
wire  signed [1:0] tmp_33_fu_1182_p1;
wire   [1:0] tmp_33_fu_1182_p3;
wire   [1:0] tmp_33_fu_1182_p5;
wire   [1:0] tmp_34_fu_1201_p1;
wire   [1:0] tmp_34_fu_1201_p3;
wire  signed [1:0] tmp_34_fu_1201_p5;
wire   [1:0] tmp_35_fu_1224_p1;
wire  signed [1:0] tmp_35_fu_1224_p3;
wire   [1:0] tmp_35_fu_1224_p5;
wire   [1:0] tmp_36_fu_1243_p1;
wire  signed [1:0] tmp_36_fu_1243_p3;
wire   [1:0] tmp_36_fu_1243_p5;
wire   [1:0] tmp_37_fu_1262_p1;
wire  signed [1:0] tmp_37_fu_1262_p3;
wire   [1:0] tmp_37_fu_1262_p5;
wire   [1:0] tmp_38_fu_1281_p1;
wire   [1:0] tmp_38_fu_1281_p3;
wire  signed [1:0] tmp_38_fu_1281_p5;
wire  signed [1:0] tmp_42_fu_1328_p1;
wire   [1:0] tmp_42_fu_1328_p3;
wire   [1:0] tmp_42_fu_1328_p5;
wire   [1:0] tmp_46_fu_1351_p1;
wire  signed [1:0] tmp_46_fu_1351_p3;
wire   [1:0] tmp_46_fu_1351_p5;
wire   [1:0] tmp_50_fu_1405_p1;
wire   [1:0] tmp_50_fu_1405_p3;
wire  signed [1:0] tmp_50_fu_1405_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 x_fu_128 = 6'd0;
#0 y_fu_132 = 6'd0;
#0 indvar_flatten_fu_136 = 11'd0;
#0 ap_done_reg = 1'b0;
end

pyramidal_hs_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U227(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_631_p0),
    .din1(grp_fu_631_p1),
    .ce(1'b1),
    .dout(grp_fu_631_p2)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U228(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0),
    .def(grp_fu_636_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(grp_fu_636_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U229(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0),
    .def(grp_fu_655_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(grp_fu_655_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U230(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0),
    .def(grp_fu_674_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(grp_fu_674_p9)
);

pyramidal_hs_urem_6ns_3ns_2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_6ns_3ns_2_10_1_U231(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln46_4_fu_763_p3),
    .din1(grp_fu_775_p1),
    .ce(1'b1),
    .dout(grp_fu_775_p2)
);

pyramidal_hs_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U232(
    .din0(mul_ln55_fu_797_p0),
    .din1(mul_ln55_fu_797_p1),
    .dout(mul_ln55_fu_797_p2)
);

pyramidal_hs_urem_6ns_3ns_2_10_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_6ns_3ns_2_10_1_U233(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln46_fu_735_p3),
    .din1(grp_fu_821_p1),
    .ce(1'b1),
    .dout(grp_fu_821_p2)
);

pyramidal_hs_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U234(
    .din0(mul_ln47_1_fu_914_p0),
    .din1(mul_ln47_1_fu_914_p1),
    .dout(mul_ln47_1_fu_914_p2)
);

pyramidal_hs_mul_6ns_8ns_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
mul_6ns_8ns_13_1_1_U235(
    .din0(mul_ln46_fu_933_p0),
    .din1(mul_ln46_fu_933_p1),
    .dout(mul_ln46_fu_933_p2)
);

pyramidal_hs_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U236(
    .din0(mul_ln54_fu_996_p0),
    .din1(mul_ln54_fu_996_p1),
    .dout(mul_ln54_fu_996_p2)
);

pyramidal_hs_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U237(
    .din0(mul_ln54_1_fu_1021_p0),
    .din1(mul_ln54_1_fu_1021_p1),
    .dout(mul_ln54_1_fu_1021_p2)
);

pyramidal_hs_mul_5ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_5ns_5ns_7_1_1_U238(
    .din0(mul_ln46_1_fu_1040_p0),
    .din1(mul_ln46_1_fu_1040_p1),
    .dout(mul_ln46_1_fu_1040_p2)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U239(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0),
    .def(tmp_fu_1144_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(tmp_fu_1144_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U240(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0),
    .def(tmp_s_fu_1163_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(tmp_s_fu_1163_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U241(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0),
    .def(tmp_33_fu_1182_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(tmp_33_fu_1182_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U242(
    .din0(tmp_fu_1144_p9),
    .din1(tmp_s_fu_1163_p9),
    .din2(tmp_33_fu_1182_p9),
    .def(tmp_34_fu_1201_p7),
    .sel(trunc_ln46_reg_1614_pp0_iter10_reg),
    .dout(tmp_34_fu_1201_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U243(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_q0),
    .def(tmp_35_fu_1224_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(tmp_35_fu_1224_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U244(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_q0),
    .def(tmp_36_fu_1243_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(tmp_36_fu_1243_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U245(
    .din0(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_q0),
    .din1(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_q0),
    .din2(p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_q0),
    .def(tmp_37_fu_1262_p7),
    .sel(trunc_ln47_7_reg_1630_pp0_iter10_reg),
    .dout(tmp_37_fu_1262_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U246(
    .din0(tmp_35_fu_1224_p9),
    .din1(tmp_36_fu_1243_p9),
    .din2(tmp_37_fu_1262_p9),
    .def(tmp_38_fu_1281_p7),
    .sel(trunc_ln46_reg_1614_pp0_iter10_reg),
    .dout(tmp_38_fu_1281_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_x_U247(
    .din0(grp_fu_636_p9),
    .din1(grp_fu_655_p9),
    .din2(grp_fu_674_p9),
    .def(tmp_42_fu_1328_p7),
    .sel(trunc_ln46_reg_1614_pp0_iter10_reg),
    .dout(tmp_42_fu_1328_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U248(
    .din0(grp_fu_636_p9),
    .din1(grp_fu_655_p9),
    .din2(grp_fu_674_p9),
    .def(tmp_46_fu_1351_p7),
    .sel(trunc_ln46_reg_1614_pp0_iter10_reg),
    .dout(tmp_46_fu_1351_p9)
);

(* dissolve_hierarchy = "yes" *) pyramidal_hs_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U249(
    .din0(grp_fu_636_p9),
    .din1(grp_fu_655_p9),
    .din2(grp_fu_674_p9),
    .def(tmp_50_fu_1405_p7),
    .sel(trunc_ln46_reg_1614_pp0_iter10_reg),
    .dout(tmp_50_fu_1405_p9)
);

pyramidal_hs_mac_muladd_5ns_4ns_5ns_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mac_muladd_5ns_4ns_5ns_7_4_1_U250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1486_p0),
    .din1(grp_fu_1486_p1),
    .din2(grp_fu_1486_p2),
    .ce(1'b1),
    .dout(grp_fu_1486_p3)
);

pyramidal_hs_mac_muladd_7s_4ns_5ns_7_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mac_muladd_7s_4ns_5ns_7_4_1_U251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1495_p0),
    .din1(grp_fu_1495_p1),
    .din2(grp_fu_1495_p2),
    .ce(1'b1),
    .dout(grp_fu_1495_p3)
);

pyramidal_hs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        if (((or_ln49_2_reg_1570_pp0_iter10_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter10_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter12_storemerge_reg_619 <= sub_ln56_fu_1424_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter12_storemerge_reg_619 <= ap_phi_reg_pp0_iter11_storemerge_reg_619;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_482)) begin
        if (((or_ln49_2_reg_1570 == 1'd1) & (icmp_ln46_reg_1525 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_619 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_storemerge_reg_619 <= ap_phi_reg_pp0_iter1_storemerge_reg_619;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln46_fu_711_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_136 <= add_ln46_fu_717_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_136 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln46_fu_711_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            x_fu_128 <= add_ln47_fu_867_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_128 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln46_fu_711_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_132 <= select_ln46_4_fu_763_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_132 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        It32_addr_reg_1574 <= zext_ln56_2_fu_904_p1;
        Ix32_addr_reg_1579 <= zext_ln56_2_fu_904_p1;
        Iy32_addr_reg_1584 <= zext_ln56_2_fu_904_p1;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln46_reg_1525 <= icmp_ln46_fu_711_p2;
        icmp_ln46_reg_1525_pp0_iter1_reg <= icmp_ln46_reg_1525;
        lshr_ln_reg_1565 <= {{select_ln46_fu_735_p3[4:1]}};
        lshr_ln_reg_1565_pp0_iter1_reg <= lshr_ln_reg_1565;
        or_ln49_2_reg_1570 <= or_ln49_2_fu_861_p2;
        or_ln49_2_reg_1570_pp0_iter1_reg <= or_ln49_2_reg_1570;
        select_ln46_4_reg_1536 <= select_ln46_4_fu_763_p3;
        select_ln46_4_reg_1536_pp0_iter1_reg <= select_ln46_4_reg_1536;
        select_ln46_reg_1529 <= select_ln46_fu_735_p3;
        tmp_53_reg_1549 <= {{mul_ln55_fu_797_p2[12:8]}};
        tmp_53_reg_1549_pp0_iter1_reg <= tmp_53_reg_1549;
        tmp_54_reg_1589 <= {{mul_ln47_1_fu_914_p2[12:8]}};
        trunc_ln47_6_reg_1560 <= trunc_ln47_6_fu_817_p1;
        trunc_ln47_6_reg_1560_pp0_iter1_reg <= trunc_ln47_6_reg_1560;
        trunc_ln47_reg_1554 <= trunc_ln47_fu_813_p1;
        trunc_ln47_reg_1554_pp0_iter1_reg <= trunc_ln47_reg_1554;
        trunc_ln56_reg_1543 <= trunc_ln56_fu_771_p1;
        trunc_ln56_reg_1543_pp0_iter1_reg <= trunc_ln56_reg_1543;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        It32_addr_reg_1574_pp0_iter10_reg <= It32_addr_reg_1574_pp0_iter9_reg;
        It32_addr_reg_1574_pp0_iter11_reg <= It32_addr_reg_1574_pp0_iter10_reg;
        It32_addr_reg_1574_pp0_iter2_reg <= It32_addr_reg_1574;
        It32_addr_reg_1574_pp0_iter3_reg <= It32_addr_reg_1574_pp0_iter2_reg;
        It32_addr_reg_1574_pp0_iter4_reg <= It32_addr_reg_1574_pp0_iter3_reg;
        It32_addr_reg_1574_pp0_iter5_reg <= It32_addr_reg_1574_pp0_iter4_reg;
        It32_addr_reg_1574_pp0_iter6_reg <= It32_addr_reg_1574_pp0_iter5_reg;
        It32_addr_reg_1574_pp0_iter7_reg <= It32_addr_reg_1574_pp0_iter6_reg;
        It32_addr_reg_1574_pp0_iter8_reg <= It32_addr_reg_1574_pp0_iter7_reg;
        It32_addr_reg_1574_pp0_iter9_reg <= It32_addr_reg_1574_pp0_iter8_reg;
        Ix32_addr_reg_1579_pp0_iter10_reg <= Ix32_addr_reg_1579_pp0_iter9_reg;
        Ix32_addr_reg_1579_pp0_iter11_reg <= Ix32_addr_reg_1579_pp0_iter10_reg;
        Ix32_addr_reg_1579_pp0_iter2_reg <= Ix32_addr_reg_1579;
        Ix32_addr_reg_1579_pp0_iter3_reg <= Ix32_addr_reg_1579_pp0_iter2_reg;
        Ix32_addr_reg_1579_pp0_iter4_reg <= Ix32_addr_reg_1579_pp0_iter3_reg;
        Ix32_addr_reg_1579_pp0_iter5_reg <= Ix32_addr_reg_1579_pp0_iter4_reg;
        Ix32_addr_reg_1579_pp0_iter6_reg <= Ix32_addr_reg_1579_pp0_iter5_reg;
        Ix32_addr_reg_1579_pp0_iter7_reg <= Ix32_addr_reg_1579_pp0_iter6_reg;
        Ix32_addr_reg_1579_pp0_iter8_reg <= Ix32_addr_reg_1579_pp0_iter7_reg;
        Ix32_addr_reg_1579_pp0_iter9_reg <= Ix32_addr_reg_1579_pp0_iter8_reg;
        Iy32_addr_reg_1584_pp0_iter10_reg <= Iy32_addr_reg_1584_pp0_iter9_reg;
        Iy32_addr_reg_1584_pp0_iter11_reg <= Iy32_addr_reg_1584_pp0_iter10_reg;
        Iy32_addr_reg_1584_pp0_iter2_reg <= Iy32_addr_reg_1584;
        Iy32_addr_reg_1584_pp0_iter3_reg <= Iy32_addr_reg_1584_pp0_iter2_reg;
        Iy32_addr_reg_1584_pp0_iter4_reg <= Iy32_addr_reg_1584_pp0_iter3_reg;
        Iy32_addr_reg_1584_pp0_iter5_reg <= Iy32_addr_reg_1584_pp0_iter4_reg;
        Iy32_addr_reg_1584_pp0_iter6_reg <= Iy32_addr_reg_1584_pp0_iter5_reg;
        Iy32_addr_reg_1584_pp0_iter7_reg <= Iy32_addr_reg_1584_pp0_iter6_reg;
        Iy32_addr_reg_1584_pp0_iter8_reg <= Iy32_addr_reg_1584_pp0_iter7_reg;
        Iy32_addr_reg_1584_pp0_iter9_reg <= Iy32_addr_reg_1584_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln46_reg_1525_pp0_iter10_reg <= icmp_ln46_reg_1525_pp0_iter9_reg;
        icmp_ln46_reg_1525_pp0_iter11_reg <= icmp_ln46_reg_1525_pp0_iter10_reg;
        icmp_ln46_reg_1525_pp0_iter2_reg <= icmp_ln46_reg_1525_pp0_iter1_reg;
        icmp_ln46_reg_1525_pp0_iter3_reg <= icmp_ln46_reg_1525_pp0_iter2_reg;
        icmp_ln46_reg_1525_pp0_iter4_reg <= icmp_ln46_reg_1525_pp0_iter3_reg;
        icmp_ln46_reg_1525_pp0_iter5_reg <= icmp_ln46_reg_1525_pp0_iter4_reg;
        icmp_ln46_reg_1525_pp0_iter6_reg <= icmp_ln46_reg_1525_pp0_iter5_reg;
        icmp_ln46_reg_1525_pp0_iter7_reg <= icmp_ln46_reg_1525_pp0_iter6_reg;
        icmp_ln46_reg_1525_pp0_iter8_reg <= icmp_ln46_reg_1525_pp0_iter7_reg;
        icmp_ln46_reg_1525_pp0_iter9_reg <= icmp_ln46_reg_1525_pp0_iter8_reg;
        lshr_ln_reg_1565_pp0_iter2_reg <= lshr_ln_reg_1565_pp0_iter1_reg;
        lshr_ln_reg_1565_pp0_iter3_reg <= lshr_ln_reg_1565_pp0_iter2_reg;
        lshr_ln_reg_1565_pp0_iter4_reg <= lshr_ln_reg_1565_pp0_iter3_reg;
        lshr_ln_reg_1565_pp0_iter5_reg <= lshr_ln_reg_1565_pp0_iter4_reg;
        lshr_ln_reg_1565_pp0_iter6_reg <= lshr_ln_reg_1565_pp0_iter5_reg;
        lshr_ln_reg_1565_pp0_iter7_reg <= lshr_ln_reg_1565_pp0_iter6_reg;
        lshr_ln_reg_1565_pp0_iter8_reg <= lshr_ln_reg_1565_pp0_iter7_reg;
        lshr_ln_reg_1565_pp0_iter9_reg <= lshr_ln_reg_1565_pp0_iter8_reg;
        or_ln49_2_reg_1570_pp0_iter10_reg <= or_ln49_2_reg_1570_pp0_iter9_reg;
        or_ln49_2_reg_1570_pp0_iter11_reg <= or_ln49_2_reg_1570_pp0_iter10_reg;
        or_ln49_2_reg_1570_pp0_iter2_reg <= or_ln49_2_reg_1570_pp0_iter1_reg;
        or_ln49_2_reg_1570_pp0_iter3_reg <= or_ln49_2_reg_1570_pp0_iter2_reg;
        or_ln49_2_reg_1570_pp0_iter4_reg <= or_ln49_2_reg_1570_pp0_iter3_reg;
        or_ln49_2_reg_1570_pp0_iter5_reg <= or_ln49_2_reg_1570_pp0_iter4_reg;
        or_ln49_2_reg_1570_pp0_iter6_reg <= or_ln49_2_reg_1570_pp0_iter5_reg;
        or_ln49_2_reg_1570_pp0_iter7_reg <= or_ln49_2_reg_1570_pp0_iter6_reg;
        or_ln49_2_reg_1570_pp0_iter8_reg <= or_ln49_2_reg_1570_pp0_iter7_reg;
        or_ln49_2_reg_1570_pp0_iter9_reg <= or_ln49_2_reg_1570_pp0_iter8_reg;
        select_ln46_4_reg_1536_pp0_iter2_reg <= select_ln46_4_reg_1536_pp0_iter1_reg;
        sub_ln54_reg_1888 <= sub_ln54_fu_1304_p2;
        sub_ln55_reg_1903 <= sub_ln55_fu_1374_p2;
        tmp_52_reg_1594 <= {{mul_ln46_fu_933_p2[12:8]}};
        tmp_52_reg_1594_pp0_iter4_reg <= tmp_52_reg_1594;
        tmp_52_reg_1594_pp0_iter5_reg <= tmp_52_reg_1594_pp0_iter4_reg;
        tmp_52_reg_1594_pp0_iter6_reg <= tmp_52_reg_1594_pp0_iter5_reg;
        tmp_52_reg_1594_pp0_iter7_reg <= tmp_52_reg_1594_pp0_iter6_reg;
        tmp_52_reg_1594_pp0_iter8_reg <= tmp_52_reg_1594_pp0_iter7_reg;
        tmp_52_reg_1594_pp0_iter9_reg <= tmp_52_reg_1594_pp0_iter8_reg;
        tmp_53_reg_1549_pp0_iter2_reg <= tmp_53_reg_1549_pp0_iter1_reg;
        tmp_53_reg_1549_pp0_iter3_reg <= tmp_53_reg_1549_pp0_iter2_reg;
        tmp_53_reg_1549_pp0_iter4_reg <= tmp_53_reg_1549_pp0_iter3_reg;
        tmp_53_reg_1549_pp0_iter5_reg <= tmp_53_reg_1549_pp0_iter4_reg;
        tmp_53_reg_1549_pp0_iter6_reg <= tmp_53_reg_1549_pp0_iter5_reg;
        tmp_54_reg_1589_pp0_iter2_reg <= tmp_54_reg_1589;
        tmp_54_reg_1589_pp0_iter3_reg <= tmp_54_reg_1589_pp0_iter2_reg;
        tmp_54_reg_1589_pp0_iter4_reg <= tmp_54_reg_1589_pp0_iter3_reg;
        tmp_54_reg_1589_pp0_iter5_reg <= tmp_54_reg_1589_pp0_iter4_reg;
        tmp_54_reg_1589_pp0_iter6_reg <= tmp_54_reg_1589_pp0_iter5_reg;
        tmp_54_reg_1589_pp0_iter7_reg <= tmp_54_reg_1589_pp0_iter6_reg;
        tmp_54_reg_1589_pp0_iter8_reg <= tmp_54_reg_1589_pp0_iter7_reg;
        tmp_56_reg_1643 <= {{mul_ln54_fu_996_p2[10:7]}};
        tmp_57_reg_1648 <= {{mul_ln54_1_fu_1021_p2[10:7]}};
        tmp_58_reg_1893 <= sub_ln54_fu_1304_p2[32'd16];
        tmp_59_reg_1908 <= sub_ln55_fu_1374_p2[32'd16];
        trunc_ln46_reg_1614 <= trunc_ln46_fu_976_p1;
        trunc_ln46_reg_1614_pp0_iter10_reg <= trunc_ln46_reg_1614;
        trunc_ln47_6_reg_1560_pp0_iter10_reg <= trunc_ln47_6_reg_1560_pp0_iter9_reg;
        trunc_ln47_6_reg_1560_pp0_iter2_reg <= trunc_ln47_6_reg_1560_pp0_iter1_reg;
        trunc_ln47_6_reg_1560_pp0_iter3_reg <= trunc_ln47_6_reg_1560_pp0_iter2_reg;
        trunc_ln47_6_reg_1560_pp0_iter4_reg <= trunc_ln47_6_reg_1560_pp0_iter3_reg;
        trunc_ln47_6_reg_1560_pp0_iter5_reg <= trunc_ln47_6_reg_1560_pp0_iter4_reg;
        trunc_ln47_6_reg_1560_pp0_iter6_reg <= trunc_ln47_6_reg_1560_pp0_iter5_reg;
        trunc_ln47_6_reg_1560_pp0_iter7_reg <= trunc_ln47_6_reg_1560_pp0_iter6_reg;
        trunc_ln47_6_reg_1560_pp0_iter8_reg <= trunc_ln47_6_reg_1560_pp0_iter7_reg;
        trunc_ln47_6_reg_1560_pp0_iter9_reg <= trunc_ln47_6_reg_1560_pp0_iter8_reg;
        trunc_ln47_7_reg_1630 <= trunc_ln47_7_fu_983_p1;
        trunc_ln47_7_reg_1630_pp0_iter10_reg <= trunc_ln47_7_reg_1630;
        trunc_ln47_reg_1554_pp0_iter2_reg <= trunc_ln47_reg_1554_pp0_iter1_reg;
        trunc_ln47_reg_1554_pp0_iter3_reg <= trunc_ln47_reg_1554_pp0_iter2_reg;
        trunc_ln47_reg_1554_pp0_iter4_reg <= trunc_ln47_reg_1554_pp0_iter3_reg;
        trunc_ln47_reg_1554_pp0_iter5_reg <= trunc_ln47_reg_1554_pp0_iter4_reg;
        trunc_ln47_reg_1554_pp0_iter6_reg <= trunc_ln47_reg_1554_pp0_iter5_reg;
        trunc_ln47_reg_1554_pp0_iter7_reg <= trunc_ln47_reg_1554_pp0_iter6_reg;
        trunc_ln47_reg_1554_pp0_iter8_reg <= trunc_ln47_reg_1554_pp0_iter7_reg;
        trunc_ln54_2_reg_1898 <= {{sub_ln54_fu_1304_p2[16:1]}};
        trunc_ln55_2_reg_1913 <= {{sub_ln55_fu_1374_p2[16:1]}};
        trunc_ln56_reg_1543_pp0_iter2_reg <= trunc_ln56_reg_1543_pp0_iter1_reg;
        trunc_ln56_reg_1543_pp0_iter3_reg <= trunc_ln56_reg_1543_pp0_iter2_reg;
        trunc_ln56_reg_1543_pp0_iter4_reg <= trunc_ln56_reg_1543_pp0_iter3_reg;
        trunc_ln56_reg_1543_pp0_iter5_reg <= trunc_ln56_reg_1543_pp0_iter4_reg;
        trunc_ln56_reg_1543_pp0_iter6_reg <= trunc_ln56_reg_1543_pp0_iter5_reg;
        trunc_ln56_reg_1543_pp0_iter7_reg <= trunc_ln56_reg_1543_pp0_iter6_reg;
        trunc_ln56_reg_1543_pp0_iter8_reg <= trunc_ln56_reg_1543_pp0_iter7_reg;
        trunc_ln56_reg_1543_pp0_iter9_reg <= trunc_ln56_reg_1543_pp0_iter8_reg;
        zext_ln55_2_reg_1623[4 : 0] <= zext_ln55_2_fu_980_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_storemerge_reg_619 <= ap_phi_reg_pp0_iter9_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_storemerge_reg_619 <= ap_phi_reg_pp0_iter10_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge_reg_619 <= ap_phi_reg_pp0_iter0_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_storemerge_reg_619 <= ap_phi_reg_pp0_iter2_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_storemerge_reg_619 <= ap_phi_reg_pp0_iter3_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_storemerge_reg_619 <= ap_phi_reg_pp0_iter4_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_storemerge_reg_619 <= ap_phi_reg_pp0_iter5_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_storemerge_reg_619 <= ap_phi_reg_pp0_iter6_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_storemerge_reg_619 <= ap_phi_reg_pp0_iter7_storemerge_reg_619;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_storemerge_reg_619 <= ap_phi_reg_pp0_iter8_storemerge_reg_619;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        It32_ce0_local = 1'b1;
    end else begin
        It32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        It32_we0_local = 1'b1;
    end else begin
        It32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        Ix32_ce0_local = 1'b1;
    end else begin
        Ix32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ix32_ce1_local = 1'b1;
    end else begin
        Ix32_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (or_ln49_2_reg_1570_pp0_iter11_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter11_reg == 1'd0))) begin
        Ix32_we0_local = 1'b1;
    end else begin
        Ix32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln49_2_reg_1570 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln46_reg_1525 == 1'd0))) begin
        Ix32_we1_local = 1'b1;
    end else begin
        Ix32_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        Iy32_ce0_local = 1'b1;
    end else begin
        Iy32_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Iy32_ce1_local = 1'b1;
    end else begin
        Iy32_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (or_ln49_2_reg_1570_pp0_iter11_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter11_reg == 1'd0))) begin
        Iy32_we0_local = 1'b1;
    end else begin
        Iy32_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln49_2_reg_1570 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln46_reg_1525 == 1'd0))) begin
        Iy32_we1_local = 1'b1;
    end else begin
        Iy32_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln46_fu_711_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter11_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_load = 6'd0;
    end else begin
        ap_sig_allocacmp_x_load = x_fu_128;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_y_load = 6'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_132;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1345)) begin
        if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = zext_ln56_3_fu_1075_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = zext_ln55_4_fu_1058_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = zext_ln55_3_fu_1046_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd0) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = zext_ln54_5_fu_1131_p1;
        end else if (((trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2))) begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = zext_ln54_2_fu_1109_p1;
        end else begin
            p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = 'bx;
        end
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd0) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd2) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 == 2'd1) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (trunc_ln47_7_reg_1630 
    == 2'd0) & (trunc_ln46_reg_1614 == 2'd2) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0)))) begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local = 1'b1;
    end else begin
        p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local = 1'b1;
    end else begin
        pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign It32_address0 = It32_addr_reg_1574_pp0_iter11_reg;

assign It32_ce0 = It32_ce0_local;

assign It32_d0 = ap_phi_reg_pp0_iter12_storemerge_reg_619;

assign It32_we0 = It32_we0_local;

assign Ix32_address0 = Ix32_addr_reg_1579_pp0_iter11_reg;

assign Ix32_address1 = zext_ln56_2_fu_904_p1;

assign Ix32_ce0 = Ix32_ce0_local;

assign Ix32_ce1 = Ix32_ce1_local;

assign Ix32_d0 = select_ln54_fu_1451_p3;

assign Ix32_d1 = 16'd0;

assign Ix32_we0 = Ix32_we0_local;

assign Ix32_we1 = Ix32_we1_local;

assign Iy32_address0 = Iy32_addr_reg_1584_pp0_iter11_reg;

assign Iy32_address1 = zext_ln56_2_fu_904_p1;

assign Iy32_ce0 = Iy32_ce0_local;

assign Iy32_ce1 = Iy32_ce1_local;

assign Iy32_d0 = select_ln55_fu_1479_p3;

assign Iy32_d1 = 16'd0;

assign Iy32_we0 = Iy32_we0_local;

assign Iy32_we1 = Iy32_we1_local;

assign add_ln46_fu_717_p2 = (ap_sig_allocacmp_indvar_flatten_load + 11'd1);

assign add_ln47_fu_867_p2 = (select_ln46_fu_735_p3 + 6'd1);

assign add_ln54_1_fu_1012_p2 = ($signed(trunc_ln47_reg_1554_pp0_iter8_reg) + $signed(5'd31));

assign add_ln54_2_fu_1103_p2 = (mul_ln46_1_fu_1040_p2 + zext_ln54_1_fu_1100_p1);

assign add_ln54_3_fu_1125_p2 = (mul_ln46_1_fu_1040_p2 + zext_ln54_4_fu_1122_p1);

assign add_ln54_fu_987_p2 = (trunc_ln47_reg_1554_pp0_iter8_reg + 5'd1);

assign add_ln55_1_fu_949_p2 = ($signed(select_ln46_4_reg_1536_pp0_iter2_reg) + $signed(6'd63));

assign add_ln55_2_fu_749_p2 = (ap_sig_allocacmp_y_load + 6'd1);

assign add_ln55_fu_743_p2 = (ap_sig_allocacmp_y_load + 6'd2);

assign add_ln56_1_fu_1070_p2 = (mul_ln46_1_fu_1040_p2 + zext_ln55_2_reg_1623);

assign add_ln56_fu_898_p2 = (tmp_51_fu_888_p3 + zext_ln56_fu_895_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1345 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (or_ln49_2_reg_1570_pp0_iter9_reg == 1'd0) & (icmp_ln46_reg_1525_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_482 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_reg_619 = 'bx;

assign ap_ready = ap_ready_sig;

assign grp_fu_1486_p0 = grp_fu_1486_p00;

assign grp_fu_1486_p00 = tmp_53_reg_1549_pp0_iter6_reg;

assign grp_fu_1486_p1 = 7'd11;

assign grp_fu_1486_p2 = zext_ln55_2_fu_980_p1;

assign grp_fu_1495_p0 = {{grp_fu_631_p2[72:66]}};

assign grp_fu_1495_p1 = 7'd11;

assign grp_fu_1495_p2 = zext_ln55_2_fu_980_p1;

assign grp_fu_631_p0 = grp_fu_631_p00;

assign grp_fu_631_p00 = $unsigned(sext_ln47_fu_954_p1);

assign grp_fu_631_p1 = 129'd24595658764946068822;

assign grp_fu_636_p7 = 'bx;

assign grp_fu_655_p7 = 'bx;

assign grp_fu_674_p7 = 'bx;

assign grp_fu_775_p1 = 6'd3;

assign grp_fu_821_p1 = 6'd3;

assign icmp_ln46_fu_711_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_729_p2 = ((ap_sig_allocacmp_x_load == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_787_p2 = ((select_ln46_4_fu_763_p3 == 6'd31) ? 1'b1 : 1'b0);

assign icmp_ln49_2_fu_837_p2 = ((select_ln46_fu_735_p3 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_3_fu_843_p2 = ((select_ln46_fu_735_p3 == 6'd31) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_781_p2 = ((select_ln46_4_fu_763_p3 == 6'd0) ? 1'b1 : 1'b0);

assign mul_ln46_1_fu_1040_p0 = mul_ln46_1_fu_1040_p00;

assign mul_ln46_1_fu_1040_p00 = tmp_52_reg_1594_pp0_iter9_reg;

assign mul_ln46_1_fu_1040_p1 = 7'd11;

assign mul_ln46_fu_933_p0 = mul_ln46_fu_933_p00;

assign mul_ln46_fu_933_p00 = select_ln46_4_reg_1536_pp0_iter2_reg;

assign mul_ln46_fu_933_p1 = 13'd86;

assign mul_ln47_1_fu_914_p0 = mul_ln47_1_fu_914_p00;

assign mul_ln47_1_fu_914_p00 = select_ln46_reg_1529;

assign mul_ln47_1_fu_914_p1 = 13'd86;

assign mul_ln54_1_fu_1021_p0 = mul_ln54_1_fu_1021_p00;

assign mul_ln54_1_fu_1021_p00 = add_ln54_1_fu_1012_p2;

assign mul_ln54_1_fu_1021_p1 = 11'd43;

assign mul_ln54_fu_996_p0 = mul_ln54_fu_996_p00;

assign mul_ln54_fu_996_p00 = add_ln54_fu_987_p2;

assign mul_ln54_fu_996_p1 = 11'd43;

assign mul_ln55_fu_797_p0 = mul_ln55_fu_797_p00;

assign mul_ln55_fu_797_p00 = select_ln46_3_fu_755_p3;

assign mul_ln55_fu_797_p1 = 13'd86;

assign or_ln49_1_fu_855_p2 = (icmp_ln49_fu_781_p2 | icmp_ln49_2_fu_837_p2);

assign or_ln49_2_fu_861_p2 = (or_ln49_fu_849_p2 | or_ln49_1_fu_855_p2);

assign or_ln49_fu_849_p2 = (icmp_ln49_3_fu_843_p2 | icmp_ln49_1_fu_787_p2);

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_1_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_2_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_3_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_4_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_5_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_6_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_7_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_8_ce0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_address0_local;

assign p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0 = p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_ce0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_address0 = zext_ln56_1_fu_1094_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_ce0_local;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_address0 = zext_ln56_1_fu_1094_p1;

assign pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0 = pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_ce0_local;

assign select_ln46_3_fu_755_p3 = ((icmp_ln47_fu_729_p2[0:0] == 1'b1) ? add_ln55_fu_743_p2 : add_ln55_2_fu_749_p2);

assign select_ln46_4_fu_763_p3 = ((icmp_ln47_fu_729_p2[0:0] == 1'b1) ? add_ln55_2_fu_749_p2 : ap_sig_allocacmp_y_load);

assign select_ln46_fu_735_p3 = ((icmp_ln47_fu_729_p2[0:0] == 1'b1) ? 6'd0 : ap_sig_allocacmp_x_load);

assign select_ln54_fu_1451_p3 = ((tmp_58_reg_1893[0:0] == 1'b1) ? sub_ln54_2_fu_1445_p2 : trunc_ln54_2_reg_1898);

assign select_ln55_fu_1479_p3 = ((tmp_59_reg_1908[0:0] == 1'b1) ? sub_ln55_2_fu_1473_p2 : trunc_ln55_2_reg_1913);

assign select_ln56_fu_1398_p3 = ((trunc_ln47_6_reg_1560_pp0_iter10_reg[0:0] == 1'b1) ? pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_q0 : pyramidal_hs_ap_fixed_64_ap_fixed_64_ap_fixed_64_ap_fixed_64_1_q0);

assign sext_ln47_fu_954_p1 = $signed(add_ln55_1_fu_949_p2);

assign sext_ln54_1_fu_1300_p1 = $signed(tmp_38_fu_1281_p9);

assign sext_ln54_fu_1220_p1 = $signed(tmp_34_fu_1201_p9);

assign sext_ln55_1_fu_1370_p1 = $signed(tmp_46_fu_1351_p9);

assign sext_ln55_fu_1347_p1 = $signed(tmp_42_fu_1328_p9);

assign sub_ln54_1_fu_1430_p2 = (17'd0 - sub_ln54_reg_1888);

assign sub_ln54_2_fu_1445_p2 = (16'd0 - trunc_ln54_1_fu_1435_p4);

assign sub_ln54_fu_1304_p2 = ($signed(sext_ln54_fu_1220_p1) - $signed(sext_ln54_1_fu_1300_p1));

assign sub_ln55_1_fu_1458_p2 = (17'd0 - sub_ln55_reg_1903);

assign sub_ln55_2_fu_1473_p2 = (16'd0 - trunc_ln55_1_fu_1463_p4);

assign sub_ln55_fu_1374_p2 = ($signed(sext_ln55_fu_1347_p1) - $signed(sext_ln55_1_fu_1370_p1));

assign sub_ln56_fu_1424_p2 = (select_ln56_fu_1398_p3 - tmp_50_fu_1405_p9);

assign tmp_33_fu_1182_p7 = 'bx;

assign tmp_34_fu_1201_p7 = 'bx;

assign tmp_35_fu_1224_p7 = 'bx;

assign tmp_36_fu_1243_p7 = 'bx;

assign tmp_37_fu_1262_p7 = 'bx;

assign tmp_38_fu_1281_p7 = 'bx;

assign tmp_42_fu_1328_p7 = 'bx;

assign tmp_46_fu_1351_p7 = 'bx;

assign tmp_50_fu_1405_p7 = 'bx;

assign tmp_51_fu_888_p3 = {{trunc_ln56_reg_1543}, {5'd0}};

assign tmp_55_fu_1088_p3 = {{trunc_ln56_reg_1543_pp0_iter9_reg}, {lshr_ln_reg_1565_pp0_iter9_reg}};

assign tmp_fu_1144_p7 = 'bx;

assign tmp_s_fu_1163_p7 = 'bx;

assign trunc_ln46_fu_976_p1 = grp_fu_775_p2[1:0];

assign trunc_ln47_6_fu_817_p1 = select_ln46_fu_735_p3[0:0];

assign trunc_ln47_7_fu_983_p1 = grp_fu_821_p2[1:0];

assign trunc_ln47_fu_813_p1 = select_ln46_fu_735_p3[4:0];

assign trunc_ln54_1_fu_1435_p4 = {{sub_ln54_1_fu_1430_p2[16:1]}};

assign trunc_ln55_1_fu_1463_p4 = {{sub_ln55_1_fu_1458_p2[16:1]}};

assign trunc_ln56_fu_771_p1 = select_ln46_4_fu_763_p3[4:0];

assign zext_ln54_1_fu_1100_p1 = tmp_56_reg_1643;

assign zext_ln54_2_fu_1109_p1 = add_ln54_2_fu_1103_p2;

assign zext_ln54_4_fu_1122_p1 = tmp_57_reg_1648;

assign zext_ln54_5_fu_1131_p1 = add_ln54_3_fu_1125_p2;

assign zext_ln55_2_fu_980_p1 = tmp_54_reg_1589_pp0_iter8_reg;

assign zext_ln55_3_fu_1046_p1 = grp_fu_1486_p3;

assign zext_ln55_4_fu_1058_p0 = grp_fu_1495_p3;

assign zext_ln55_4_fu_1058_p1 = $unsigned(zext_ln55_4_fu_1058_p0);

assign zext_ln56_1_fu_1094_p1 = tmp_55_fu_1088_p3;

assign zext_ln56_2_fu_904_p1 = add_ln56_fu_898_p2;

assign zext_ln56_3_fu_1075_p1 = add_ln56_1_fu_1070_p2;

assign zext_ln56_fu_895_p1 = select_ln46_reg_1529;

always @ (posedge ap_clk) begin
    zext_ln55_2_reg_1623[6:5] <= 2'b00;
end

endmodule //pyramidal_hs_compute_derivatives_32
