// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "11/25/2022 15:57:21"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Microprocessor (
	clk,
	reset,
	i_pins,
	o_reg,
	x0,
	x1,
	y0,
	y1,
	r,
	m,
	i,
	data_bus,
	pc,
	from_PS,
	from_ID,
	from_CU,
	ir,
	rom_address,
	cache_data,
	pm_data,
	pm_address,
	register_enables,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	zero_flag,
	start_hold,
	end_hold,
	hold,
	hold_out,
	cache_wren,
	reset_1shot,
	sync_reset_1,
	sync_reset,
	cache_wroffset,
	cache_rdoffset,
	hold_count,
	cache_rdline,
	cache_wrline);
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	[3:0] o_reg;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] r;
output 	[3:0] m;
output 	[3:0] i;
output 	[3:0] data_bus;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[7:0] from_ID;
output 	[7:0] from_CU;
output 	[7:0] ir;
output 	[7:0] rom_address;
output 	[7:0] cache_data;
output 	[7:0] pm_data;
output 	[7:0] pm_address;
output 	[8:0] register_enables;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	zero_flag;
output 	start_hold;
output 	end_hold;
output 	hold;
output 	hold_out;
output 	cache_wren;
output 	reset_1shot;
output 	sync_reset_1;
output 	sync_reset;
output 	[2:0] cache_wroffset;
output 	[2:0] cache_rdoffset;
output 	[2:0] hold_count;
output 	[1:0] cache_rdline;
output 	[1:0] cache_wrline;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[0]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[1]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[2]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_bus[3]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[0]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[3]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[5]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rom_address[7]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[0]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[2]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[4]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[5]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[6]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_data[7]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[0]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[1]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[2]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[3]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[4]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[7]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[1]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[2]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[4]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[5]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[6]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[7]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// register_enables[8]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start_hold	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// end_hold	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_out	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wren	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_1shot	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset_1	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[1]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wroffset[2]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[1]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdoffset[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[1]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hold_count[2]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdline[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_rdline[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrline[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cache_wrline[1]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \data_bus[0]~output_o ;
wire \data_bus[1]~output_o ;
wire \data_bus[2]~output_o ;
wire \data_bus[3]~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \rom_address[0]~output_o ;
wire \rom_address[1]~output_o ;
wire \rom_address[2]~output_o ;
wire \rom_address[3]~output_o ;
wire \rom_address[4]~output_o ;
wire \rom_address[5]~output_o ;
wire \rom_address[6]~output_o ;
wire \rom_address[7]~output_o ;
wire \cache_data[0]~output_o ;
wire \cache_data[1]~output_o ;
wire \cache_data[2]~output_o ;
wire \cache_data[3]~output_o ;
wire \cache_data[4]~output_o ;
wire \cache_data[5]~output_o ;
wire \cache_data[6]~output_o ;
wire \cache_data[7]~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \pm_address[0]~output_o ;
wire \pm_address[1]~output_o ;
wire \pm_address[2]~output_o ;
wire \pm_address[3]~output_o ;
wire \pm_address[4]~output_o ;
wire \pm_address[5]~output_o ;
wire \pm_address[6]~output_o ;
wire \pm_address[7]~output_o ;
wire \register_enables[0]~output_o ;
wire \register_enables[1]~output_o ;
wire \register_enables[2]~output_o ;
wire \register_enables[3]~output_o ;
wire \register_enables[4]~output_o ;
wire \register_enables[5]~output_o ;
wire \register_enables[6]~output_o ;
wire \register_enables[7]~output_o ;
wire \register_enables[8]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \zero_flag~output_o ;
wire \start_hold~output_o ;
wire \end_hold~output_o ;
wire \hold~output_o ;
wire \hold_out~output_o ;
wire \cache_wren~output_o ;
wire \reset_1shot~output_o ;
wire \sync_reset_1~output_o ;
wire \sync_reset~output_o ;
wire \cache_wroffset[0]~output_o ;
wire \cache_wroffset[1]~output_o ;
wire \cache_wroffset[2]~output_o ;
wire \cache_rdoffset[0]~output_o ;
wire \cache_rdoffset[1]~output_o ;
wire \cache_rdoffset[2]~output_o ;
wire \hold_count[0]~output_o ;
wire \hold_count[1]~output_o ;
wire \hold_count[2]~output_o ;
wire \cache_rdline[0]~output_o ;
wire \cache_rdline[1]~output_o ;
wire \cache_wrline[0]~output_o ;
wire \cache_wrline[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~reg0_q ;
wire \prog_sequencer|sync_reset_1~q ;
wire \prog_sequencer|reset_1shot~combout ;
wire \prog_sequencer|cache_wroffset[0]~0_combout ;
wire \prog_sequencer|cache_wroffset[1]~1_combout ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|cache_wroffset[1]~2_combout ;
wire \prog_sequencer|Add0~2_combout ;
wire \prog_sequencer|cache_wroffset[2]~3_combout ;
wire \prog_sequencer|Equal1~0_combout ;
wire \prog_sequencer|Add1~0_combout ;
wire \prog_sequencer|cache_rdoffset[0]~1_combout ;
wire \prog_sequencer|Add1~1 ;
wire \prog_sequencer|Add1~2_combout ;
wire \prog_sequencer|cache_rdoffset[1]~2_combout ;
wire \cache|ShiftLeft0~5_combout ;
wire \prog_sequencer|rom_address[1]~1_combout ;
wire \prog_sequencer|Add0~1_combout ;
wire \prog_sequencer|rom_address[2]~2_combout ;
wire \prog_sequencer|Add1~3 ;
wire \prog_sequencer|Add1~5 ;
wire \prog_sequencer|Add1~6_combout ;
wire \prog_sequencer|rom_address[3]~3_combout ;
wire \prog_sequencer|start_hold~2_combout ;
wire \prog_sequencer|rom_address[3]~4_combout ;
wire \prog_sequencer|Add1~7 ;
wire \prog_sequencer|Add1~8_combout ;
wire \prog_sequencer|rom_address[4]~5_combout ;
wire \prog_sequencer|rom_address[4]~6_combout ;
wire \cache|ShiftLeft0~2_combout ;
wire \prog_sequencer|tagID[3][1]~3_combout ;
wire \prog_sequencer|tagID[3][2]~q ;
wire \prog_sequencer|tagID[2][1]~1_combout ;
wire \prog_sequencer|tagID[2][2]~q ;
wire \prog_sequencer|tagID[1][0]~0_combout ;
wire \prog_sequencer|tagID[1][2]~q ;
wire \prog_sequencer|tagID[0][0]~2_combout ;
wire \prog_sequencer|tagID[0][2]~q ;
wire \prog_sequencer|rom_address[7]~16_combout ;
wire \prog_sequencer|rom_address[7]~17_combout ;
wire \prog_sequencer|Add1~9 ;
wire \prog_sequencer|Add1~11 ;
wire \prog_sequencer|Add1~13 ;
wire \prog_sequencer|Add1~14_combout ;
wire \prog_sequencer|rom_address[7]~15_combout ;
wire \prog_sequencer|rom_address[7]~18_combout ;
wire \cache|ShiftLeft0~0_combout ;
wire \cache|ShiftLeft0~1_combout ;
wire \cache|Mux5~2_combout ;
wire \cache|Mux5~3_combout ;
wire \cache|ShiftLeft0~4_combout ;
wire \cache|ShiftLeft0~3_combout ;
wire \cache|ShiftLeft0~6_combout ;
wire \cache|Mux5~4_combout ;
wire \cache|Mux5~5_combout ;
wire \cache|Mux5~6_combout ;
wire \instr_decoder|ir~2_combout ;
wire \prog_sequencer|Add1~12_combout ;
wire \prog_sequencer|pm_address[6]~2_combout ;
wire \prog_sequencer|tagID[1][1]~feeder_combout ;
wire \prog_sequencer|tagID[1][1]~q ;
wire \prog_sequencer|tagID[0][1]~q ;
wire \prog_sequencer|tagID[2][1]~q ;
wire \prog_sequencer|rom_address[6]~12_combout ;
wire \prog_sequencer|tagID[3][1]~feeder_combout ;
wire \prog_sequencer|tagID[3][1]~q ;
wire \prog_sequencer|rom_address[6]~13_combout ;
wire \prog_sequencer|rom_address[6]~11_combout ;
wire \prog_sequencer|rom_address[6]~14_combout ;
wire \cache|Mux6~2_combout ;
wire \cache|Mux6~3_combout ;
wire \cache|Mux6~4_combout ;
wire \cache|Mux6~5_combout ;
wire \cache|Mux6~6_combout ;
wire \instr_decoder|ir~1_combout ;
wire \prog_sequencer|Add1~10_combout ;
wire \prog_sequencer|pm_address[5]~1_combout ;
wire \prog_sequencer|tagID[1][0]~q ;
wire \prog_sequencer|tagID[0][0]~q ;
wire \prog_sequencer|rom_address[5]~8_combout ;
wire \prog_sequencer|tagID[2][0]~q ;
wire \prog_sequencer|tagID[3][0]~q ;
wire \prog_sequencer|rom_address[5]~9_combout ;
wire \prog_sequencer|rom_address[5]~7_combout ;
wire \prog_sequencer|rom_address[5]~10_combout ;
wire \cache|Mux2~4_combout ;
wire \cache|Mux2~5_combout ;
wire \cache|Mux2~2_combout ;
wire \cache|Mux2~3_combout ;
wire \cache|Mux2~6_combout ;
wire \instr_decoder|ir~6_combout ;
wire \cache|Mux3~4_combout ;
wire \cache|Mux3~5_combout ;
wire \cache|Mux3~2_combout ;
wire \cache|Mux3~3_combout ;
wire \cache|Mux3~6_combout ;
wire \instr_decoder|ir~4_combout ;
wire \instr_decoder|Equal12~0_combout ;
wire \prog_sequencer|pm_address~0_combout ;
wire \prog_sequencer|cache_rdline[1]~1_combout ;
wire \cache|Mux7~4_combout ;
wire \cache|Mux7~5_combout ;
wire \cache|Mux7~2_combout ;
wire \cache|Mux7~3_combout ;
wire \cache|Mux7~6_combout ;
wire \instr_decoder|ir~0_combout ;
wire \comp_unit|alu_out[3]~8_combout ;
wire \comp_unit|alu_out[1]~14_combout ;
wire \instr_decoder|always20~1_combout ;
wire \comp_unit|Mux1~5_combout ;
wire \comp_unit|Mux1~22_combout ;
wire \i_pins[1]~input_o ;
wire \comp_unit|Mux3~0_combout ;
wire \instr_decoder|Equal24~0_combout ;
wire \instr_decoder|always20~2_combout ;
wire \instr_decoder|source_register_select[1]~3_combout ;
wire \instr_decoder|Equal13~0_combout ;
wire \instr_decoder|Equal12~4_combout ;
wire \instr_decoder|register_enables[2]~2_combout ;
wire \instr_decoder|Equal15~0_combout ;
wire \instr_decoder|Equal12~5_combout ;
wire \instr_decoder|register_enables[3]~3_combout ;
wire \instr_decoder|Equal12~3_combout ;
wire \instr_decoder|register_enables[1]~1_combout ;
wire \instr_decoder|always20~0_combout ;
wire \instr_decoder|source_register_select~1_combout ;
wire \instr_decoder|source_register_select~4_combout ;
wire \instr_decoder|source_register_select[0]~2_combout ;
wire \comp_unit|Mux2~2_combout ;
wire \comp_unit|Mux2~3_combout ;
wire \comp_unit|Mux2~4_combout ;
wire \instr_decoder|Equal9~0_combout ;
wire \instr_decoder|Equal12~6_combout ;
wire \instr_decoder|register_enables[5]~5_combout ;
wire \instr_decoder|register_enables[4]~4_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \instr_decoder|Equal12~7_combout ;
wire \instr_decoder|Equal5~0_combout ;
wire \instr_decoder|Equal5~1_combout ;
wire \instr_decoder|i_mux_select~0_combout ;
wire \instr_decoder|Equal12~8_combout ;
wire \instr_decoder|register_enables[6]~6_combout ;
wire \instr_decoder|register_enables[6]~7_combout ;
wire \instr_decoder|register_enables[6]~8_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \comp_unit|Mux2~0_combout ;
wire \instr_decoder|register_enables[7]~9_combout ;
wire \i_pins[2]~input_o ;
wire \comp_unit|y0[2]~feeder_combout ;
wire \instr_decoder|Equal12~2_combout ;
wire \instr_decoder|register_enables[0]~0_combout ;
wire \comp_unit|Mux1~17_combout ;
wire \comp_unit|Mux1~18_combout ;
wire \comp_unit|y[2]~3_combout ;
wire \comp_unit|x[2]~2_combout ;
wire \i_pins[3]~input_o ;
wire \comp_unit|Mux0~2_combout ;
wire \comp_unit|Mux0~3_combout ;
wire \comp_unit|Mux0~4_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \comp_unit|alu_out[1]~9_combout ;
wire \comp_unit|alu_out[1]~10_combout ;
wire \comp_unit|x[3]~3_combout ;
wire \comp_unit|alu_out~24_combout ;
wire \comp_unit|y[0]~0_combout ;
wire \comp_unit|x[0]~0_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|Add0~1_combout ;
wire \comp_unit|alu_out[3]~23_combout ;
wire \comp_unit|alu_out[3]~25_combout ;
wire \comp_unit|alu_out[3]~26_combout ;
wire \comp_unit|Add1~1 ;
wire \comp_unit|Add1~3 ;
wire \comp_unit|Add1~5 ;
wire \comp_unit|Add1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|alu_out[3]~27_combout ;
wire \comp_unit|alu_out[3]~28_combout ;
wire \comp_unit|alu_out[3]~29_combout ;
wire \comp_unit|Mux0~0_combout ;
wire \comp_unit|Mux0~1_combout ;
wire \comp_unit|Mux0~5_combout ;
wire \comp_unit|Mux0~6_combout ;
wire \comp_unit|y[3]~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|Add1~4_combout ;
wire \comp_unit|alu_out[2]~20_combout ;
wire \comp_unit|alu_out[2]~21_combout ;
wire \comp_unit|Add0~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|alu_out[2]~16_combout ;
wire \comp_unit|alu_out~17_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|alu_out[2]~18_combout ;
wire \comp_unit|alu_out[2]~19_combout ;
wire \comp_unit|alu_out[2]~22_combout ;
wire \comp_unit|Mux1~15_combout ;
wire \comp_unit|Mux1~16_combout ;
wire \comp_unit|Mux1~19_combout ;
wire \comp_unit|Mux1~20_combout ;
wire \comp_unit|Mux1~21_combout ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|Mux2~1_combout ;
wire \comp_unit|Mux2~5_combout ;
wire \comp_unit|Mux2~6_combout ;
wire \comp_unit|x[1]~1_combout ;
wire \comp_unit|Add1~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|alu_out[1]~12_combout ;
wire \comp_unit|alu_out[1]~13_combout ;
wire \comp_unit|alu_out[1]~5_combout ;
wire \comp_unit|Add2~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|alu_out[1]~6_combout ;
wire \comp_unit|alu_out[1]~7_combout ;
wire \comp_unit|alu_out[1]~11_combout ;
wire \comp_unit|alu_out[1]~15_combout ;
wire \comp_unit|Add2~0_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|alu_out~30_combout ;
wire \comp_unit|alu_out~31_combout ;
wire \comp_unit|alu_out~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|alu_out~1_combout ;
wire \comp_unit|alu_out~2_combout ;
wire \comp_unit|alu_out~3_combout ;
wire \comp_unit|alu_out[0]~4_combout ;
wire \comp_unit|Equal0~0_combout ;
wire \comp_unit|r_eq_0~q ;
wire \prog_sequencer|always16~0_combout ;
wire \prog_sequencer|cache_rdline[0]~0_combout ;
wire \prog_sequencer|Mux1~0_combout ;
wire \prog_sequencer|Mux1~1_combout ;
wire \prog_sequencer|Mux2~0_combout ;
wire \prog_sequencer|Mux2~1_combout ;
wire \prog_sequencer|start_hold~0_combout ;
wire \prog_sequencer|rom_address[0]~0_combout ;
wire \cache|Mux1~2_combout ;
wire \cache|Mux1~3_combout ;
wire \cache|Mux1~4_combout ;
wire \cache|Mux1~5_combout ;
wire \cache|Mux1~6_combout ;
wire \instr_decoder|ir~7_combout ;
wire \instr_decoder|Equal12~1_combout ;
wire \prog_sequencer|cache_rdoffset[2]~0_combout ;
wire \prog_sequencer|cache_rdoffset[2]~3_combout ;
wire \prog_sequencer|Add1~4_combout ;
wire \cache|Mux4~2_combout ;
wire \cache|Mux4~3_combout ;
wire \cache|Mux4~4_combout ;
wire \cache|Mux4~5_combout ;
wire \cache|Mux4~6_combout ;
wire \instr_decoder|ir~5_combout ;
wire \prog_sequencer|pm_address[7]~3_combout ;
wire \prog_sequencer|end_hold~combout ;
wire \prog_sequencer|valid~0_combout ;
wire \prog_sequencer|valid~2_combout ;
wire \prog_sequencer|valid~3_combout ;
wire \prog_sequencer|valid~5_combout ;
wire \prog_sequencer|valid~4_combout ;
wire \prog_sequencer|Mux3~0_combout ;
wire \prog_sequencer|valid~1_combout ;
wire \prog_sequencer|Mux3~1_combout ;
wire \prog_sequencer|Mux0~0_combout ;
wire \prog_sequencer|Mux0~1_combout ;
wire \prog_sequencer|start_hold~1_combout ;
wire \prog_sequencer|rom_address[1]~19_combout ;
wire \prog_sequencer|hold~0_combout ;
wire \prog_sequencer|cache_wren~q ;
wire \cache|Mux0~4_combout ;
wire \cache|Mux0~5_combout ;
wire \cache|Mux0~2_combout ;
wire \cache|Mux0~3_combout ;
wire \cache|Mux0~6_combout ;
wire \instr_decoder|ir~3_combout ;
wire \instr_decoder|source_register_select[3]~0_combout ;
wire \i_pins[0]~input_o ;
wire \comp_unit|Mux3~3_combout ;
wire \comp_unit|Mux3~4_combout ;
wire \comp_unit|Mux3~1_combout ;
wire \comp_unit|Mux3~2_combout ;
wire \comp_unit|Mux3~5_combout ;
wire \comp_unit|Mux3~6_combout ;
wire \comp_unit|Mux3~7_combout ;
wire \comp_unit|o_reg[0]~feeder_combout ;
wire \instr_decoder|register_enables[8]~10_combout ;
wire \instr_decoder|register_enables[8]~11_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire \instr_decoder|always20~3_combout ;
wire \instr_decoder|Equal0~0_combout ;
wire \instr_decoder|Equal0~1_combout ;
wire \instr_decoder|Equal1~0_combout ;
wire \instr_decoder|Equal2~0_combout ;
wire \instr_decoder|Equal3~0_combout ;
wire \prog_sequencer|hold_out~0_combout ;
wire [2:0] \prog_sequencer|cache_wroffset ;
wire [7:0] \instr_decoder|ir ;
wire [3:0] \instr_decoder|LS_nibble_of_ir ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [3:0] \comp_unit|m ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|i ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [3:0] \comp_unit|o_reg ;
wire [7:0] \prog_sequencer|pc ;
wire [3:0] \comp_unit|x0 ;
wire [7:0] \prog_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|x1 ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \prog_sequencer|valid ;
wire [3:0] \comp_unit|y1 ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [1:0] \prog_sequencer|cache_wrline ;
wire [63:0] \cache|ram|altsyncram_component|auto_generated|q_b ;
wire [3:0] \comp_unit|r ;

wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [35:0] \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

assign \cache|ram|altsyncram_component|auto_generated|q_b [32] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];
assign \cache|ram|altsyncram_component|auto_generated|q_b [33] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [1];
assign \cache|ram|altsyncram_component|auto_generated|q_b [34] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [2];
assign \cache|ram|altsyncram_component|auto_generated|q_b [35] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [3];
assign \cache|ram|altsyncram_component|auto_generated|q_b [36] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [4];
assign \cache|ram|altsyncram_component|auto_generated|q_b [37] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [5];
assign \cache|ram|altsyncram_component|auto_generated|q_b [38] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [6];
assign \cache|ram|altsyncram_component|auto_generated|q_b [39] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [7];
assign \cache|ram|altsyncram_component|auto_generated|q_b [40] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [9];
assign \cache|ram|altsyncram_component|auto_generated|q_b [41] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [10];
assign \cache|ram|altsyncram_component|auto_generated|q_b [42] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [11];
assign \cache|ram|altsyncram_component|auto_generated|q_b [43] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [12];
assign \cache|ram|altsyncram_component|auto_generated|q_b [44] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [13];
assign \cache|ram|altsyncram_component|auto_generated|q_b [45] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [14];
assign \cache|ram|altsyncram_component|auto_generated|q_b [46] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [15];
assign \cache|ram|altsyncram_component|auto_generated|q_b [47] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [16];
assign \cache|ram|altsyncram_component|auto_generated|q_b [48] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [18];
assign \cache|ram|altsyncram_component|auto_generated|q_b [49] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [19];
assign \cache|ram|altsyncram_component|auto_generated|q_b [50] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [20];
assign \cache|ram|altsyncram_component|auto_generated|q_b [51] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [21];
assign \cache|ram|altsyncram_component|auto_generated|q_b [52] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [22];
assign \cache|ram|altsyncram_component|auto_generated|q_b [53] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [23];
assign \cache|ram|altsyncram_component|auto_generated|q_b [54] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [24];
assign \cache|ram|altsyncram_component|auto_generated|q_b [55] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [25];
assign \cache|ram|altsyncram_component|auto_generated|q_b [56] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [27];
assign \cache|ram|altsyncram_component|auto_generated|q_b [57] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [28];
assign \cache|ram|altsyncram_component|auto_generated|q_b [58] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [29];
assign \cache|ram|altsyncram_component|auto_generated|q_b [59] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [30];
assign \cache|ram|altsyncram_component|auto_generated|q_b [60] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [31];
assign \cache|ram|altsyncram_component|auto_generated|q_b [61] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [32];
assign \cache|ram|altsyncram_component|auto_generated|q_b [62] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [33];
assign \cache|ram|altsyncram_component|auto_generated|q_b [63] = \cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [34];

assign \cache|ram|altsyncram_component|auto_generated|q_b [0] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cache|ram|altsyncram_component|auto_generated|q_b [1] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cache|ram|altsyncram_component|auto_generated|q_b [2] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cache|ram|altsyncram_component|auto_generated|q_b [3] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cache|ram|altsyncram_component|auto_generated|q_b [4] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cache|ram|altsyncram_component|auto_generated|q_b [5] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cache|ram|altsyncram_component|auto_generated|q_b [6] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cache|ram|altsyncram_component|auto_generated|q_b [7] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \cache|ram|altsyncram_component|auto_generated|q_b [8] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \cache|ram|altsyncram_component|auto_generated|q_b [9] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \cache|ram|altsyncram_component|auto_generated|q_b [10] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \cache|ram|altsyncram_component|auto_generated|q_b [11] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \cache|ram|altsyncram_component|auto_generated|q_b [12] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \cache|ram|altsyncram_component|auto_generated|q_b [13] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \cache|ram|altsyncram_component|auto_generated|q_b [14] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \cache|ram|altsyncram_component|auto_generated|q_b [15] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \cache|ram|altsyncram_component|auto_generated|q_b [16] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \cache|ram|altsyncram_component|auto_generated|q_b [17] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \cache|ram|altsyncram_component|auto_generated|q_b [18] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \cache|ram|altsyncram_component|auto_generated|q_b [19] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \cache|ram|altsyncram_component|auto_generated|q_b [20] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \cache|ram|altsyncram_component|auto_generated|q_b [21] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \cache|ram|altsyncram_component|auto_generated|q_b [22] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \cache|ram|altsyncram_component|auto_generated|q_b [23] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \cache|ram|altsyncram_component|auto_generated|q_b [24] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \cache|ram|altsyncram_component|auto_generated|q_b [25] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \cache|ram|altsyncram_component|auto_generated|q_b [26] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \cache|ram|altsyncram_component|auto_generated|q_b [27] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \cache|ram|altsyncram_component|auto_generated|q_b [28] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \cache|ram|altsyncram_component|auto_generated|q_b [29] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \cache|ram|altsyncram_component|auto_generated|q_b [30] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \cache|ram|altsyncram_component|auto_generated|q_b [31] = \cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];

assign \prog_mem|altsyncram_component|auto_generated|q_a [0] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_mem|altsyncram_component|auto_generated|q_a [1] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_mem|altsyncram_component|auto_generated|q_a [2] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_mem|altsyncram_component|auto_generated|q_a [3] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_mem|altsyncram_component|auto_generated|q_a [4] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_mem|altsyncram_component|auto_generated|q_a [5] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \prog_mem|altsyncram_component|auto_generated|q_a [6] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \prog_mem|altsyncram_component|auto_generated|q_a [7] = \prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|x0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|x0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|x0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|x0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|x1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|x1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|x1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|x1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \data_bus[0]~output (
	.i(\comp_unit|Mux3~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[0]~output .bus_hold = "false";
defparam \data_bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \data_bus[1]~output (
	.i(\comp_unit|Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[1]~output .bus_hold = "false";
defparam \data_bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \data_bus[2]~output (
	.i(\comp_unit|Mux1~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[2]~output .bus_hold = "false";
defparam \data_bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \data_bus[3]~output (
	.i(\comp_unit|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_bus[3]~output .bus_hold = "false";
defparam \data_bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|cache_wrline [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \from_PS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \from_PS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \from_PS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \from_PS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \from_PS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \from_PS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \from_PS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \from_PS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \from_ID[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \from_ID[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \from_ID[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \from_ID[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \from_ID[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \from_ID[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \from_ID[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \from_CU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \from_CU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \from_CU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \from_CU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \from_CU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \from_CU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \from_CU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \from_CU[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \ir[0]~output (
	.i(\instr_decoder|LS_nibble_of_ir [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \ir[1]~output (
	.i(\instr_decoder|LS_nibble_of_ir [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \ir[2]~output (
	.i(\instr_decoder|LS_nibble_of_ir [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \ir[3]~output (
	.i(\instr_decoder|LS_nibble_of_ir [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \ir[4]~output (
	.i(\instr_decoder|ir [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ir[5]~output (
	.i(\instr_decoder|ir [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \ir[6]~output (
	.i(\instr_decoder|ir [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \ir[7]~output (
	.i(\instr_decoder|ir [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \rom_address[0]~output (
	.i(\prog_sequencer|rom_address[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[0]~output .bus_hold = "false";
defparam \rom_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \rom_address[1]~output (
	.i(\prog_sequencer|rom_address[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[1]~output .bus_hold = "false";
defparam \rom_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \rom_address[2]~output (
	.i(\prog_sequencer|rom_address[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[2]~output .bus_hold = "false";
defparam \rom_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \rom_address[3]~output (
	.i(\prog_sequencer|rom_address[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[3]~output .bus_hold = "false";
defparam \rom_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \rom_address[4]~output (
	.i(\prog_sequencer|rom_address[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[4]~output .bus_hold = "false";
defparam \rom_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \rom_address[5]~output (
	.i(\prog_sequencer|rom_address[5]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[5]~output .bus_hold = "false";
defparam \rom_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \rom_address[6]~output (
	.i(\prog_sequencer|rom_address[6]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[6]~output .bus_hold = "false";
defparam \rom_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \rom_address[7]~output (
	.i(\prog_sequencer|rom_address[7]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rom_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \rom_address[7]~output .bus_hold = "false";
defparam \rom_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \cache_data[0]~output (
	.i(\cache|Mux7~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[0]~output .bus_hold = "false";
defparam \cache_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \cache_data[1]~output (
	.i(\cache|Mux6~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[1]~output .bus_hold = "false";
defparam \cache_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \cache_data[2]~output (
	.i(\cache|Mux5~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[2]~output .bus_hold = "false";
defparam \cache_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \cache_data[3]~output (
	.i(\cache|Mux4~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[3]~output .bus_hold = "false";
defparam \cache_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \cache_data[4]~output (
	.i(\cache|Mux3~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[4]~output .bus_hold = "false";
defparam \cache_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \cache_data[5]~output (
	.i(\cache|Mux2~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[5]~output .bus_hold = "false";
defparam \cache_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \cache_data[6]~output (
	.i(\cache|Mux1~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[6]~output .bus_hold = "false";
defparam \cache_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \cache_data[7]~output (
	.i(\cache|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_data[7]~output .bus_hold = "false";
defparam \cache_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_mem|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \pm_address[0]~output (
	.i(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[0]~output .bus_hold = "false";
defparam \pm_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \pm_address[1]~output (
	.i(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[1]~output .bus_hold = "false";
defparam \pm_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \pm_address[2]~output (
	.i(\prog_sequencer|cache_rdoffset[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[2]~output .bus_hold = "false";
defparam \pm_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \pm_address[3]~output (
	.i(\prog_sequencer|cache_rdline[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[3]~output .bus_hold = "false";
defparam \pm_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \pm_address[4]~output (
	.i(\prog_sequencer|cache_rdline[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[4]~output .bus_hold = "false";
defparam \pm_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \pm_address[5]~output (
	.i(\prog_sequencer|pm_address[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[5]~output .bus_hold = "false";
defparam \pm_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \pm_address[6]~output (
	.i(\prog_sequencer|pm_address[6]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[6]~output .bus_hold = "false";
defparam \pm_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \pm_address[7]~output (
	.i(\prog_sequencer|pm_address[7]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[7]~output .bus_hold = "false";
defparam \pm_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \register_enables[0]~output (
	.i(\instr_decoder|register_enables[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[0]~output .bus_hold = "false";
defparam \register_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \register_enables[1]~output (
	.i(\instr_decoder|register_enables[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[1]~output .bus_hold = "false";
defparam \register_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \register_enables[2]~output (
	.i(\instr_decoder|register_enables[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[2]~output .bus_hold = "false";
defparam \register_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \register_enables[3]~output (
	.i(\instr_decoder|register_enables[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[3]~output .bus_hold = "false";
defparam \register_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \register_enables[4]~output (
	.i(\instr_decoder|register_enables[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[4]~output .bus_hold = "false";
defparam \register_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \register_enables[5]~output (
	.i(\instr_decoder|register_enables[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[5]~output .bus_hold = "false";
defparam \register_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \register_enables[6]~output (
	.i(\instr_decoder|register_enables[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[6]~output .bus_hold = "false";
defparam \register_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \register_enables[7]~output (
	.i(\instr_decoder|register_enables[7]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[7]~output .bus_hold = "false";
defparam \register_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \register_enables[8]~output (
	.i(\instr_decoder|register_enables[8]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\register_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \register_enables[8]~output .bus_hold = "false";
defparam \register_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \NOPC8~output (
	.i(\instr_decoder|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \NOPCF~output (
	.i(\instr_decoder|Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \NOPD8~output (
	.i(\instr_decoder|Equal2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \NOPDF~output (
	.i(\instr_decoder|Equal3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \start_hold~output (
	.i(\prog_sequencer|rom_address[1]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\start_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \start_hold~output .bus_hold = "false";
defparam \start_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \end_hold~output (
	.i(\prog_sequencer|end_hold~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end_hold~output_o ),
	.obar());
// synopsys translate_off
defparam \end_hold~output .bus_hold = "false";
defparam \end_hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \hold~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold~output_o ),
	.obar());
// synopsys translate_off
defparam \hold~output .bus_hold = "false";
defparam \hold~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \hold_out~output (
	.i(\prog_sequencer|hold_out~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_out~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_out~output .bus_hold = "false";
defparam \hold_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \cache_wren~output (
	.i(\prog_sequencer|cache_wren~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wren~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wren~output .bus_hold = "false";
defparam \cache_wren~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \reset_1shot~output (
	.i(\prog_sequencer|reset_1shot~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reset_1shot~output_o ),
	.obar());
// synopsys translate_off
defparam \reset_1shot~output .bus_hold = "false";
defparam \reset_1shot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \sync_reset_1~output (
	.i(\prog_sequencer|sync_reset_1~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset_1~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset_1~output .bus_hold = "false";
defparam \sync_reset_1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \sync_reset~output (
	.i(\sync_reset~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset~output .bus_hold = "false";
defparam \sync_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \cache_wroffset[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[0]~output .bus_hold = "false";
defparam \cache_wroffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \cache_wroffset[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[1]~output .bus_hold = "false";
defparam \cache_wroffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \cache_wroffset[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wroffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wroffset[2]~output .bus_hold = "false";
defparam \cache_wroffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \cache_rdoffset[0]~output (
	.i(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[0]~output .bus_hold = "false";
defparam \cache_rdoffset[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \cache_rdoffset[1]~output (
	.i(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[1]~output .bus_hold = "false";
defparam \cache_rdoffset[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \cache_rdoffset[2]~output (
	.i(\prog_sequencer|cache_rdoffset[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdoffset[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdoffset[2]~output .bus_hold = "false";
defparam \cache_rdoffset[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \hold_count[0]~output (
	.i(\prog_sequencer|cache_wroffset [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[0]~output .bus_hold = "false";
defparam \hold_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \hold_count[1]~output (
	.i(\prog_sequencer|cache_wroffset [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[1]~output .bus_hold = "false";
defparam \hold_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \hold_count[2]~output (
	.i(\prog_sequencer|cache_wroffset [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hold_count[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \hold_count[2]~output .bus_hold = "false";
defparam \hold_count[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \cache_rdline[0]~output (
	.i(\prog_sequencer|cache_rdline[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdline[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdline[0]~output .bus_hold = "false";
defparam \cache_rdline[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \cache_rdline[1]~output (
	.i(\prog_sequencer|cache_rdline[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_rdline[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_rdline[1]~output .bus_hold = "false";
defparam \cache_rdline[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \cache_wrline[0]~output (
	.i(\prog_sequencer|cache_wrline [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrline[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrline[0]~output .bus_hold = "false";
defparam \cache_wrline[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \cache_wrline[1]~output (
	.i(\prog_sequencer|cache_wrline [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\cache_wrline[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \cache_wrline[1]~output .bus_hold = "false";
defparam \cache_wrline[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X66_Y4_N17
dffeas \sync_reset~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync_reset~reg0 .is_wysiwyg = "true";
defparam \sync_reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N17
dffeas \prog_sequencer|sync_reset_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\sync_reset~reg0_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|sync_reset_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|sync_reset_1 .is_wysiwyg = "true";
defparam \prog_sequencer|sync_reset_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N18
cycloneive_lcell_comb \prog_sequencer|reset_1shot (
// Equation(s):
// \prog_sequencer|reset_1shot~combout  = (\sync_reset~reg0_q  & !\prog_sequencer|sync_reset_1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|sync_reset_1~q ),
	.cin(gnd),
	.combout(\prog_sequencer|reset_1shot~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|reset_1shot .lut_mask = 16'h00F0;
defparam \prog_sequencer|reset_1shot .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N4
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[0]~0 (
// Equation(s):
// \prog_sequencer|cache_wroffset[0]~0_combout  = (!\prog_sequencer|reset_1shot~combout  & ((\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|cache_wroffset [0]))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|Equal1~0_combout  & 
// \prog_sequencer|cache_wroffset [0]))))

	.dataa(\prog_sequencer|Equal1~0_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|reset_1shot~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0]~0 .lut_mask = 16'h001C;
defparam \prog_sequencer|cache_wroffset[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N5
dffeas \prog_sequencer|cache_wroffset[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N24
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[1]~1 (
// Equation(s):
// \prog_sequencer|cache_wroffset[1]~1_combout  = (!\prog_sequencer|cache_wren~q  & (\prog_sequencer|cache_wroffset [1] & (!\prog_sequencer|Equal1~0_combout  & !\prog_sequencer|reset_1shot~combout )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_wroffset [1]),
	.datac(\prog_sequencer|Equal1~0_combout ),
	.datad(\prog_sequencer|reset_1shot~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1]~1 .lut_mask = 16'h0004;
defparam \prog_sequencer|cache_wroffset[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N30
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = \prog_sequencer|cache_wroffset [0] $ (\prog_sequencer|cache_wroffset [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'h0FF0;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N4
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[1]~2 (
// Equation(s):
// \prog_sequencer|cache_wroffset[1]~2_combout  = (\prog_sequencer|cache_wroffset[1]~1_combout ) # ((\prog_sequencer|cache_wren~q  & (\prog_sequencer|Add0~0_combout  & !\prog_sequencer|reset_1shot~combout )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|cache_wroffset[1]~1_combout ),
	.datac(\prog_sequencer|Add0~0_combout ),
	.datad(\prog_sequencer|reset_1shot~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1]~2 .lut_mask = 16'hCCEC;
defparam \prog_sequencer|cache_wroffset[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N5
dffeas \prog_sequencer|cache_wroffset[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N12
cycloneive_lcell_comb \prog_sequencer|Add0~2 (
// Equation(s):
// \prog_sequencer|Add0~2_combout  = (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~2 .lut_mask = 16'hF000;
defparam \prog_sequencer|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N24
cycloneive_lcell_comb \prog_sequencer|cache_wroffset[2]~3 (
// Equation(s):
// \prog_sequencer|cache_wroffset[2]~3_combout  = (!\prog_sequencer|reset_1shot~combout  & ((\prog_sequencer|Add0~2_combout  & (\prog_sequencer|cache_wren~q  & !\prog_sequencer|cache_wroffset [2])) # (!\prog_sequencer|Add0~2_combout  & 
// ((\prog_sequencer|cache_wroffset [2])))))

	.dataa(\prog_sequencer|Add0~2_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|cache_wroffset [2]),
	.datad(\prog_sequencer|reset_1shot~combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_wroffset[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2]~3 .lut_mask = 16'h0058;
defparam \prog_sequencer|cache_wroffset[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y5_N25
dffeas \prog_sequencer|cache_wroffset[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_wroffset[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wroffset [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wroffset[2] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wroffset[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N2
cycloneive_lcell_comb \prog_sequencer|Equal1~0 (
// Equation(s):
// \prog_sequencer|Equal1~0_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal1~0 .lut_mask = 16'hC000;
defparam \prog_sequencer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N31
dffeas \prog_sequencer|cache_wrline[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|cache_rdline[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wrline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[0] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wrline[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N5
dffeas \prog_sequencer|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N12
cycloneive_lcell_comb \prog_sequencer|Add1~0 (
// Equation(s):
// \prog_sequencer|Add1~0_combout  = (\prog_sequencer|pc [0] & (\prog_sequencer|cache_wren~q  $ (GND))) # (!\prog_sequencer|pc [0] & (!\prog_sequencer|cache_wren~q  & VCC))
// \prog_sequencer|Add1~1  = CARRY((\prog_sequencer|pc [0] & !\prog_sequencer|cache_wren~q ))

	.dataa(\prog_sequencer|pc [0]),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~0_combout ),
	.cout(\prog_sequencer|Add1~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~0 .lut_mask = 16'h9922;
defparam \prog_sequencer|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N8
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[0]~1 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[0]~1_combout  = (\prog_sequencer|cache_rdoffset[2]~0_combout  & \prog_sequencer|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datad(\prog_sequencer|Add1~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[0]~1 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N13
dffeas \prog_sequencer|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N14
cycloneive_lcell_comb \prog_sequencer|Add1~2 (
// Equation(s):
// \prog_sequencer|Add1~2_combout  = (\prog_sequencer|pc [1] & (!\prog_sequencer|Add1~1 )) # (!\prog_sequencer|pc [1] & ((\prog_sequencer|Add1~1 ) # (GND)))
// \prog_sequencer|Add1~3  = CARRY((!\prog_sequencer|Add1~1 ) # (!\prog_sequencer|pc [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~1 ),
	.combout(\prog_sequencer|Add1~2_combout ),
	.cout(\prog_sequencer|Add1~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~2 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N2
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[1]~2 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[1]~2_combout  = (\prog_sequencer|cache_rdoffset[2]~0_combout  & \prog_sequencer|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datad(\prog_sequencer|Add1~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[1]~2 .lut_mask = 16'hF000;
defparam \prog_sequencer|cache_rdoffset[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N20
cycloneive_lcell_comb \cache|ShiftLeft0~5 (
// Equation(s):
// \cache|ShiftLeft0~5_combout  = (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~5 .lut_mask = 16'h0003;
defparam \cache|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N14
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~1 (
// Equation(s):
// \prog_sequencer|rom_address[1]~1_combout  = (\prog_sequencer|Add0~0_combout  & (!\prog_sequencer|reset_1shot~combout  & (!\prog_sequencer|start_hold~0_combout  & !\prog_sequencer|start_hold~1_combout )))

	.dataa(\prog_sequencer|Add0~0_combout ),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~1 .lut_mask = 16'h0002;
defparam \prog_sequencer|rom_address[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N18
cycloneive_lcell_comb \prog_sequencer|Add0~1 (
// Equation(s):
// \prog_sequencer|Add0~1_combout  = \prog_sequencer|cache_wroffset [2] $ (((\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1])))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~1 .lut_mask = 16'h3CCC;
defparam \prog_sequencer|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N24
cycloneive_lcell_comb \prog_sequencer|rom_address[2]~2 (
// Equation(s):
// \prog_sequencer|rom_address[2]~2_combout  = (\prog_sequencer|Add0~1_combout  & (!\prog_sequencer|reset_1shot~combout  & (!\prog_sequencer|start_hold~0_combout  & !\prog_sequencer|start_hold~1_combout )))

	.dataa(\prog_sequencer|Add0~1_combout ),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[2]~2 .lut_mask = 16'h0002;
defparam \prog_sequencer|rom_address[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N16
cycloneive_lcell_comb \prog_sequencer|Add1~4 (
// Equation(s):
// \prog_sequencer|Add1~4_combout  = (\prog_sequencer|pc [2] & (\prog_sequencer|Add1~3  $ (GND))) # (!\prog_sequencer|pc [2] & (!\prog_sequencer|Add1~3  & VCC))
// \prog_sequencer|Add1~5  = CARRY((\prog_sequencer|pc [2] & !\prog_sequencer|Add1~3 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~3 ),
	.combout(\prog_sequencer|Add1~4_combout ),
	.cout(\prog_sequencer|Add1~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~4 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N18
cycloneive_lcell_comb \prog_sequencer|Add1~6 (
// Equation(s):
// \prog_sequencer|Add1~6_combout  = (\prog_sequencer|cache_wrline [0] & (!\prog_sequencer|Add1~5 )) # (!\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|Add1~5 ) # (GND)))
// \prog_sequencer|Add1~7  = CARRY((!\prog_sequencer|Add1~5 ) # (!\prog_sequencer|cache_wrline [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wrline [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~5 ),
	.combout(\prog_sequencer|Add1~6_combout ),
	.cout(\prog_sequencer|Add1~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~6 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N4
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~3 (
// Equation(s):
// \prog_sequencer|rom_address[3]~3_combout  = (\prog_sequencer|Add1~6_combout  & (!\prog_sequencer|always16~0_combout  & !\instr_decoder|Equal12~1_combout ))

	.dataa(\prog_sequencer|Add1~6_combout ),
	.datab(\prog_sequencer|always16~0_combout ),
	.datac(gnd),
	.datad(\instr_decoder|Equal12~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~3 .lut_mask = 16'h0022;
defparam \prog_sequencer|rom_address[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N2
cycloneive_lcell_comb \prog_sequencer|start_hold~2 (
// Equation(s):
// \prog_sequencer|start_hold~2_combout  = (\prog_sequencer|start_hold~0_combout ) # (\prog_sequencer|start_hold~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~2 .lut_mask = 16'hFFF0;
defparam \prog_sequencer|start_hold~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N0
cycloneive_lcell_comb \prog_sequencer|rom_address[3]~4 (
// Equation(s):
// \prog_sequencer|rom_address[3]~4_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|start_hold~2_combout  & ((\prog_sequencer|rom_address[3]~3_combout ))) # (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|cache_wrline [0]))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|cache_wrline [0]),
	.datac(\prog_sequencer|rom_address[3]~3_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[3]~4 .lut_mask = 16'h5044;
defparam \prog_sequencer|rom_address[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N20
cycloneive_lcell_comb \prog_sequencer|Add1~8 (
// Equation(s):
// \prog_sequencer|Add1~8_combout  = (\prog_sequencer|cache_wrline [1] & (\prog_sequencer|Add1~7  $ (GND))) # (!\prog_sequencer|cache_wrline [1] & (!\prog_sequencer|Add1~7  & VCC))
// \prog_sequencer|Add1~9  = CARRY((\prog_sequencer|cache_wrline [1] & !\prog_sequencer|Add1~7 ))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~7 ),
	.combout(\prog_sequencer|Add1~8_combout ),
	.cout(\prog_sequencer|Add1~9 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~8 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~5 (
// Equation(s):
// \prog_sequencer|rom_address[4]~5_combout  = (\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [0])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~8_combout )))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\prog_sequencer|Add1~8_combout ),
	.datad(\prog_sequencer|pm_address~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~5 .lut_mask = 16'hCCF0;
defparam \prog_sequencer|rom_address[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N10
cycloneive_lcell_comb \prog_sequencer|rom_address[4]~6 (
// Equation(s):
// \prog_sequencer|rom_address[4]~6_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|rom_address[4]~5_combout )) # (!\prog_sequencer|start_hold~2_combout  & ((\prog_sequencer|cache_wrline [1])))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|rom_address[4]~5_combout ),
	.datac(\prog_sequencer|cache_wrline [1]),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[4]~6 .lut_mask = 16'h4450;
defparam \prog_sequencer|rom_address[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N22
cycloneive_lcell_comb \cache|ShiftLeft0~2 (
// Equation(s):
// \cache|ShiftLeft0~2_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~2 .lut_mask = 16'h000C;
defparam \cache|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N6
cycloneive_lcell_comb \prog_sequencer|tagID[3][1]~3 (
// Equation(s):
// \prog_sequencer|tagID[3][1]~3_combout  = (\prog_sequencer|reset_1shot~combout ) # ((\prog_sequencer|cache_rdline[0]~0_combout  & (\prog_sequencer|cache_rdline[1]~1_combout  & \prog_sequencer|start_hold~2_combout )))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|cache_rdline[1]~1_combout ),
	.datac(\prog_sequencer|reset_1shot~combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[3][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[3][1]~3 .lut_mask = 16'hF8F0;
defparam \prog_sequencer|tagID[3][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N27
dffeas \prog_sequencer|tagID[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[7]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[3][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[3][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N4
cycloneive_lcell_comb \prog_sequencer|tagID[2][1]~1 (
// Equation(s):
// \prog_sequencer|tagID[2][1]~1_combout  = (\prog_sequencer|reset_1shot~combout ) # ((!\prog_sequencer|cache_rdline[0]~0_combout  & (\prog_sequencer|start_hold~2_combout  & \prog_sequencer|cache_rdline[1]~1_combout )))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|start_hold~2_combout ),
	.datac(\prog_sequencer|reset_1shot~combout ),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[2][1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[2][1]~1 .lut_mask = 16'hF4F0;
defparam \prog_sequencer|tagID[2][1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N23
dffeas \prog_sequencer|tagID[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[2][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[2][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N0
cycloneive_lcell_comb \prog_sequencer|tagID[1][0]~0 (
// Equation(s):
// \prog_sequencer|tagID[1][0]~0_combout  = (\prog_sequencer|reset_1shot~combout ) # ((\prog_sequencer|cache_rdline[0]~0_combout  & (!\prog_sequencer|cache_rdline[1]~1_combout  & \prog_sequencer|start_hold~2_combout )))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|cache_rdline[1]~1_combout ),
	.datac(\prog_sequencer|reset_1shot~combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0]~0 .lut_mask = 16'hF2F0;
defparam \prog_sequencer|tagID[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N17
dffeas \prog_sequencer|tagID[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N6
cycloneive_lcell_comb \prog_sequencer|tagID[0][0]~2 (
// Equation(s):
// \prog_sequencer|tagID[0][0]~2_combout  = (\prog_sequencer|reset_1shot~combout ) # ((!\prog_sequencer|cache_rdline[0]~0_combout  & (\prog_sequencer|start_hold~2_combout  & !\prog_sequencer|cache_rdline[1]~1_combout )))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|start_hold~2_combout ),
	.datac(\prog_sequencer|reset_1shot~combout ),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[0][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0]~2 .lut_mask = 16'hF0F4;
defparam \prog_sequencer|tagID[0][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N3
dffeas \prog_sequencer|tagID[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][2] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N28
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~16 (
// Equation(s):
// \prog_sequencer|rom_address[7]~16_combout  = (\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|tagID[1][2]~q ) # ((\prog_sequencer|cache_wrline [1])))) # (!\prog_sequencer|cache_wrline [0] & (((!\prog_sequencer|cache_wrline [1] & 
// \prog_sequencer|tagID[0][2]~q ))))

	.dataa(\prog_sequencer|tagID[1][2]~q ),
	.datab(\prog_sequencer|cache_wrline [0]),
	.datac(\prog_sequencer|cache_wrline [1]),
	.datad(\prog_sequencer|tagID[0][2]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~16 .lut_mask = 16'hCBC8;
defparam \prog_sequencer|rom_address[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N22
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~17 (
// Equation(s):
// \prog_sequencer|rom_address[7]~17_combout  = (\prog_sequencer|cache_wrline [1] & ((\prog_sequencer|rom_address[7]~16_combout  & (\prog_sequencer|tagID[3][2]~q )) # (!\prog_sequencer|rom_address[7]~16_combout  & ((\prog_sequencer|tagID[2][2]~q ))))) # 
// (!\prog_sequencer|cache_wrline [1] & (((\prog_sequencer|rom_address[7]~16_combout ))))

	.dataa(\prog_sequencer|tagID[3][2]~q ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\prog_sequencer|tagID[2][2]~q ),
	.datad(\prog_sequencer|rom_address[7]~16_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~17 .lut_mask = 16'hBBC0;
defparam \prog_sequencer|rom_address[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N27
dffeas \prog_sequencer|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[7]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N25
dffeas \prog_sequencer|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[6]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N23
dffeas \prog_sequencer|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N22
cycloneive_lcell_comb \prog_sequencer|Add1~10 (
// Equation(s):
// \prog_sequencer|Add1~10_combout  = (\prog_sequencer|pc [5] & (!\prog_sequencer|Add1~9 )) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|Add1~9 ) # (GND)))
// \prog_sequencer|Add1~11  = CARRY((!\prog_sequencer|Add1~9 ) # (!\prog_sequencer|pc [5]))

	.dataa(\prog_sequencer|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~9 ),
	.combout(\prog_sequencer|Add1~10_combout ),
	.cout(\prog_sequencer|Add1~11 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~10 .lut_mask = 16'h5A5F;
defparam \prog_sequencer|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N24
cycloneive_lcell_comb \prog_sequencer|Add1~12 (
// Equation(s):
// \prog_sequencer|Add1~12_combout  = (\prog_sequencer|pc [6] & (\prog_sequencer|Add1~11  $ (GND))) # (!\prog_sequencer|pc [6] & (!\prog_sequencer|Add1~11  & VCC))
// \prog_sequencer|Add1~13  = CARRY((\prog_sequencer|pc [6] & !\prog_sequencer|Add1~11 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~11 ),
	.combout(\prog_sequencer|Add1~12_combout ),
	.cout(\prog_sequencer|Add1~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~12 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N26
cycloneive_lcell_comb \prog_sequencer|Add1~14 (
// Equation(s):
// \prog_sequencer|Add1~14_combout  = \prog_sequencer|pc [7] $ (\prog_sequencer|Add1~13 )

	.dataa(\prog_sequencer|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog_sequencer|Add1~13 ),
	.combout(\prog_sequencer|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~14 .lut_mask = 16'h5A5A;
defparam \prog_sequencer|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~15 (
// Equation(s):
// \prog_sequencer|rom_address[7]~15_combout  = (\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~14_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|pm_address~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [3]),
	.datad(\prog_sequencer|Add1~14_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~15 .lut_mask = 16'hF3C0;
defparam \prog_sequencer|rom_address[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N26
cycloneive_lcell_comb \prog_sequencer|rom_address[7]~18 (
// Equation(s):
// \prog_sequencer|rom_address[7]~18_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|start_hold~2_combout  & ((\prog_sequencer|rom_address[7]~15_combout ))) # (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|rom_address[7]~17_combout ))))

	.dataa(\prog_sequencer|rom_address[7]~17_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|rom_address[7]~15_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[7]~18 .lut_mask = 16'h3022;
defparam \prog_sequencer|rom_address[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \prog_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|rom_address[7]~18_combout ,\prog_sequencer|rom_address[6]~14_combout ,\prog_sequencer|rom_address[5]~10_combout ,\prog_sequencer|rom_address[4]~6_combout ,\prog_sequencer|rom_address[3]~4_combout ,\prog_sequencer|rom_address[2]~2_combout ,
\prog_sequencer|rom_address[1]~1_combout ,\prog_sequencer|rom_address[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test_for_cache_Lab5.hex";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_plc1:auto_generated|ALTSYNCRAM";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EA0000000000000000000000000000000000000000000000000000EA003DC00C90027800200000000000000000000000000000000000000000000000000000000000000000000000E90000000000000000000000000000000000000000000000000000E80000000F90;
defparam \prog_mem|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0344008E0000000000000000000000000000000000000000000000000000000000000000039C00410000000000000000000000000000000000000039C00F60036400350023000C7003D800D9000D8008C0030000F600364003F0023000C5003D800D9000C0008C0031800F60036400330023000C3003D800D9000C8008C0031000F60036400350023000C1003D800D9000FC008C003080060001440040000C0002500040000A003C800D7003D800D90027000CA0023800BA000000000000000000000000000003880060001440040000C00024000400001003D800D100244009A0022000F6003440091002000088002000060001440040000C00020000400000;
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N26
cycloneive_lcell_comb \cache|ShiftLeft0~0 (
// Equation(s):
// \cache|ShiftLeft0~0_combout  = (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~0 .lut_mask = 16'h00C0;
defparam \cache|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N28
cycloneive_lcell_comb \cache|ShiftLeft0~1 (
// Equation(s):
// \cache|ShiftLeft0~1_combout  = (\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~1 .lut_mask = 16'h0C00;
defparam \cache|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \cache|ram|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [1],\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\prog_sequencer|Equal1~0_combout ,\cache|ShiftLeft0~1_combout ,\cache|ShiftLeft0~0_combout ,\cache|ShiftLeft0~2_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[1]~1_combout ,\prog_sequencer|cache_rdline[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|ram|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "cache_multi:cache|multi_cache_ram:ram|altsyncram:altsyncram_component|altsyncram_b4q1:auto_generated|ALTSYNCRAM";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 2;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 4;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_size = 9;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 36;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 32;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 3;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 4;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 64;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 2;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 36;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 32;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 3;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 4;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 64;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N4
cycloneive_lcell_comb \cache|Mux5~2 (
// Equation(s):
// \cache|Mux5~2_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [50])))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [34]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [50]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [34]),
	.cin(gnd),
	.combout(\cache|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~2 .lut_mask = 16'hB9A8;
defparam \cache|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N14
cycloneive_lcell_comb \cache|Mux5~3 (
// Equation(s):
// \cache|Mux5~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux5~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [58]))) # (!\cache|Mux5~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [42])))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux5~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [42]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|Mux5~2_combout ),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [58]),
	.cin(gnd),
	.combout(\cache|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~3 .lut_mask = 16'hF838;
defparam \cache|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N10
cycloneive_lcell_comb \cache|ShiftLeft0~4 (
// Equation(s):
// \cache|ShiftLeft0~4_combout  = (!\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & !\prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~4 .lut_mask = 16'h0030;
defparam \cache|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N16
cycloneive_lcell_comb \cache|ShiftLeft0~3 (
// Equation(s):
// \cache|ShiftLeft0~3_combout  = (!\prog_sequencer|cache_wroffset [2] & (!\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~3 .lut_mask = 16'h0300;
defparam \cache|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N6
cycloneive_lcell_comb \cache|ShiftLeft0~6 (
// Equation(s):
// \cache|ShiftLeft0~6_combout  = (!\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wroffset [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wroffset [1]),
	.cin(gnd),
	.combout(\cache|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|ShiftLeft0~6 .lut_mask = 16'h3000;
defparam \cache|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \cache|ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\prog_sequencer|cache_wren~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],
\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],
\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],
\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],
\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0],gnd,\prog_mem|altsyncram_component|auto_generated|q_a [7],
\prog_mem|altsyncram_component|auto_generated|q_a [6],\prog_mem|altsyncram_component|auto_generated|q_a [5],\prog_mem|altsyncram_component|auto_generated|q_a [4],\prog_mem|altsyncram_component|auto_generated|q_a [3],\prog_mem|altsyncram_component|auto_generated|q_a [2],
\prog_mem|altsyncram_component|auto_generated|q_a [1],\prog_mem|altsyncram_component|auto_generated|q_a [0]}),
	.portaaddr({\prog_sequencer|cache_wrline [1],\prog_sequencer|cache_wrline [0]}),
	.portabyteenamasks({\cache|ShiftLeft0~6_combout ,\cache|ShiftLeft0~3_combout ,\cache|ShiftLeft0~4_combout ,\cache|ShiftLeft0~5_combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\prog_sequencer|cache_rdline[1]~1_combout ,\prog_sequencer|cache_rdline[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cache|ram|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "cache_multi:cache|multi_cache_ram:ram|altsyncram:altsyncram_component|altsyncram_b4q1:auto_generated|ALTSYNCRAM";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 2;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 3;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 64;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 2;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 3;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 64;
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \cache|ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N0
cycloneive_lcell_comb \cache|Mux5~4 (
// Equation(s):
// \cache|Mux5~4_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [10]) # ((\prog_sequencer|cache_rdoffset[1]~2_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (((\cache|ram|altsyncram_component|auto_generated|q_b [2] & !\prog_sequencer|cache_rdoffset[1]~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [10]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [2]),
	.datad(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~4 .lut_mask = 16'hCCB8;
defparam \cache|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N18
cycloneive_lcell_comb \cache|Mux5~5 (
// Equation(s):
// \cache|Mux5~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux5~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [26]))) # (!\cache|Mux5~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [18])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux5~4_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [18]),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [26]),
	.datad(\cache|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~5 .lut_mask = 16'hF388;
defparam \cache|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N28
cycloneive_lcell_comb \cache|Mux5~6 (
// Equation(s):
// \cache|Mux5~6_combout  = (\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\prog_sequencer|Add1~4_combout  & (\cache|Mux5~3_combout )) # (!\prog_sequencer|Add1~4_combout  & ((\cache|Mux5~5_combout ))))) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & 
// (((\cache|Mux5~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datab(\prog_sequencer|Add1~4_combout ),
	.datac(\cache|Mux5~3_combout ),
	.datad(\cache|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux5~6 .lut_mask = 16'hF780;
defparam \cache|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N30
cycloneive_lcell_comb \instr_decoder|ir~2 (
// Equation(s):
// \instr_decoder|ir~2_combout  = (\cache|Mux5~6_combout  & ((\prog_sequencer|cache_wren~q  & ((\prog_sequencer|Equal1~0_combout ))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|rom_address[1]~19_combout ))))

	.dataa(\prog_sequencer|rom_address[1]~19_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|Equal1~0_combout ),
	.datad(\cache|Mux5~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~2 .lut_mask = 16'hD100;
defparam \instr_decoder|ir~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N31
dffeas \instr_decoder|LS_nibble_of_ir[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[2] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N8
cycloneive_lcell_comb \prog_sequencer|pm_address[6]~2 (
// Equation(s):
// \prog_sequencer|pm_address[6]~2_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [2])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~12_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\prog_sequencer|pm_address~0_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|Add1~12_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[6]~2 .lut_mask = 16'h0B08;
defparam \prog_sequencer|pm_address[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N2
cycloneive_lcell_comb \prog_sequencer|tagID[1][1]~feeder (
// Equation(s):
// \prog_sequencer|tagID[1][1]~feeder_combout  = \prog_sequencer|pm_address[6]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_address[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|tagID[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N3
dffeas \prog_sequencer|tagID[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N23
dffeas \prog_sequencer|tagID[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[6]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y3_N9
dffeas \prog_sequencer|tagID[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[6]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[2][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[2][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N8
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~12 (
// Equation(s):
// \prog_sequencer|rom_address[6]~12_combout  = (\prog_sequencer|cache_wrline [1] & (((\prog_sequencer|tagID[2][1]~q ) # (\prog_sequencer|cache_wrline [0])))) # (!\prog_sequencer|cache_wrline [1] & (\prog_sequencer|tagID[0][1]~q  & 
// ((!\prog_sequencer|cache_wrline [0]))))

	.dataa(\prog_sequencer|cache_wrline [1]),
	.datab(\prog_sequencer|tagID[0][1]~q ),
	.datac(\prog_sequencer|tagID[2][1]~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~12 .lut_mask = 16'hAAE4;
defparam \prog_sequencer|rom_address[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N28
cycloneive_lcell_comb \prog_sequencer|tagID[3][1]~feeder (
// Equation(s):
// \prog_sequencer|tagID[3][1]~feeder_combout  = \prog_sequencer|pm_address[6]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_address[6]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|tagID[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|tagID[3][1]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|tagID[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N29
dffeas \prog_sequencer|tagID[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|tagID[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[3][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[3][1] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N18
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~13 (
// Equation(s):
// \prog_sequencer|rom_address[6]~13_combout  = (\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|rom_address[6]~12_combout  & ((\prog_sequencer|tagID[3][1]~q ))) # (!\prog_sequencer|rom_address[6]~12_combout  & (\prog_sequencer|tagID[1][1]~q )))) # 
// (!\prog_sequencer|cache_wrline [0] & (((\prog_sequencer|rom_address[6]~12_combout ))))

	.dataa(\prog_sequencer|tagID[1][1]~q ),
	.datab(\prog_sequencer|cache_wrline [0]),
	.datac(\prog_sequencer|rom_address[6]~12_combout ),
	.datad(\prog_sequencer|tagID[3][1]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~13 .lut_mask = 16'hF838;
defparam \prog_sequencer|rom_address[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N30
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~11 (
// Equation(s):
// \prog_sequencer|rom_address[6]~11_combout  = (\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [2])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~12_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\prog_sequencer|pm_address~0_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|Add1~12_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~11 .lut_mask = 16'hBB88;
defparam \prog_sequencer|rom_address[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N20
cycloneive_lcell_comb \prog_sequencer|rom_address[6]~14 (
// Equation(s):
// \prog_sequencer|rom_address[6]~14_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|start_hold~2_combout  & ((\prog_sequencer|rom_address[6]~11_combout ))) # (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|rom_address[6]~13_combout ))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|rom_address[6]~13_combout ),
	.datac(\prog_sequencer|rom_address[6]~11_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[6]~14 .lut_mask = 16'h5044;
defparam \prog_sequencer|rom_address[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N0
cycloneive_lcell_comb \cache|Mux6~2 (
// Equation(s):
// \cache|Mux6~2_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [49])))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [33])))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [33]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [49]),
	.cin(gnd),
	.combout(\cache|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~2 .lut_mask = 16'hBA98;
defparam \cache|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N26
cycloneive_lcell_comb \cache|Mux6~3 (
// Equation(s):
// \cache|Mux6~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux6~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [57]))) # (!\cache|Mux6~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [41])))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux6~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [41]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [57]),
	.datad(\cache|Mux6~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~3 .lut_mask = 16'hF388;
defparam \cache|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N28
cycloneive_lcell_comb \cache|Mux6~4 (
// Equation(s):
// \cache|Mux6~4_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// ((\cache|ram|altsyncram_component|auto_generated|q_b [9]))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [1]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\cache|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~4 .lut_mask = 16'hDC98;
defparam \cache|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N18
cycloneive_lcell_comb \cache|Mux6~5 (
// Equation(s):
// \cache|Mux6~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux6~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [25])) # (!\cache|Mux6~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [17]))))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux6~4_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [25]),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [17]),
	.datad(\cache|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~5 .lut_mask = 16'hBBC0;
defparam \cache|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N6
cycloneive_lcell_comb \cache|Mux6~6 (
// Equation(s):
// \cache|Mux6~6_combout  = (\prog_sequencer|Add1~4_combout  & ((\prog_sequencer|cache_rdoffset[2]~0_combout  & (\cache|Mux6~3_combout )) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\cache|Mux6~5_combout ))))) # (!\prog_sequencer|Add1~4_combout  & 
// (((\cache|Mux6~5_combout ))))

	.dataa(\prog_sequencer|Add1~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datac(\cache|Mux6~3_combout ),
	.datad(\cache|Mux6~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux6~6 .lut_mask = 16'hF780;
defparam \cache|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N12
cycloneive_lcell_comb \instr_decoder|ir~1 (
// Equation(s):
// \instr_decoder|ir~1_combout  = (\cache|Mux6~6_combout  & ((\prog_sequencer|cache_wren~q  & ((\prog_sequencer|Equal1~0_combout ))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|rom_address[1]~19_combout ))))

	.dataa(\prog_sequencer|rom_address[1]~19_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|Equal1~0_combout ),
	.datad(\cache|Mux6~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~1 .lut_mask = 16'hD100;
defparam \instr_decoder|ir~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N13
dffeas \instr_decoder|LS_nibble_of_ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[1] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N10
cycloneive_lcell_comb \prog_sequencer|pm_address[5]~1 (
// Equation(s):
// \prog_sequencer|pm_address[5]~1_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [1])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~10_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\prog_sequencer|pm_address~0_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|Add1~10_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[5]~1 .lut_mask = 16'h0B08;
defparam \prog_sequencer|pm_address[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y3_N5
dffeas \prog_sequencer|tagID[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[1][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y3_N1
dffeas \prog_sequencer|tagID[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[0][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[0][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N0
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~8 (
// Equation(s):
// \prog_sequencer|rom_address[5]~8_combout  = (\prog_sequencer|cache_wrline [1] & (((\prog_sequencer|cache_wrline [0])))) # (!\prog_sequencer|cache_wrline [1] & ((\prog_sequencer|cache_wrline [0] & (\prog_sequencer|tagID[1][0]~q )) # 
// (!\prog_sequencer|cache_wrline [0] & ((\prog_sequencer|tagID[0][0]~q )))))

	.dataa(\prog_sequencer|tagID[1][0]~q ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\prog_sequencer|tagID[0][0]~q ),
	.datad(\prog_sequencer|cache_wrline [0]),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~8 .lut_mask = 16'hEE30;
defparam \prog_sequencer|rom_address[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y3_N5
dffeas \prog_sequencer|tagID[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|pm_address[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\prog_sequencer|tagID[2][1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[2][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y3_N11
dffeas \prog_sequencer|tagID[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_address[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\prog_sequencer|tagID[3][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|tagID[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|tagID[3][0] .is_wysiwyg = "true";
defparam \prog_sequencer|tagID[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y3_N4
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~9 (
// Equation(s):
// \prog_sequencer|rom_address[5]~9_combout  = (\prog_sequencer|rom_address[5]~8_combout  & (((\prog_sequencer|tagID[3][0]~q )) # (!\prog_sequencer|cache_wrline [1]))) # (!\prog_sequencer|rom_address[5]~8_combout  & (\prog_sequencer|cache_wrline [1] & 
// (\prog_sequencer|tagID[2][0]~q )))

	.dataa(\prog_sequencer|rom_address[5]~8_combout ),
	.datab(\prog_sequencer|cache_wrline [1]),
	.datac(\prog_sequencer|tagID[2][0]~q ),
	.datad(\prog_sequencer|tagID[3][0]~q ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~9 .lut_mask = 16'hEA62;
defparam \prog_sequencer|rom_address[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N12
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~7 (
// Equation(s):
// \prog_sequencer|rom_address[5]~7_combout  = (\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [1])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~10_combout )))

	.dataa(gnd),
	.datab(\prog_sequencer|pm_address~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\prog_sequencer|Add1~10_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~7 .lut_mask = 16'hF3C0;
defparam \prog_sequencer|rom_address[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N16
cycloneive_lcell_comb \prog_sequencer|rom_address[5]~10 (
// Equation(s):
// \prog_sequencer|rom_address[5]~10_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|start_hold~2_combout  & ((\prog_sequencer|rom_address[5]~7_combout ))) # (!\prog_sequencer|start_hold~2_combout  & (\prog_sequencer|rom_address[5]~9_combout ))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_sequencer|rom_address[5]~9_combout ),
	.datac(\prog_sequencer|rom_address[5]~7_combout ),
	.datad(\prog_sequencer|start_hold~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[5]~10 .lut_mask = 16'h5044;
defparam \prog_sequencer|rom_address[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N24
cycloneive_lcell_comb \cache|Mux2~4 (
// Equation(s):
// \cache|Mux2~4_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & (\prog_sequencer|cache_rdoffset[0]~1_combout )) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (\cache|ram|altsyncram_component|auto_generated|q_b [13])) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [5])))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [13]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\cache|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~4 .lut_mask = 16'hD9C8;
defparam \cache|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N26
cycloneive_lcell_comb \cache|Mux2~5 (
// Equation(s):
// \cache|Mux2~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux2~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [29])) # (!\cache|Mux2~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [21]))))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux2~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\cache|ram|altsyncram_component|auto_generated|q_b [29]),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [21]),
	.datad(\cache|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~5 .lut_mask = 16'hDDA0;
defparam \cache|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N8
cycloneive_lcell_comb \cache|Mux2~2 (
// Equation(s):
// \cache|Mux2~2_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [53])))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [37])))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [37]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [53]),
	.cin(gnd),
	.combout(\cache|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~2 .lut_mask = 16'hBA98;
defparam \cache|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N10
cycloneive_lcell_comb \cache|Mux2~3 (
// Equation(s):
// \cache|Mux2~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux2~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [61])) # (!\cache|Mux2~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [45]))))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux2~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|ram|altsyncram_component|auto_generated|q_b [61]),
	.datac(\cache|Mux2~2_combout ),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [45]),
	.cin(gnd),
	.combout(\cache|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~3 .lut_mask = 16'hDAD0;
defparam \cache|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N2
cycloneive_lcell_comb \cache|Mux2~6 (
// Equation(s):
// \cache|Mux2~6_combout  = (\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\prog_sequencer|Add1~4_combout  & ((\cache|Mux2~3_combout ))) # (!\prog_sequencer|Add1~4_combout  & (\cache|Mux2~5_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & 
// (((\cache|Mux2~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datab(\prog_sequencer|Add1~4_combout ),
	.datac(\cache|Mux2~5_combout ),
	.datad(\cache|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux2~6 .lut_mask = 16'hF870;
defparam \cache|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N6
cycloneive_lcell_comb \instr_decoder|ir~6 (
// Equation(s):
// \instr_decoder|ir~6_combout  = (\cache|Mux2~6_combout  & ((\prog_sequencer|cache_wren~q  & ((\prog_sequencer|Equal1~0_combout ))) # (!\prog_sequencer|cache_wren~q  & (!\prog_sequencer|rom_address[1]~19_combout ))))

	.dataa(\prog_sequencer|rom_address[1]~19_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|Equal1~0_combout ),
	.datad(\cache|Mux2~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~6 .lut_mask = 16'hD100;
defparam \instr_decoder|ir~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y4_N7
dffeas \instr_decoder|ir[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[5] .is_wysiwyg = "true";
defparam \instr_decoder|ir[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N30
cycloneive_lcell_comb \cache|Mux3~4 (
// Equation(s):
// \cache|Mux3~4_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [12])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [4]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [12]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\cache|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~4 .lut_mask = 16'hB9A8;
defparam \cache|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N30
cycloneive_lcell_comb \cache|Mux3~5 (
// Equation(s):
// \cache|Mux3~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux3~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [28])) # (!\cache|Mux3~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [20]))))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux3~4_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [28]),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [20]),
	.datad(\cache|Mux3~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~5 .lut_mask = 16'hBBC0;
defparam \cache|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N10
cycloneive_lcell_comb \cache|Mux3~2 (
// Equation(s):
// \cache|Mux3~2_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [52])))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [36]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [52]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\cache|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~2 .lut_mask = 16'hB9A8;
defparam \cache|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N20
cycloneive_lcell_comb \cache|Mux3~3 (
// Equation(s):
// \cache|Mux3~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux3~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [60]))) # (!\cache|Mux3~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [44])))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux3~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [44]),
	.datab(\cache|ram|altsyncram_component|auto_generated|q_b [60]),
	.datac(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datad(\cache|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~3 .lut_mask = 16'hCFA0;
defparam \cache|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N2
cycloneive_lcell_comb \cache|Mux3~6 (
// Equation(s):
// \cache|Mux3~6_combout  = (\prog_sequencer|Add1~4_combout  & ((\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\cache|Mux3~3_combout ))) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & (\cache|Mux3~5_combout )))) # (!\prog_sequencer|Add1~4_combout  & 
// (((\cache|Mux3~5_combout ))))

	.dataa(\prog_sequencer|Add1~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datac(\cache|Mux3~5_combout ),
	.datad(\cache|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux3~6 .lut_mask = 16'hF870;
defparam \cache|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N8
cycloneive_lcell_comb \instr_decoder|ir~4 (
// Equation(s):
// \instr_decoder|ir~4_combout  = (\cache|Mux3~6_combout  & ((\prog_sequencer|cache_wren~q  & (\prog_sequencer|Equal1~0_combout )) # (!\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|rom_address[1]~19_combout )))))

	.dataa(\prog_sequencer|Equal1~0_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|rom_address[1]~19_combout ),
	.datad(\cache|Mux3~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~4 .lut_mask = 16'h8B00;
defparam \instr_decoder|ir~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N9
dffeas \instr_decoder|ir[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[4] .is_wysiwyg = "true";
defparam \instr_decoder|ir[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N6
cycloneive_lcell_comb \instr_decoder|Equal12~0 (
// Equation(s):
// \instr_decoder|Equal12~0_combout  = (\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (\instr_decoder|ir [5] & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~0 .lut_mask = 16'h8000;
defparam \instr_decoder|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N4
cycloneive_lcell_comb \prog_sequencer|pm_address~0 (
// Equation(s):
// \prog_sequencer|pm_address~0_combout  = (!\sync_reset~reg0_q  & ((\instr_decoder|Equal12~1_combout ) # ((!\comp_unit|r_eq_0~q  & \instr_decoder|Equal12~0_combout ))))

	.dataa(\comp_unit|r_eq_0~q ),
	.datab(\sync_reset~reg0_q ),
	.datac(\instr_decoder|Equal12~1_combout ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address~0 .lut_mask = 16'h3130;
defparam \prog_sequencer|pm_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N10
cycloneive_lcell_comb \prog_sequencer|cache_rdline[1]~1 (
// Equation(s):
// \prog_sequencer|cache_rdline[1]~1_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [0])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~8_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|pm_address~0_combout ),
	.datad(\prog_sequencer|Add1~8_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[1]~1 .lut_mask = 16'h2320;
defparam \prog_sequencer|cache_rdline[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N29
dffeas \prog_sequencer|cache_wrline[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdline[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wrline [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wrline[1] .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wrline[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N24
cycloneive_lcell_comb \cache|Mux7~4 (
// Equation(s):
// \cache|Mux7~4_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [8])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [0]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\cache|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~4 .lut_mask = 16'hBA98;
defparam \cache|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N22
cycloneive_lcell_comb \cache|Mux7~5 (
// Equation(s):
// \cache|Mux7~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux7~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [24]))) # (!\cache|Mux7~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [16])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux7~4_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [16]),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [24]),
	.datad(\cache|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~5 .lut_mask = 16'hF388;
defparam \cache|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N12
cycloneive_lcell_comb \cache|Mux7~2 (
// Equation(s):
// \cache|Mux7~2_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (\prog_sequencer|cache_rdoffset[1]~2_combout )) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (\cache|ram|altsyncram_component|auto_generated|q_b [48])) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [32])))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [48]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\cache|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~2 .lut_mask = 16'hD9C8;
defparam \cache|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N10
cycloneive_lcell_comb \cache|Mux7~3 (
// Equation(s):
// \cache|Mux7~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux7~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [56]))) # (!\cache|Mux7~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [40])))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux7~2_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\cache|ram|altsyncram_component|auto_generated|q_b [40]),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [56]),
	.datad(\cache|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~3 .lut_mask = 16'hF588;
defparam \cache|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N28
cycloneive_lcell_comb \cache|Mux7~6 (
// Equation(s):
// \cache|Mux7~6_combout  = (\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\prog_sequencer|Add1~4_combout  & ((\cache|Mux7~3_combout ))) # (!\prog_sequencer|Add1~4_combout  & (\cache|Mux7~5_combout )))) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & 
// (((\cache|Mux7~5_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datab(\prog_sequencer|Add1~4_combout ),
	.datac(\cache|Mux7~5_combout ),
	.datad(\cache|Mux7~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux7~6 .lut_mask = 16'hF870;
defparam \cache|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N0
cycloneive_lcell_comb \instr_decoder|ir~0 (
// Equation(s):
// \instr_decoder|ir~0_combout  = (\cache|Mux7~6_combout  & ((\prog_sequencer|cache_wren~q  & (\prog_sequencer|Equal1~0_combout )) # (!\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|rom_address[1]~19_combout )))))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|Equal1~0_combout ),
	.datac(\prog_sequencer|rom_address[1]~19_combout ),
	.datad(\cache|Mux7~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~0 .lut_mask = 16'h8D00;
defparam \instr_decoder|ir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y3_N1
dffeas \instr_decoder|LS_nibble_of_ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[0] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N16
cycloneive_lcell_comb \comp_unit|alu_out[3]~8 (
// Equation(s):
// \comp_unit|alu_out[3]~8_combout  = (\instr_decoder|LS_nibble_of_ir [3] & ((\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|LS_nibble_of_ir [0] & \instr_decoder|LS_nibble_of_ir [1])) # (!\instr_decoder|LS_nibble_of_ir [2] & 
// (!\instr_decoder|LS_nibble_of_ir [0] & !\instr_decoder|LS_nibble_of_ir [1]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~8 .lut_mask = 16'h8100;
defparam \comp_unit|alu_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N20
cycloneive_lcell_comb \comp_unit|alu_out[1]~14 (
// Equation(s):
// \comp_unit|alu_out[1]~14_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (!\comp_unit|alu_out[3]~8_combout  & !\sync_reset~reg0_q ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|alu_out[3]~8_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~14 .lut_mask = 16'h000C;
defparam \comp_unit|alu_out[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N20
cycloneive_lcell_comb \instr_decoder|always20~1 (
// Equation(s):
// \instr_decoder|always20~1_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\instr_decoder|ir [4] & (\instr_decoder|LS_nibble_of_ir [0] $ (!\instr_decoder|LS_nibble_of_ir [3])))) # (!\instr_decoder|LS_nibble_of_ir [1] & (!\instr_decoder|ir [4] & 
// (\instr_decoder|LS_nibble_of_ir [0] $ (!\instr_decoder|LS_nibble_of_ir [3]))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|always20~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~1 .lut_mask = 16'h8421;
defparam \instr_decoder|always20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N22
cycloneive_lcell_comb \comp_unit|Mux1~5 (
// Equation(s):
// \comp_unit|Mux1~5_combout  = (\instr_decoder|LS_nibble_of_ir [2]) # ((!\instr_decoder|ir [5] & \instr_decoder|always20~1_combout ))

	.dataa(gnd),
	.datab(\instr_decoder|ir [5]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|always20~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~5 .lut_mask = 16'hF3F0;
defparam \comp_unit|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N8
cycloneive_lcell_comb \comp_unit|Mux1~22 (
// Equation(s):
// \comp_unit|Mux1~22_combout  = (\comp_unit|Mux1~5_combout  & (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & !\sync_reset~reg0_q )))

	.dataa(\comp_unit|Mux1~5_combout ),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [7]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~22 .lut_mask = 16'h0020;
defparam \comp_unit|Mux1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N4
cycloneive_lcell_comb \comp_unit|Mux3~0 (
// Equation(s):
// \comp_unit|Mux3~0_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\instr_decoder|ir [7] & !\instr_decoder|ir [6]))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(gnd),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~0 .lut_mask = 16'h00A0;
defparam \comp_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N16
cycloneive_lcell_comb \instr_decoder|Equal24~0 (
// Equation(s):
// \instr_decoder|Equal24~0_combout  = \instr_decoder|LS_nibble_of_ir [2] $ (\instr_decoder|ir [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|ir [5]),
	.cin(gnd),
	.combout(\instr_decoder|Equal24~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal24~0 .lut_mask = 16'h0FF0;
defparam \instr_decoder|Equal24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y4_N22
cycloneive_lcell_comb \instr_decoder|always20~2 (
// Equation(s):
// \instr_decoder|always20~2_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|Equal24~0_combout  & (\instr_decoder|ir [7] & \instr_decoder|always20~1_combout )))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|Equal24~0_combout ),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|always20~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|always20~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~2 .lut_mask = 16'h1000;
defparam \instr_decoder|always20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N26
cycloneive_lcell_comb \instr_decoder|source_register_select[1]~3 (
// Equation(s):
// \instr_decoder|source_register_select[1]~3_combout  = (\sync_reset~reg0_q ) # ((\comp_unit|Mux3~0_combout  & (\instr_decoder|ir [7] & !\instr_decoder|always20~2_combout )))

	.dataa(\comp_unit|Mux3~0_combout ),
	.datab(\instr_decoder|ir [7]),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|always20~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[1]~3 .lut_mask = 16'hF0F8;
defparam \instr_decoder|source_register_select[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N12
cycloneive_lcell_comb \instr_decoder|Equal13~0 (
// Equation(s):
// \instr_decoder|Equal13~0_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & !\instr_decoder|LS_nibble_of_ir [3])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal13~0 .lut_mask = 16'h0004;
defparam \instr_decoder|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N2
cycloneive_lcell_comb \instr_decoder|Equal12~4 (
// Equation(s):
// \instr_decoder|Equal12~4_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [5] & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~4 .lut_mask = 16'h0010;
defparam \instr_decoder|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N24
cycloneive_lcell_comb \instr_decoder|register_enables[2]~2 (
// Equation(s):
// \instr_decoder|register_enables[2]~2_combout  = (\sync_reset~reg0_q ) # ((\instr_decoder|Equal12~4_combout ) # ((\instr_decoder|Equal13~0_combout  & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal13~0_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|Equal12~4_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[2]~2 .lut_mask = 16'hFFF8;
defparam \instr_decoder|register_enables[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N15
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N22
cycloneive_lcell_comb \instr_decoder|Equal15~0 (
// Equation(s):
// \instr_decoder|Equal15~0_combout  = (!\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & \instr_decoder|LS_nibble_of_ir [3])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|Equal15~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal15~0 .lut_mask = 16'h0400;
defparam \instr_decoder|Equal15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N10
cycloneive_lcell_comb \instr_decoder|Equal12~5 (
// Equation(s):
// \instr_decoder|Equal12~5_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (\instr_decoder|ir [5] & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~5 .lut_mask = 16'h1000;
defparam \instr_decoder|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N20
cycloneive_lcell_comb \instr_decoder|register_enables[3]~3 (
// Equation(s):
// \instr_decoder|register_enables[3]~3_combout  = (\sync_reset~reg0_q ) # ((\instr_decoder|Equal12~5_combout ) # ((\instr_decoder|Equal15~0_combout  & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal15~0_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|Equal12~5_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[3]~3 .lut_mask = 16'hFFF8;
defparam \instr_decoder|register_enables[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N19
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N0
cycloneive_lcell_comb \instr_decoder|Equal12~3 (
// Equation(s):
// \instr_decoder|Equal12~3_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~3 .lut_mask = 16'h0100;
defparam \instr_decoder|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N28
cycloneive_lcell_comb \instr_decoder|register_enables[1]~1 (
// Equation(s):
// \instr_decoder|register_enables[1]~1_combout  = (\sync_reset~reg0_q ) # ((\instr_decoder|Equal12~3_combout ) # ((\instr_decoder|Equal15~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal15~0_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|Equal12~3_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[1]~1 .lut_mask = 16'hFFF2;
defparam \instr_decoder|register_enables[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y2_N19
dffeas \comp_unit|x1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[1] .is_wysiwyg = "true";
defparam \comp_unit|x1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N30
cycloneive_lcell_comb \instr_decoder|always20~0 (
// Equation(s):
// \instr_decoder|always20~0_combout  = (\instr_decoder|LS_nibble_of_ir [0]) # ((\instr_decoder|LS_nibble_of_ir [1]) # (!\instr_decoder|LS_nibble_of_ir [2]))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\instr_decoder|LS_nibble_of_ir [1]),
	.cin(gnd),
	.combout(\instr_decoder|always20~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~0 .lut_mask = 16'hFFCF;
defparam \instr_decoder|always20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N28
cycloneive_lcell_comb \instr_decoder|source_register_select~1 (
// Equation(s):
// \instr_decoder|source_register_select~1_combout  = (\instr_decoder|ir [7] & (!\instr_decoder|ir [6] & ((\instr_decoder|Equal24~0_combout ) # (!\instr_decoder|always20~1_combout ))))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|Equal24~0_combout ),
	.datad(\instr_decoder|always20~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select~1 .lut_mask = 16'h2022;
defparam \instr_decoder|source_register_select~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N30
cycloneive_lcell_comb \instr_decoder|source_register_select~4 (
// Equation(s):
// \instr_decoder|source_register_select~4_combout  = (\instr_decoder|LS_nibble_of_ir [0] & ((\instr_decoder|source_register_select~1_combout ) # ((\instr_decoder|always20~0_combout  & \instr_decoder|always20~2_combout )))) # (!\instr_decoder|LS_nibble_of_ir 
// [0] & (\instr_decoder|always20~0_combout  & (\instr_decoder|always20~2_combout )))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(\instr_decoder|always20~0_combout ),
	.datac(\instr_decoder|always20~2_combout ),
	.datad(\instr_decoder|source_register_select~1_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select~4 .lut_mask = 16'hEAC0;
defparam \instr_decoder|source_register_select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N22
cycloneive_lcell_comb \instr_decoder|source_register_select[0]~2 (
// Equation(s):
// \instr_decoder|source_register_select[0]~2_combout  = (\instr_decoder|source_register_select~4_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|source_register_select~4_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[0]~2 .lut_mask = 16'h00F0;
defparam \instr_decoder|source_register_select[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N10
cycloneive_lcell_comb \comp_unit|Mux2~2 (
// Equation(s):
// \comp_unit|Mux2~2_combout  = (\instr_decoder|source_register_select[1]~3_combout  & (((\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & ((\instr_decoder|source_register_select[0]~2_combout  
// & (\comp_unit|x1 [1])) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|x0 [1])))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|x1 [1]),
	.datac(\comp_unit|x0 [1]),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~2 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N18
cycloneive_lcell_comb \comp_unit|Mux2~3 (
// Equation(s):
// \comp_unit|Mux2~3_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux2~2_combout  & ((\comp_unit|y1 [1]))) # (!\comp_unit|Mux2~2_combout  & (\comp_unit|y0 [1])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux2~2_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y0 [1]),
	.datac(\comp_unit|y1 [1]),
	.datad(\comp_unit|Mux2~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~3 .lut_mask = 16'hF588;
defparam \comp_unit|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N14
cycloneive_lcell_comb \comp_unit|Mux2~4 (
// Equation(s):
// \comp_unit|Mux2~4_combout  = (\comp_unit|Mux1~22_combout  & (\instr_decoder|source_register_select[3]~0_combout )) # (!\comp_unit|Mux1~22_combout  & ((\instr_decoder|source_register_select[3]~0_combout  & (\instr_decoder|LS_nibble_of_ir [1])) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux2~3_combout )))))

	.dataa(\comp_unit|Mux1~22_combout ),
	.datab(\instr_decoder|source_register_select[3]~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Mux2~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~4 .lut_mask = 16'hD9C8;
defparam \comp_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N10
cycloneive_lcell_comb \instr_decoder|Equal9~0 (
// Equation(s):
// \instr_decoder|Equal9~0_combout  = (\instr_decoder|ir [7] & (\instr_decoder|LS_nibble_of_ir [3] & (\instr_decoder|ir [5] & !\instr_decoder|ir [6])))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal9~0 .lut_mask = 16'h0080;
defparam \instr_decoder|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N20
cycloneive_lcell_comb \instr_decoder|Equal12~6 (
// Equation(s):
// \instr_decoder|Equal12~6_combout  = (\instr_decoder|ir [6] & (\instr_decoder|ir [4] & (!\instr_decoder|ir [5] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~6 .lut_mask = 16'h0008;
defparam \instr_decoder|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N28
cycloneive_lcell_comb \instr_decoder|register_enables[5]~5 (
// Equation(s):
// \instr_decoder|register_enables[5]~5_combout  = (\instr_decoder|Equal12~6_combout ) # ((\sync_reset~reg0_q ) # ((\instr_decoder|Equal9~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal9~0_combout ),
	.datab(\instr_decoder|Equal12~6_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[5]~5 .lut_mask = 16'hFCFE;
defparam \instr_decoder|register_enables[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N17
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N2
cycloneive_lcell_comb \instr_decoder|register_enables[4]~4 (
// Equation(s):
// \instr_decoder|register_enables[4]~4_combout  = (\sync_reset~reg0_q ) # ((!\instr_decoder|ir [5] & (\instr_decoder|ir [6] & \instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [5]),
	.datab(\instr_decoder|ir [6]),
	.datac(\instr_decoder|ir [7]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[4]~4 .lut_mask = 16'hFF40;
defparam \instr_decoder|register_enables[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y3_N11
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N5
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux3~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N6
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|i [0] & (\comp_unit|m [0] $ (VCC))) # (!\comp_unit|i [0] & (\comp_unit|m [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|i [0] & \comp_unit|m [0]))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N14
cycloneive_lcell_comb \instr_decoder|Equal12~7 (
// Equation(s):
// \instr_decoder|Equal12~7_combout  = (\instr_decoder|ir [6] & (!\instr_decoder|ir [4] & (\instr_decoder|ir [5] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~7 .lut_mask = 16'h0020;
defparam \instr_decoder|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N2
cycloneive_lcell_comb \instr_decoder|Equal5~0 (
// Equation(s):
// \instr_decoder|Equal5~0_combout  = (\instr_decoder|ir [7] & !\instr_decoder|ir [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\instr_decoder|ir [7]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~0 .lut_mask = 16'h00F0;
defparam \instr_decoder|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N26
cycloneive_lcell_comb \instr_decoder|Equal5~1 (
// Equation(s):
// \instr_decoder|Equal5~1_combout  = (\instr_decoder|ir [4] & (\instr_decoder|Equal5~0_combout  & (\instr_decoder|ir [5] & !\instr_decoder|LS_nibble_of_ir [3])))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|Equal5~0_combout ),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\instr_decoder|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal5~1 .lut_mask = 16'h0080;
defparam \instr_decoder|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N18
cycloneive_lcell_comb \instr_decoder|i_mux_select~0 (
// Equation(s):
// \instr_decoder|i_mux_select~0_combout  = (\instr_decoder|Equal12~7_combout ) # ((\instr_decoder|Equal5~1_combout ) # (\sync_reset~reg0_q ))

	.dataa(\instr_decoder|Equal12~7_combout ),
	.datab(gnd),
	.datac(\instr_decoder|Equal5~1_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\instr_decoder|i_mux_select~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|i_mux_select~0 .lut_mask = 16'hFFFA;
defparam \instr_decoder|i_mux_select~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N4
cycloneive_lcell_comb \instr_decoder|Equal12~8 (
// Equation(s):
// \instr_decoder|Equal12~8_combout  = (\instr_decoder|ir [6] & (\instr_decoder|ir [4] & (\instr_decoder|ir [5] & !\instr_decoder|ir [7])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [4]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [7]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~8 .lut_mask = 16'h0080;
defparam \instr_decoder|Equal12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N26
cycloneive_lcell_comb \instr_decoder|register_enables[6]~6 (
// Equation(s):
// \instr_decoder|register_enables[6]~6_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (\instr_decoder|LS_nibble_of_ir [1] & \instr_decoder|LS_nibble_of_ir [2]))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~6 .lut_mask = 16'hC000;
defparam \instr_decoder|register_enables[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N24
cycloneive_lcell_comb \instr_decoder|register_enables[6]~7 (
// Equation(s):
// \instr_decoder|register_enables[6]~7_combout  = (\instr_decoder|Equal5~0_combout  & ((\instr_decoder|register_enables[6]~6_combout ) # ((\instr_decoder|ir [4] & \instr_decoder|ir [5]))))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|Equal5~0_combout ),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|register_enables[6]~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~7 .lut_mask = 16'hCC80;
defparam \instr_decoder|register_enables[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N30
cycloneive_lcell_comb \instr_decoder|register_enables[6]~8 (
// Equation(s):
// \instr_decoder|register_enables[6]~8_combout  = (\instr_decoder|Equal12~7_combout ) # ((\instr_decoder|Equal12~8_combout ) # ((\sync_reset~reg0_q ) # (\instr_decoder|register_enables[6]~7_combout )))

	.dataa(\instr_decoder|Equal12~7_combout ),
	.datab(\instr_decoder|Equal12~8_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|register_enables[6]~7_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[6]~8 .lut_mask = 16'hFFFE;
defparam \instr_decoder|register_enables[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N7
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N8
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|m [1] & ((\comp_unit|i [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|i [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|m [1] & ((\comp_unit|i [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|m [1] & (!\comp_unit|i [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|i [1]))))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y2_N9
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N22
cycloneive_lcell_comb \comp_unit|Mux2~0 (
// Equation(s):
// \comp_unit|Mux2~0_combout  = (\instr_decoder|source_register_select[1]~3_combout  & (((\comp_unit|i [1]) # (\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & (\comp_unit|r [1] & 
// ((!\instr_decoder|source_register_select[0]~2_combout ))))

	.dataa(\comp_unit|r [1]),
	.datab(\comp_unit|i [1]),
	.datac(\instr_decoder|source_register_select[1]~3_combout ),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~0 .lut_mask = 16'hF0CA;
defparam \comp_unit|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N8
cycloneive_lcell_comb \instr_decoder|register_enables[7]~9 (
// Equation(s):
// \instr_decoder|register_enables[7]~9_combout  = (\instr_decoder|Equal12~8_combout ) # ((\sync_reset~reg0_q ) # ((\instr_decoder|Equal9~0_combout  & \instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal9~0_combout ),
	.datab(\instr_decoder|Equal12~8_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[7]~9 .lut_mask = 16'hFEFC;
defparam \instr_decoder|register_enables[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N16
cycloneive_lcell_comb \comp_unit|y0[2]~feeder (
// Equation(s):
// \comp_unit|y0[2]~feeder_combout  = \comp_unit|Mux1~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|y0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y0[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|y0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y2_N17
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|y0[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N17
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N5
dffeas \comp_unit|x1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[2] .is_wysiwyg = "true";
defparam \comp_unit|x1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N18
cycloneive_lcell_comb \instr_decoder|Equal12~2 (
// Equation(s):
// \instr_decoder|Equal12~2_combout  = (!\instr_decoder|ir [6] & (!\instr_decoder|ir [7] & (!\instr_decoder|ir [5] & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~2 .lut_mask = 16'h0001;
defparam \instr_decoder|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N26
cycloneive_lcell_comb \instr_decoder|register_enables[0]~0 (
// Equation(s):
// \instr_decoder|register_enables[0]~0_combout  = (\sync_reset~reg0_q ) # ((\instr_decoder|Equal12~2_combout ) # ((\instr_decoder|Equal13~0_combout  & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|Equal13~0_combout ),
	.datab(\instr_decoder|ir [4]),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|Equal12~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[0]~0 .lut_mask = 16'hFFF2;
defparam \instr_decoder|register_enables[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N25
dffeas \comp_unit|x0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[2] .is_wysiwyg = "true";
defparam \comp_unit|x0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N24
cycloneive_lcell_comb \comp_unit|Mux1~17 (
// Equation(s):
// \comp_unit|Mux1~17_combout  = (\instr_decoder|source_register_select[1]~3_combout  & (((\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & ((\instr_decoder|source_register_select[0]~2_combout  
// & (\comp_unit|x1 [2])) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|x0 [2])))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|x1 [2]),
	.datac(\comp_unit|x0 [2]),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~17 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N16
cycloneive_lcell_comb \comp_unit|Mux1~18 (
// Equation(s):
// \comp_unit|Mux1~18_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux1~17_combout  & ((\comp_unit|y1 [2]))) # (!\comp_unit|Mux1~17_combout  & (\comp_unit|y0 [2])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux1~17_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y0 [2]),
	.datac(\comp_unit|y1 [2]),
	.datad(\comp_unit|Mux1~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~18 .lut_mask = 16'hF588;
defparam \comp_unit|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y2_N6
cycloneive_lcell_comb \comp_unit|y[2]~3 (
// Equation(s):
// \comp_unit|y[2]~3_combout  = (\sync_reset~reg0_q  & (((\comp_unit|y0 [2])))) # (!\sync_reset~reg0_q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [2])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [2])))))

	.dataa(\comp_unit|y1 [2]),
	.datab(\comp_unit|y0 [2]),
	.datac(\sync_reset~reg0_q ),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~3 .lut_mask = 16'hCACC;
defparam \comp_unit|y[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N4
cycloneive_lcell_comb \comp_unit|x[2]~2 (
// Equation(s):
// \comp_unit|x[2]~2_combout  = (\sync_reset~reg0_q  & (\comp_unit|x0 [2])) # (!\sync_reset~reg0_q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [2]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [2]))))

	.dataa(\comp_unit|x0 [2]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x1 [2]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~2 .lut_mask = 16'hB8AA;
defparam \comp_unit|x[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\instr_decoder|LS_nibble_of_ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [1]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [1])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (((\comp_unit|y0 [1]))))

	.dataa(\comp_unit|y1 [1]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\comp_unit|y0 [1]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hF0B8;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y2_N29
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \comp_unit|x1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[3] .is_wysiwyg = "true";
defparam \comp_unit|x1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N7
dffeas \comp_unit|x0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[3] .is_wysiwyg = "true";
defparam \comp_unit|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N6
cycloneive_lcell_comb \comp_unit|Mux0~2 (
// Equation(s):
// \comp_unit|Mux0~2_combout  = (\instr_decoder|source_register_select[1]~3_combout  & (((\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & ((\instr_decoder|source_register_select[0]~2_combout  
// & (\comp_unit|x1 [3])) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|x0 [3])))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|x1 [3]),
	.datac(\comp_unit|x0 [3]),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~2 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N2
cycloneive_lcell_comb \comp_unit|Mux0~3 (
// Equation(s):
// \comp_unit|Mux0~3_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux0~2_combout  & ((\comp_unit|y1 [3]))) # (!\comp_unit|Mux0~2_combout  & (\comp_unit|y0 [3])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux0~2_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y0 [3]),
	.datac(\comp_unit|y1 [3]),
	.datad(\comp_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~3 .lut_mask = 16'hF588;
defparam \comp_unit|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N30
cycloneive_lcell_comb \comp_unit|Mux0~4 (
// Equation(s):
// \comp_unit|Mux0~4_combout  = (\comp_unit|Mux1~22_combout  & (((\instr_decoder|source_register_select[3]~0_combout )))) # (!\comp_unit|Mux1~22_combout  & ((\instr_decoder|source_register_select[3]~0_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux0~3_combout )))))

	.dataa(\comp_unit|Mux1~22_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\instr_decoder|source_register_select[3]~0_combout ),
	.datad(\comp_unit|Mux0~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~4 .lut_mask = 16'hE5E0;
defparam \comp_unit|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N7
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N10
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|i [2] $ (\comp_unit|m [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|i [2] & ((\comp_unit|m [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|i [2] & (\comp_unit|m [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|m [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N12
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|m [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|i [3]))

	.dataa(\comp_unit|m [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|i [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hA55A;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y2_N13
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y2_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\instr_decoder|register_enables[7]~9_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|Mux0~6_combout ,\comp_unit|Mux1~21_combout ,\comp_unit|Mux2~6_combout ,\comp_unit|Mux3~7_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_5vh1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N6
cycloneive_lcell_comb \comp_unit|alu_out[1]~9 (
// Equation(s):
// \comp_unit|alu_out[1]~9_combout  = (!\instr_decoder|LS_nibble_of_ir [0] & (!\comp_unit|alu_out[3]~8_combout  & !\sync_reset~reg0_q ))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|alu_out[3]~8_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~9 .lut_mask = 16'h0003;
defparam \comp_unit|alu_out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N14
cycloneive_lcell_comb \comp_unit|alu_out[1]~10 (
// Equation(s):
// \comp_unit|alu_out[1]~10_combout  = (\comp_unit|alu_out[3]~8_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(\comp_unit|alu_out[3]~8_combout ),
	.datac(gnd),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~10 .lut_mask = 16'h00CC;
defparam \comp_unit|alu_out[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N22
cycloneive_lcell_comb \comp_unit|x[3]~3 (
// Equation(s):
// \comp_unit|x[3]~3_combout  = (\sync_reset~reg0_q  & (\comp_unit|x0 [3])) # (!\sync_reset~reg0_q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [3]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [3]))))

	.dataa(\comp_unit|x0 [3]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x1 [3]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~3 .lut_mask = 16'hB8AA;
defparam \comp_unit|x[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N6
cycloneive_lcell_comb \comp_unit|alu_out~24 (
// Equation(s):
// \comp_unit|alu_out~24_combout  = (\comp_unit|x[3]~3_combout  & \comp_unit|y[3]~2_combout )

	.dataa(gnd),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~24 .lut_mask = 16'hCC00;
defparam \comp_unit|alu_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N5
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N13
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N12
cycloneive_lcell_comb \comp_unit|y[0]~0 (
// Equation(s):
// \comp_unit|y[0]~0_combout  = (\instr_decoder|LS_nibble_of_ir [3] & ((\sync_reset~reg0_q  & ((\comp_unit|y0 [0]))) # (!\sync_reset~reg0_q  & (\comp_unit|y1 [0])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (((\comp_unit|y0 [0]))))

	.dataa(\comp_unit|y1 [0]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\comp_unit|y0 [0]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~0 .lut_mask = 16'hF0B8;
defparam \comp_unit|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N21
dffeas \comp_unit|x0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[0] .is_wysiwyg = "true";
defparam \comp_unit|x0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N1
dffeas \comp_unit|x1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux3~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[0] .is_wysiwyg = "true";
defparam \comp_unit|x1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N0
cycloneive_lcell_comb \comp_unit|x[0]~0 (
// Equation(s):
// \comp_unit|x[0]~0_combout  = (\sync_reset~reg0_q  & (\comp_unit|x0 [0])) # (!\sync_reset~reg0_q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [0]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [0]))))

	.dataa(\comp_unit|x0 [0]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x1 [0]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~0 .lut_mask = 16'hB8AA;
defparam \comp_unit|x[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N12
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  & VCC))
// \comp_unit|Add2~1  = CARRY((\comp_unit|y[0]~0_combout  & \comp_unit|x[0]~0_combout ))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N14
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add2~1  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 )))) # (!\comp_unit|x[1]~1_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add2~1 ) # (GND)))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|x[1]~1_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~1_combout  & ((!\comp_unit|Add2~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N16
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|x[2]~2_combout  $ (\comp_unit|y[2]~3_combout  $ (!\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|x[2]~2_combout  & ((\comp_unit|y[2]~3_combout ) # (!\comp_unit|Add2~3 ))) # (!\comp_unit|x[2]~2_combout  & (\comp_unit|y[2]~3_combout  & !\comp_unit|Add2~3 )))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N18
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|x[3]~3_combout  $ (\comp_unit|Add2~5  $ (\comp_unit|y[3]~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'hC33C;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~0_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[3]~3_combout )))) # (!\comp_unit|y[0]~0_combout  & (!\comp_unit|x[2]~2_combout  & (\comp_unit|Mult0|auto_generated|le3a 
// [5])))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[3]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h1AB0;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[2]~2_combout  $ ((\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|y[0]~0_combout  & (((\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|x[1]~1_combout 
// ))))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h2878;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h5FA0;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [2] & (\comp_unit|Mult0|auto_generated|le4a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [2] & \comp_unit|Mult0|auto_generated|le4a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h0FF0;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5] $ (((\comp_unit|x[1]~1_combout ))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [5] & (!\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|x[1]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h5A22;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~2_combout  $ (((\comp_unit|y[2]~3_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (\comp_unit|x[0]~0_combout ))) # (!\comp_unit|y[2]~3_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] 
// & \comp_unit|x[0]~0_combout ))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[0]~0_combout ),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h17E8;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~0_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[1]~1_combout )))) # (!\comp_unit|y[0]~0_combout  & (!\comp_unit|x[0]~0_combout  & (\comp_unit|Mult0|auto_generated|le3a 
// [5])))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h1AB0;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[0]~0_combout  & \comp_unit|y[0]~0_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h66AA;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [0] & \comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (\comp_unit|Mult0|auto_generated|le4a [0] $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|op_1~0_combout  & ((\comp_unit|Mult0|auto_generated|le4a [0]) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|op_1~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [0] & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|le4a [1] & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [1]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N28
cycloneive_lcell_comb \comp_unit|Add0~1 (
// Equation(s):
// \comp_unit|Add0~1_combout  = \comp_unit|x[3]~3_combout  $ (((\comp_unit|x[2]~2_combout ) # ((\comp_unit|x[1]~1_combout ) # (\comp_unit|x[0]~0_combout ))))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(\comp_unit|x[1]~1_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~1 .lut_mask = 16'h3336;
defparam \comp_unit|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N0
cycloneive_lcell_comb \comp_unit|alu_out[3]~23 (
// Equation(s):
// \comp_unit|alu_out[3]~23_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~6_combout ) # ((\instr_decoder|LS_nibble_of_ir [1])))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((!\instr_decoder|LS_nibble_of_ir [1] & 
// \comp_unit|Add0~1_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Add0~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~23 .lut_mask = 16'hADA8;
defparam \comp_unit|alu_out[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N16
cycloneive_lcell_comb \comp_unit|alu_out[3]~25 (
// Equation(s):
// \comp_unit|alu_out[3]~25_combout  = (\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out[3]~23_combout  & (\comp_unit|alu_out~24_combout )) # (!\comp_unit|alu_out[3]~23_combout  & ((\comp_unit|Add2~6_combout ))))) # (!\instr_decoder|LS_nibble_of_ir 
// [1] & (((\comp_unit|alu_out[3]~23_combout ))))

	.dataa(\comp_unit|alu_out~24_combout ),
	.datab(\comp_unit|Add2~6_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|alu_out[3]~23_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~25 .lut_mask = 16'hAFC0;
defparam \comp_unit|alu_out[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~26 (
// Equation(s):
// \comp_unit|alu_out[3]~26_combout  = (\comp_unit|alu_out[1]~9_combout  & ((\comp_unit|alu_out[3]~25_combout ) # ((\comp_unit|r [3] & \comp_unit|alu_out[1]~10_combout )))) # (!\comp_unit|alu_out[1]~9_combout  & (\comp_unit|r [3] & 
// (\comp_unit|alu_out[1]~10_combout )))

	.dataa(\comp_unit|alu_out[1]~9_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|alu_out[1]~10_combout ),
	.datad(\comp_unit|alu_out[3]~25_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~26 .lut_mask = 16'hEAC0;
defparam \comp_unit|alu_out[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N2
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout  $ (VCC))) # (!\comp_unit|y[0]~0_combout  & ((\comp_unit|x[0]~0_combout ) # (GND)))
// \comp_unit|Add1~1  = CARRY((\comp_unit|x[0]~0_combout ) # (!\comp_unit|y[0]~0_combout ))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout(\comp_unit|Add1~1 ));
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h66DD;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N4
cycloneive_lcell_comb \comp_unit|Add1~2 (
// Equation(s):
// \comp_unit|Add1~2_combout  = (\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add1~1  & VCC)))) # (!\comp_unit|x[1]~1_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add1~1 ) # (GND))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add1~1 ))))
// \comp_unit|Add1~3  = CARRY((\comp_unit|x[1]~1_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add1~1 )) # (!\comp_unit|x[1]~1_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Add1~1 ))))

	.dataa(\comp_unit|x[1]~1_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~1 ),
	.combout(\comp_unit|Add1~2_combout ),
	.cout(\comp_unit|Add1~3 ));
// synopsys translate_off
defparam \comp_unit|Add1~2 .lut_mask = 16'h694D;
defparam \comp_unit|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N6
cycloneive_lcell_comb \comp_unit|Add1~4 (
// Equation(s):
// \comp_unit|Add1~4_combout  = ((\comp_unit|x[2]~2_combout  $ (\comp_unit|y[2]~3_combout  $ (\comp_unit|Add1~3 )))) # (GND)
// \comp_unit|Add1~5  = CARRY((\comp_unit|x[2]~2_combout  & ((!\comp_unit|Add1~3 ) # (!\comp_unit|y[2]~3_combout ))) # (!\comp_unit|x[2]~2_combout  & (!\comp_unit|y[2]~3_combout  & !\comp_unit|Add1~3 )))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(\comp_unit|y[2]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add1~3 ),
	.combout(\comp_unit|Add1~4_combout ),
	.cout(\comp_unit|Add1~5 ));
// synopsys translate_off
defparam \comp_unit|Add1~4 .lut_mask = 16'h962B;
defparam \comp_unit|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N8
cycloneive_lcell_comb \comp_unit|Add1~6 (
// Equation(s):
// \comp_unit|Add1~6_combout  = \comp_unit|x[3]~3_combout  $ (\comp_unit|Add1~5  $ (!\comp_unit|y[3]~2_combout ))

	.dataa(gnd),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(\comp_unit|Add1~5 ),
	.combout(\comp_unit|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~6 .lut_mask = 16'h3CC3;
defparam \comp_unit|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~3_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hC888;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~2_combout  & (\comp_unit|y[2]~3_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|x[3]~3_combout  & (\comp_unit|y[3]~2_combout  $ 
// (((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[3]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h5B20;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[3]~3_combout  $ (((\comp_unit|Mult0|auto_generated|le4a [5]))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((!\comp_unit|x[2]~2_combout  & \comp_unit|Mult0|auto_generated|le4a [5]))))

	.dataa(\comp_unit|x[3]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h5A30;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~1_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|y[2]~3_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|y[3]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hEC00;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5] $ (((\comp_unit|x[2]~2_combout ))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [5] & (!\comp_unit|x[1]~1_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h5A22;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~0_combout ) # (!\comp_unit|x[3]~3_combout )))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|x[3]~3_combout ),
	.datad(\comp_unit|y[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hCC0C;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [2] $ (\comp_unit|Mult0|auto_generated|le3a [4] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [2] & ((\comp_unit|Mult0|auto_generated|le3a [4]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [2] & 
// (\comp_unit|Mult0|auto_generated|le3a [4] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le4a [3] & ((\comp_unit|Mult0|auto_generated|le5a [1] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le4a [3] & ((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|le5a [1] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le5a [1]))))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datab(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [2] $ (\comp_unit|Mult0|auto_generated|le4a [4] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [2] & ((\comp_unit|Mult0|auto_generated|le4a [4]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [2] & 
// (\comp_unit|Mult0|auto_generated|le4a [4] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le4a [5] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le5a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h3CC3;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~0_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hC888;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|le5a [0] $ (\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|le5a [0] & ((\comp_unit|Mult0|auto_generated|op_1~4_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|le5a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~4_combout  & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~8_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (\comp_unit|Mult0|auto_generated|op_1~8_combout  & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y2_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|op_1~10_combout  $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h5AA5;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N10
cycloneive_lcell_comb \comp_unit|alu_out[3]~27 (
// Equation(s):
// \comp_unit|alu_out[3]~27_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (((\instr_decoder|LS_nibble_of_ir [1])))) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|Mult0|auto_generated|op_3~14_combout ))) # 
// (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Add1~6_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Add1~6_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~27 .lut_mask = 16'hF4A4;
defparam \comp_unit|alu_out[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N12
cycloneive_lcell_comb \comp_unit|alu_out[3]~28 (
// Equation(s):
// \comp_unit|alu_out[3]~28_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[3]~3_combout  $ (((\comp_unit|y[3]~2_combout ) # (\comp_unit|alu_out[3]~27_combout ))))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|alu_out[3]~27_combout 
// ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|x[3]~3_combout ),
	.datac(\comp_unit|y[3]~2_combout ),
	.datad(\comp_unit|alu_out[3]~27_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~28 .lut_mask = 16'h7728;
defparam \comp_unit|alu_out[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N22
cycloneive_lcell_comb \comp_unit|alu_out[3]~29 (
// Equation(s):
// \comp_unit|alu_out[3]~29_combout  = (\comp_unit|alu_out[3]~26_combout ) # ((\comp_unit|alu_out[1]~14_combout  & \comp_unit|alu_out[3]~28_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~14_combout ),
	.datac(\comp_unit|alu_out[3]~26_combout ),
	.datad(\comp_unit|alu_out[3]~28_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~29 .lut_mask = 16'hFCF0;
defparam \comp_unit|alu_out[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y3_N23
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N28
cycloneive_lcell_comb \comp_unit|Mux0~0 (
// Equation(s):
// \comp_unit|Mux0~0_combout  = (\instr_decoder|source_register_select[0]~2_combout  & (((\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\instr_decoder|source_register_select[1]~3_combout  
// & ((\comp_unit|i [3]))) # (!\instr_decoder|source_register_select[1]~3_combout  & (\comp_unit|r [3]))))

	.dataa(\comp_unit|r [3]),
	.datab(\comp_unit|i [3]),
	.datac(\instr_decoder|source_register_select[0]~2_combout ),
	.datad(\instr_decoder|source_register_select[1]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~0 .lut_mask = 16'hFC0A;
defparam \comp_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N18
cycloneive_lcell_comb \comp_unit|Mux0~1 (
// Equation(s):
// \comp_unit|Mux0~1_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|Mux0~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\comp_unit|Mux0~0_combout  & (\comp_unit|m [3])))) # 
// (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|Mux0~0_combout ))))

	.dataa(\instr_decoder|source_register_select[0]~2_combout ),
	.datab(\comp_unit|m [3]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\comp_unit|Mux0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~1 .lut_mask = 16'hF588;
defparam \comp_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N12
cycloneive_lcell_comb \comp_unit|Mux0~5 (
// Equation(s):
// \comp_unit|Mux0~5_combout  = (\comp_unit|Mux1~22_combout  & ((\comp_unit|Mux0~4_combout  & (\i_pins[3]~input_o )) # (!\comp_unit|Mux0~4_combout  & ((\comp_unit|Mux0~1_combout ))))) # (!\comp_unit|Mux1~22_combout  & (((\comp_unit|Mux0~4_combout ))))

	.dataa(\i_pins[3]~input_o ),
	.datab(\comp_unit|Mux1~22_combout ),
	.datac(\comp_unit|Mux0~4_combout ),
	.datad(\comp_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~5 .lut_mask = 16'hBCB0;
defparam \comp_unit|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N6
cycloneive_lcell_comb \comp_unit|Mux0~6 (
// Equation(s):
// \comp_unit|Mux0~6_combout  = (!\sync_reset~reg0_q  & \comp_unit|Mux0~5_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|Mux0~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux0~6 .lut_mask = 16'h3300;
defparam \comp_unit|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N3
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N28
cycloneive_lcell_comb \comp_unit|y[3]~2 (
// Equation(s):
// \comp_unit|y[3]~2_combout  = (\sync_reset~reg0_q  & (((\comp_unit|y0 [3])))) # (!\sync_reset~reg0_q  & ((\instr_decoder|LS_nibble_of_ir [3] & (\comp_unit|y1 [3])) # (!\instr_decoder|LS_nibble_of_ir [3] & ((\comp_unit|y0 [3])))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|y1 [3]),
	.datac(\comp_unit|y0 [3]),
	.datad(\instr_decoder|LS_nibble_of_ir [3]),
	.cin(gnd),
	.combout(\comp_unit|y[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~2 .lut_mask = 16'hE4F0;
defparam \comp_unit|y[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~2_combout  & ((\comp_unit|y[3]~2_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~3_combout ))))

	.dataa(\comp_unit|y[3]~2_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hC888;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N8
cycloneive_lcell_comb \comp_unit|alu_out[2]~20 (
// Equation(s):
// \comp_unit|alu_out[2]~20_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|LS_nibble_of_ir [1])) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|Mult0|auto_generated|op_3~12_combout )) # 
// (!\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|Add1~4_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.datad(\comp_unit|Add1~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~20 .lut_mask = 16'hD9C8;
defparam \comp_unit|alu_out[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N2
cycloneive_lcell_comb \comp_unit|alu_out[2]~21 (
// Equation(s):
// \comp_unit|alu_out[2]~21_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[2]~2_combout  $ (((\comp_unit|y[2]~3_combout ) # (\comp_unit|alu_out[2]~20_combout ))))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|alu_out[2]~20_combout 
// ))))

	.dataa(\comp_unit|y[2]~3_combout ),
	.datab(\comp_unit|x[2]~2_combout ),
	.datac(\comp_unit|alu_out[2]~20_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~21 .lut_mask = 16'h36F0;
defparam \comp_unit|alu_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N30
cycloneive_lcell_comb \comp_unit|Add0~0 (
// Equation(s):
// \comp_unit|Add0~0_combout  = \comp_unit|x[2]~2_combout  $ (((\comp_unit|x[1]~1_combout ) # (\comp_unit|x[0]~0_combout )))

	.dataa(\comp_unit|x[2]~2_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[1]~1_combout ),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add0~0 .lut_mask = 16'h555A;
defparam \comp_unit|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N22
cycloneive_lcell_comb \comp_unit|alu_out[2]~16 (
// Equation(s):
// \comp_unit|alu_out[2]~16_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (((\instr_decoder|LS_nibble_of_ir [2])))) # (!\instr_decoder|LS_nibble_of_ir [1] & ((\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~4_combout ))) # 
// (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add0~0_combout ))))

	.dataa(\comp_unit|Add0~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~16 .lut_mask = 16'hFC22;
defparam \comp_unit|alu_out[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N24
cycloneive_lcell_comb \comp_unit|alu_out~17 (
// Equation(s):
// \comp_unit|alu_out~17_combout  = (\comp_unit|x[2]~2_combout  & \comp_unit|y[2]~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|x[2]~2_combout ),
	.datad(\comp_unit|y[2]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~17 .lut_mask = 16'hF000;
defparam \comp_unit|alu_out~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N18
cycloneive_lcell_comb \comp_unit|alu_out[2]~18 (
// Equation(s):
// \comp_unit|alu_out[2]~18_combout  = (\comp_unit|alu_out[2]~16_combout  & ((\comp_unit|alu_out~17_combout ) # ((!\instr_decoder|LS_nibble_of_ir [1])))) # (!\comp_unit|alu_out[2]~16_combout  & (((\instr_decoder|LS_nibble_of_ir [1] & 
// \comp_unit|Add2~4_combout ))))

	.dataa(\comp_unit|alu_out[2]~16_combout ),
	.datab(\comp_unit|alu_out~17_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\comp_unit|Add2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~18 .lut_mask = 16'hDA8A;
defparam \comp_unit|alu_out[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N6
cycloneive_lcell_comb \comp_unit|alu_out[2]~19 (
// Equation(s):
// \comp_unit|alu_out[2]~19_combout  = (\comp_unit|alu_out[2]~18_combout  & ((\comp_unit|alu_out[1]~9_combout ) # ((\comp_unit|r [2] & \comp_unit|alu_out[1]~10_combout )))) # (!\comp_unit|alu_out[2]~18_combout  & (\comp_unit|r [2] & 
// (\comp_unit|alu_out[1]~10_combout )))

	.dataa(\comp_unit|alu_out[2]~18_combout ),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|alu_out[1]~10_combout ),
	.datad(\comp_unit|alu_out[1]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~19 .lut_mask = 16'hEAC0;
defparam \comp_unit|alu_out[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N28
cycloneive_lcell_comb \comp_unit|alu_out[2]~22 (
// Equation(s):
// \comp_unit|alu_out[2]~22_combout  = (\comp_unit|alu_out[2]~19_combout ) # ((\comp_unit|alu_out[1]~14_combout  & \comp_unit|alu_out[2]~21_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~14_combout ),
	.datac(\comp_unit|alu_out[2]~21_combout ),
	.datad(\comp_unit|alu_out[2]~19_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~22 .lut_mask = 16'hFFC0;
defparam \comp_unit|alu_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y3_N29
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|alu_out[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N26
cycloneive_lcell_comb \comp_unit|Mux1~15 (
// Equation(s):
// \comp_unit|Mux1~15_combout  = (\instr_decoder|source_register_select[0]~2_combout  & (((\instr_decoder|source_register_select[1]~3_combout )))) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\instr_decoder|source_register_select[1]~3_combout  
// & ((\comp_unit|i [2]))) # (!\instr_decoder|source_register_select[1]~3_combout  & (\comp_unit|r [2]))))

	.dataa(\comp_unit|r [2]),
	.datab(\instr_decoder|source_register_select[0]~2_combout ),
	.datac(\instr_decoder|source_register_select[1]~3_combout ),
	.datad(\comp_unit|i [2]),
	.cin(gnd),
	.combout(\comp_unit|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~15 .lut_mask = 16'hF2C2;
defparam \comp_unit|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N24
cycloneive_lcell_comb \comp_unit|Mux1~16 (
// Equation(s):
// \comp_unit|Mux1~16_combout  = (\comp_unit|Mux1~15_combout  & (((\data_mem|altsyncram_component|auto_generated|q_a [2]) # (!\instr_decoder|source_register_select[0]~2_combout )))) # (!\comp_unit|Mux1~15_combout  & (\comp_unit|m [2] & 
// ((\instr_decoder|source_register_select[0]~2_combout ))))

	.dataa(\comp_unit|Mux1~15_combout ),
	.datab(\comp_unit|m [2]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~16 .lut_mask = 16'hE4AA;
defparam \comp_unit|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N18
cycloneive_lcell_comb \comp_unit|Mux1~19 (
// Equation(s):
// \comp_unit|Mux1~19_combout  = (\instr_decoder|source_register_select[3]~0_combout  & (\comp_unit|Mux1~22_combout )) # (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux1~22_combout  & ((\comp_unit|Mux1~16_combout ))) # 
// (!\comp_unit|Mux1~22_combout  & (\comp_unit|Mux1~18_combout ))))

	.dataa(\instr_decoder|source_register_select[3]~0_combout ),
	.datab(\comp_unit|Mux1~22_combout ),
	.datac(\comp_unit|Mux1~18_combout ),
	.datad(\comp_unit|Mux1~16_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~19 .lut_mask = 16'hDC98;
defparam \comp_unit|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N16
cycloneive_lcell_comb \comp_unit|Mux1~20 (
// Equation(s):
// \comp_unit|Mux1~20_combout  = (\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux1~19_combout  & ((\i_pins[2]~input_o ))) # (!\comp_unit|Mux1~19_combout  & (\instr_decoder|LS_nibble_of_ir [2])))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (((\comp_unit|Mux1~19_combout ))))

	.dataa(\instr_decoder|source_register_select[3]~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\i_pins[2]~input_o ),
	.datad(\comp_unit|Mux1~19_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~20 .lut_mask = 16'hF588;
defparam \comp_unit|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N14
cycloneive_lcell_comb \comp_unit|Mux1~21 (
// Equation(s):
// \comp_unit|Mux1~21_combout  = (!\sync_reset~reg0_q  & \comp_unit|Mux1~20_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|Mux1~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux1~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux1~21 .lut_mask = 16'h3300;
defparam \comp_unit|Mux1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y2_N15
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Mux1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[5]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N11
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|Mux1~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\instr_decoder|i_mux_select~0_combout ),
	.ena(\instr_decoder|register_enables[6]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N12
cycloneive_lcell_comb \comp_unit|Mux2~1 (
// Equation(s):
// \comp_unit|Mux2~1_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|Mux2~0_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [1]))) # (!\comp_unit|Mux2~0_combout  & (\comp_unit|m [1])))) # 
// (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|Mux2~0_combout ))))

	.dataa(\comp_unit|m [1]),
	.datab(\instr_decoder|source_register_select[0]~2_combout ),
	.datac(\comp_unit|Mux2~0_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\comp_unit|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~1 .lut_mask = 16'hF838;
defparam \comp_unit|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N28
cycloneive_lcell_comb \comp_unit|Mux2~5 (
// Equation(s):
// \comp_unit|Mux2~5_combout  = (\comp_unit|Mux1~22_combout  & ((\comp_unit|Mux2~4_combout  & (\i_pins[1]~input_o )) # (!\comp_unit|Mux2~4_combout  & ((\comp_unit|Mux2~1_combout ))))) # (!\comp_unit|Mux1~22_combout  & (((\comp_unit|Mux2~4_combout ))))

	.dataa(\comp_unit|Mux1~22_combout ),
	.datab(\i_pins[1]~input_o ),
	.datac(\comp_unit|Mux2~4_combout ),
	.datad(\comp_unit|Mux2~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~5 .lut_mask = 16'hDAD0;
defparam \comp_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N16
cycloneive_lcell_comb \comp_unit|Mux2~6 (
// Equation(s):
// \comp_unit|Mux2~6_combout  = (!\sync_reset~reg0_q  & \comp_unit|Mux2~5_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|Mux2~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux2~6 .lut_mask = 16'h3300;
defparam \comp_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y2_N11
dffeas \comp_unit|x0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|Mux2~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[1] .is_wysiwyg = "true";
defparam \comp_unit|x0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y2_N18
cycloneive_lcell_comb \comp_unit|x[1]~1 (
// Equation(s):
// \comp_unit|x[1]~1_combout  = (\sync_reset~reg0_q  & (\comp_unit|x0 [1])) # (!\sync_reset~reg0_q  & ((\instr_decoder|ir [4] & ((\comp_unit|x1 [1]))) # (!\instr_decoder|ir [4] & (\comp_unit|x0 [1]))))

	.dataa(\comp_unit|x0 [1]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x1 [1]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\comp_unit|x[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~1 .lut_mask = 16'hB8AA;
defparam \comp_unit|x[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N2
cycloneive_lcell_comb \comp_unit|alu_out[1]~12 (
// Equation(s):
// \comp_unit|alu_out[1]~12_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|x[1]~1_combout  $ (((\instr_decoder|LS_nibble_of_ir [1]) # (\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\instr_decoder|LS_nibble_of_ir [2] & 
// (\instr_decoder|LS_nibble_of_ir [1]))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~12 .lut_mask = 16'h36AA;
defparam \comp_unit|alu_out[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N16
cycloneive_lcell_comb \comp_unit|alu_out[1]~13 (
// Equation(s):
// \comp_unit|alu_out[1]~13_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|alu_out[1]~12_combout )))) # (!\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|alu_out[1]~12_combout  & ((\comp_unit|Mult0|auto_generated|op_3~10_combout ))) # 
// (!\comp_unit|alu_out[1]~12_combout  & (\comp_unit|Add1~2_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\comp_unit|Add1~2_combout ),
	.datac(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.datad(\comp_unit|alu_out[1]~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~13 .lut_mask = 16'hFA44;
defparam \comp_unit|alu_out[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N12
cycloneive_lcell_comb \comp_unit|alu_out[1]~5 (
// Equation(s):
// \comp_unit|alu_out[1]~5_combout  = (\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|x[1]~1_combout  & (\comp_unit|Mult0|auto_generated|le3a [5]))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|x[1]~1_combout  $ (((\comp_unit|x[0]~0_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(\comp_unit|x[1]~1_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~5 .lut_mask = 16'h91C4;
defparam \comp_unit|alu_out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y3_N20
cycloneive_lcell_comb \comp_unit|alu_out[1]~6 (
// Equation(s):
// \comp_unit|alu_out[1]~6_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\comp_unit|Mult0|auto_generated|op_3~2_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|Add2~2_combout ))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(gnd),
	.datac(\comp_unit|Add2~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~6 .lut_mask = 16'hFA50;
defparam \comp_unit|alu_out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N30
cycloneive_lcell_comb \comp_unit|alu_out[1]~7 (
// Equation(s):
// \comp_unit|alu_out[1]~7_combout  = (\comp_unit|alu_out[1]~5_combout  & ((\comp_unit|alu_out[1]~6_combout ) # (\instr_decoder|LS_nibble_of_ir [1] $ (!\instr_decoder|LS_nibble_of_ir [2])))) # (!\comp_unit|alu_out[1]~5_combout  & 
// (\comp_unit|alu_out[1]~6_combout  & (\instr_decoder|LS_nibble_of_ir [1] $ (\instr_decoder|LS_nibble_of_ir [2]))))

	.dataa(\comp_unit|alu_out[1]~5_combout ),
	.datab(\comp_unit|alu_out[1]~6_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [1]),
	.datad(\instr_decoder|LS_nibble_of_ir [2]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~7 .lut_mask = 16'hACCA;
defparam \comp_unit|alu_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N24
cycloneive_lcell_comb \comp_unit|alu_out[1]~11 (
// Equation(s):
// \comp_unit|alu_out[1]~11_combout  = (\comp_unit|r [1] & ((\comp_unit|alu_out[1]~10_combout ) # ((\comp_unit|alu_out[1]~7_combout  & \comp_unit|alu_out[1]~9_combout )))) # (!\comp_unit|r [1] & (((\comp_unit|alu_out[1]~7_combout  & 
// \comp_unit|alu_out[1]~9_combout ))))

	.dataa(\comp_unit|r [1]),
	.datab(\comp_unit|alu_out[1]~10_combout ),
	.datac(\comp_unit|alu_out[1]~7_combout ),
	.datad(\comp_unit|alu_out[1]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~11 .lut_mask = 16'hF888;
defparam \comp_unit|alu_out[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N10
cycloneive_lcell_comb \comp_unit|alu_out[1]~15 (
// Equation(s):
// \comp_unit|alu_out[1]~15_combout  = (\comp_unit|alu_out[1]~11_combout ) # ((\comp_unit|alu_out[1]~14_combout  & \comp_unit|alu_out[1]~13_combout ))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[1]~14_combout ),
	.datac(\comp_unit|alu_out[1]~13_combout ),
	.datad(\comp_unit|alu_out[1]~11_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~15 .lut_mask = 16'hFFC0;
defparam \comp_unit|alu_out[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N20
cycloneive_lcell_comb \comp_unit|alu_out~30 (
// Equation(s):
// \comp_unit|alu_out~30_combout  = (\instr_decoder|LS_nibble_of_ir [2] & (\comp_unit|y[0]~0_combout  & (\comp_unit|x[0]~0_combout ))) # (!\instr_decoder|LS_nibble_of_ir [2] & (((\comp_unit|Add1~0_combout ))))

	.dataa(\comp_unit|y[0]~0_combout ),
	.datab(\comp_unit|x[0]~0_combout ),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|Add1~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~30 .lut_mask = 16'h8F80;
defparam \comp_unit|alu_out~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N10
cycloneive_lcell_comb \comp_unit|alu_out~31 (
// Equation(s):
// \comp_unit|alu_out~31_combout  = (\comp_unit|Add2~0_combout  & ((\comp_unit|alu_out~30_combout ) # (\instr_decoder|LS_nibble_of_ir [0] $ (!\instr_decoder|LS_nibble_of_ir [2])))) # (!\comp_unit|Add2~0_combout  & (\comp_unit|alu_out~30_combout  & 
// (\instr_decoder|LS_nibble_of_ir [0] $ (\instr_decoder|LS_nibble_of_ir [2]))))

	.dataa(\comp_unit|Add2~0_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\instr_decoder|LS_nibble_of_ir [2]),
	.datad(\comp_unit|alu_out~30_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~31 .lut_mask = 16'hBE82;
defparam \comp_unit|alu_out~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y3_N5
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|alu_out[0]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N4
cycloneive_lcell_comb \comp_unit|alu_out~0 (
// Equation(s):
// \comp_unit|alu_out~0_combout  = (\instr_decoder|LS_nibble_of_ir [3] & (\instr_decoder|LS_nibble_of_ir [0] $ ((\comp_unit|r [0])))) # (!\instr_decoder|LS_nibble_of_ir [3] & (((\comp_unit|x[0]~0_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\comp_unit|r [0]),
	.datad(\comp_unit|x[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~0 .lut_mask = 16'h7B48;
defparam \comp_unit|alu_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y3_N24
cycloneive_lcell_comb \comp_unit|alu_out~1 (
// Equation(s):
// \comp_unit|alu_out~1_combout  = (\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|Mult0|auto_generated|op_3~8_combout )) # (!\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|Mult0|auto_generated|op_3~0_combout )))

	.dataa(gnd),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~1 .lut_mask = 16'hF3C0;
defparam \comp_unit|alu_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N20
cycloneive_lcell_comb \comp_unit|alu_out~2 (
// Equation(s):
// \comp_unit|alu_out~2_combout  = (\instr_decoder|LS_nibble_of_ir [2] & ((\instr_decoder|LS_nibble_of_ir [0] & (!\comp_unit|alu_out~0_combout )) # (!\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|alu_out~1_combout ))))) # (!\instr_decoder|LS_nibble_of_ir 
// [2] & ((\instr_decoder|LS_nibble_of_ir [0] & ((\comp_unit|alu_out~1_combout ))) # (!\instr_decoder|LS_nibble_of_ir [0] & (\comp_unit|alu_out~0_combout ))))

	.dataa(\instr_decoder|LS_nibble_of_ir [2]),
	.datab(\instr_decoder|LS_nibble_of_ir [0]),
	.datac(\comp_unit|alu_out~0_combout ),
	.datad(\comp_unit|alu_out~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~2 .lut_mask = 16'h7E18;
defparam \comp_unit|alu_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N18
cycloneive_lcell_comb \comp_unit|alu_out~3 (
// Equation(s):
// \comp_unit|alu_out~3_combout  = (\instr_decoder|LS_nibble_of_ir [0] & ((\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out~2_combout ))) # (!\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|alu_out~31_combout )))) # (!\instr_decoder|LS_nibble_of_ir 
// [0] & ((\instr_decoder|LS_nibble_of_ir [1] & (\comp_unit|alu_out~31_combout )) # (!\instr_decoder|LS_nibble_of_ir [1] & ((\comp_unit|alu_out~2_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [0]),
	.datab(\instr_decoder|LS_nibble_of_ir [1]),
	.datac(\comp_unit|alu_out~31_combout ),
	.datad(\comp_unit|alu_out~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~3 .lut_mask = 16'hF960;
defparam \comp_unit|alu_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N8
cycloneive_lcell_comb \comp_unit|alu_out[0]~4 (
// Equation(s):
// \comp_unit|alu_out[0]~4_combout  = (!\sync_reset~reg0_q  & \comp_unit|alu_out~3_combout )

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|alu_out~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[0]~4 .lut_mask = 16'h5500;
defparam \comp_unit|alu_out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y3_N0
cycloneive_lcell_comb \comp_unit|Equal0~0 (
// Equation(s):
// \comp_unit|Equal0~0_combout  = (!\comp_unit|alu_out[1]~15_combout  & (!\comp_unit|alu_out[0]~4_combout  & (!\comp_unit|alu_out[3]~29_combout  & !\comp_unit|alu_out[2]~22_combout )))

	.dataa(\comp_unit|alu_out[1]~15_combout ),
	.datab(\comp_unit|alu_out[0]~4_combout ),
	.datac(\comp_unit|alu_out[3]~29_combout ),
	.datad(\comp_unit|alu_out[2]~22_combout ),
	.cin(gnd),
	.combout(\comp_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \comp_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y3_N1
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|Equal0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[4]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N28
cycloneive_lcell_comb \prog_sequencer|always16~0 (
// Equation(s):
// \prog_sequencer|always16~0_combout  = (!\sync_reset~reg0_q  & (!\comp_unit|r_eq_0~q  & \instr_decoder|Equal12~0_combout ))

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|always16~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|always16~0 .lut_mask = 16'h0300;
defparam \prog_sequencer|always16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N30
cycloneive_lcell_comb \prog_sequencer|cache_rdline[0]~0 (
// Equation(s):
// \prog_sequencer|cache_rdline[0]~0_combout  = (!\sync_reset~reg0_q  & (!\instr_decoder|Equal12~1_combout  & (!\prog_sequencer|always16~0_combout  & \prog_sequencer|Add1~6_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\instr_decoder|Equal12~1_combout ),
	.datac(\prog_sequencer|always16~0_combout ),
	.datad(\prog_sequencer|Add1~6_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdline[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdline[0]~0 .lut_mask = 16'h0100;
defparam \prog_sequencer|cache_rdline[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N28
cycloneive_lcell_comb \prog_sequencer|Mux1~0 (
// Equation(s):
// \prog_sequencer|Mux1~0_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|cache_rdline[1]~1_combout  & ((\prog_sequencer|tagID[3][1]~q ))) # (!\prog_sequencer|cache_rdline[1]~1_combout  & (\prog_sequencer|tagID[1][1]~q )))) # 
// (!\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|cache_rdline[1]~1_combout ))))

	.dataa(\prog_sequencer|tagID[1][1]~q ),
	.datab(\prog_sequencer|tagID[3][1]~q ),
	.datac(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux1~0 .lut_mask = 16'hCFA0;
defparam \prog_sequencer|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N22
cycloneive_lcell_comb \prog_sequencer|Mux1~1 (
// Equation(s):
// \prog_sequencer|Mux1~1_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|Mux1~0_combout )))) # (!\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|Mux1~0_combout  & (\prog_sequencer|tagID[2][1]~q )) # 
// (!\prog_sequencer|Mux1~0_combout  & ((\prog_sequencer|tagID[0][1]~q )))))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|tagID[2][1]~q ),
	.datac(\prog_sequencer|tagID[0][1]~q ),
	.datad(\prog_sequencer|Mux1~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux1~1 .lut_mask = 16'hEE50;
defparam \prog_sequencer|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N6
cycloneive_lcell_comb \prog_sequencer|Mux2~0 (
// Equation(s):
// \prog_sequencer|Mux2~0_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|cache_rdline[1]~1_combout )))) # (!\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|cache_rdline[1]~1_combout  & 
// (\prog_sequencer|tagID[2][0]~q )) # (!\prog_sequencer|cache_rdline[1]~1_combout  & ((\prog_sequencer|tagID[0][0]~q )))))

	.dataa(\prog_sequencer|tagID[2][0]~q ),
	.datab(\prog_sequencer|tagID[0][0]~q ),
	.datac(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux2~0 .lut_mask = 16'hFA0C;
defparam \prog_sequencer|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N4
cycloneive_lcell_comb \prog_sequencer|Mux2~1 (
// Equation(s):
// \prog_sequencer|Mux2~1_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|Mux2~0_combout  & (\prog_sequencer|tagID[3][0]~q )) # (!\prog_sequencer|Mux2~0_combout  & ((\prog_sequencer|tagID[1][0]~q ))))) # 
// (!\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|Mux2~0_combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|tagID[3][0]~q ),
	.datac(\prog_sequencer|tagID[1][0]~q ),
	.datad(\prog_sequencer|Mux2~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux2~1 .lut_mask = 16'hDDA0;
defparam \prog_sequencer|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N30
cycloneive_lcell_comb \prog_sequencer|start_hold~0 (
// Equation(s):
// \prog_sequencer|start_hold~0_combout  = (\prog_sequencer|Mux1~1_combout  & ((\prog_sequencer|pm_address[5]~1_combout  $ (\prog_sequencer|Mux2~1_combout )) # (!\prog_sequencer|pm_address[6]~2_combout ))) # (!\prog_sequencer|Mux1~1_combout  & 
// ((\prog_sequencer|pm_address[6]~2_combout ) # (\prog_sequencer|pm_address[5]~1_combout  $ (\prog_sequencer|Mux2~1_combout ))))

	.dataa(\prog_sequencer|Mux1~1_combout ),
	.datab(\prog_sequencer|pm_address[5]~1_combout ),
	.datac(\prog_sequencer|pm_address[6]~2_combout ),
	.datad(\prog_sequencer|Mux2~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~0 .lut_mask = 16'h7BDE;
defparam \prog_sequencer|start_hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y3_N12
cycloneive_lcell_comb \prog_sequencer|rom_address[0]~0 (
// Equation(s):
// \prog_sequencer|rom_address[0]~0_combout  = (!\prog_sequencer|cache_wroffset [0] & (!\prog_sequencer|reset_1shot~combout  & (!\prog_sequencer|start_hold~0_combout  & !\prog_sequencer|start_hold~1_combout )))

	.dataa(\prog_sequencer|cache_wroffset [0]),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|start_hold~0_combout ),
	.datad(\prog_sequencer|start_hold~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[0]~0 .lut_mask = 16'h0001;
defparam \prog_sequencer|rom_address[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N24
cycloneive_lcell_comb \cache|Mux1~2 (
// Equation(s):
// \cache|Mux1~2_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [54])))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [38]))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [54]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [38]),
	.cin(gnd),
	.combout(\cache|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~2 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N30
cycloneive_lcell_comb \cache|Mux1~3 (
// Equation(s):
// \cache|Mux1~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux1~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [62]))) # (!\cache|Mux1~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [46])))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux1~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [46]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [62]),
	.datad(\cache|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~3 .lut_mask = 16'hF388;
defparam \cache|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N12
cycloneive_lcell_comb \cache|Mux1~4 (
// Equation(s):
// \cache|Mux1~4_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [14])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [6]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [14]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\cache|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~4 .lut_mask = 16'hB9A8;
defparam \cache|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N24
cycloneive_lcell_comb \cache|Mux1~5 (
// Equation(s):
// \cache|Mux1~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux1~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [30]))) # (!\cache|Mux1~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [22])))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux1~4_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [22]),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [30]),
	.datad(\cache|Mux1~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~5 .lut_mask = 16'hF388;
defparam \cache|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N0
cycloneive_lcell_comb \cache|Mux1~6 (
// Equation(s):
// \cache|Mux1~6_combout  = (\prog_sequencer|Add1~4_combout  & ((\prog_sequencer|cache_rdoffset[2]~0_combout  & (\cache|Mux1~3_combout )) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\cache|Mux1~5_combout ))))) # (!\prog_sequencer|Add1~4_combout  & 
// (((\cache|Mux1~5_combout ))))

	.dataa(\prog_sequencer|Add1~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datac(\cache|Mux1~3_combout ),
	.datad(\cache|Mux1~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux1~6 .lut_mask = 16'hF780;
defparam \cache|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N12
cycloneive_lcell_comb \instr_decoder|ir~7 (
// Equation(s):
// \instr_decoder|ir~7_combout  = (\cache|Mux1~6_combout ) # ((\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|Equal1~0_combout ))) # (!\prog_sequencer|cache_wren~q  & (\prog_sequencer|rom_address[1]~19_combout )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|rom_address[1]~19_combout ),
	.datac(\prog_sequencer|Equal1~0_combout ),
	.datad(\cache|Mux1~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~7 .lut_mask = 16'hFF4E;
defparam \instr_decoder|ir~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N13
dffeas \instr_decoder|ir[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[6] .is_wysiwyg = "true";
defparam \instr_decoder|ir[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N22
cycloneive_lcell_comb \instr_decoder|Equal12~1 (
// Equation(s):
// \instr_decoder|Equal12~1_combout  = (\instr_decoder|ir [6] & (\instr_decoder|ir [7] & (\instr_decoder|ir [5] & !\instr_decoder|ir [4])))

	.dataa(\instr_decoder|ir [6]),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [4]),
	.cin(gnd),
	.combout(\instr_decoder|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal12~1 .lut_mask = 16'h0080;
defparam \instr_decoder|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N26
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~0 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~0_combout  = (!\instr_decoder|Equal12~1_combout  & (!\sync_reset~reg0_q  & ((\comp_unit|r_eq_0~q ) # (!\instr_decoder|Equal12~0_combout ))))

	.dataa(\instr_decoder|Equal12~1_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\instr_decoder|Equal12~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~0 .lut_mask = 16'h1011;
defparam \prog_sequencer|cache_rdoffset[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N14
cycloneive_lcell_comb \prog_sequencer|cache_rdoffset[2]~3 (
// Equation(s):
// \prog_sequencer|cache_rdoffset[2]~3_combout  = (\prog_sequencer|cache_rdoffset[2]~0_combout  & \prog_sequencer|Add1~4_combout )

	.dataa(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|Add1~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|cache_rdoffset[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|cache_rdoffset[2]~3 .lut_mask = 16'hAA00;
defparam \prog_sequencer|cache_rdoffset[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y3_N17
dffeas \prog_sequencer|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\prog_sequencer|cache_rdoffset[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[2] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N4
cycloneive_lcell_comb \cache|Mux4~2 (
// Equation(s):
// \cache|Mux4~2_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\prog_sequencer|cache_rdoffset[1]~2_combout )))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// ((\cache|ram|altsyncram_component|auto_generated|q_b [51]))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [35]))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [35]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [51]),
	.cin(gnd),
	.combout(\cache|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~2 .lut_mask = 16'hF2C2;
defparam \cache|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N22
cycloneive_lcell_comb \cache|Mux4~3 (
// Equation(s):
// \cache|Mux4~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux4~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [59])) # (!\cache|Mux4~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [43]))))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux4~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [59]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|Mux4~2_combout ),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [43]),
	.cin(gnd),
	.combout(\cache|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~3 .lut_mask = 16'hBCB0;
defparam \cache|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N8
cycloneive_lcell_comb \cache|Mux4~4 (
// Equation(s):
// \cache|Mux4~4_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [11])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [3]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [11]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\cache|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~4 .lut_mask = 16'hB9A8;
defparam \cache|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N12
cycloneive_lcell_comb \cache|Mux4~5 (
// Equation(s):
// \cache|Mux4~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux4~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [27])) # (!\cache|Mux4~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [19]))))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux4~4_combout ))))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\cache|ram|altsyncram_component|auto_generated|q_b [27]),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [19]),
	.datad(\cache|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~5 .lut_mask = 16'hDDA0;
defparam \cache|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N16
cycloneive_lcell_comb \cache|Mux4~6 (
// Equation(s):
// \cache|Mux4~6_combout  = (\prog_sequencer|Add1~4_combout  & ((\prog_sequencer|cache_rdoffset[2]~0_combout  & (\cache|Mux4~3_combout )) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\cache|Mux4~5_combout ))))) # (!\prog_sequencer|Add1~4_combout  & 
// (((\cache|Mux4~5_combout ))))

	.dataa(\prog_sequencer|Add1~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datac(\cache|Mux4~3_combout ),
	.datad(\cache|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cache|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux4~6 .lut_mask = 16'hF780;
defparam \cache|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y4_N14
cycloneive_lcell_comb \instr_decoder|ir~5 (
// Equation(s):
// \instr_decoder|ir~5_combout  = (\cache|Mux4~6_combout ) # ((\prog_sequencer|cache_wren~q  & (!\prog_sequencer|Equal1~0_combout )) # (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|rom_address[1]~19_combout ))))

	.dataa(\prog_sequencer|Equal1~0_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|rom_address[1]~19_combout ),
	.datad(\cache|Mux4~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~5 .lut_mask = 16'hFF74;
defparam \instr_decoder|ir~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y4_N15
dffeas \instr_decoder|LS_nibble_of_ir[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|LS_nibble_of_ir [3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|LS_nibble_of_ir[3] .is_wysiwyg = "true";
defparam \instr_decoder|LS_nibble_of_ir[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N26
cycloneive_lcell_comb \prog_sequencer|pm_address[7]~3 (
// Equation(s):
// \prog_sequencer|pm_address[7]~3_combout  = (!\sync_reset~reg0_q  & ((\prog_sequencer|pm_address~0_combout  & (\instr_decoder|LS_nibble_of_ir [3])) # (!\prog_sequencer|pm_address~0_combout  & ((\prog_sequencer|Add1~14_combout )))))

	.dataa(\instr_decoder|LS_nibble_of_ir [3]),
	.datab(\prog_sequencer|pm_address~0_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|Add1~14_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_address[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_address[7]~3 .lut_mask = 16'h0B08;
defparam \prog_sequencer|pm_address[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y5_N8
cycloneive_lcell_comb \prog_sequencer|end_hold (
// Equation(s):
// \prog_sequencer|end_hold~combout  = (\prog_sequencer|cache_wroffset [1] & (\prog_sequencer|cache_wroffset [2] & (\prog_sequencer|cache_wroffset [0] & \prog_sequencer|cache_wren~q )))

	.dataa(\prog_sequencer|cache_wroffset [1]),
	.datab(\prog_sequencer|cache_wroffset [2]),
	.datac(\prog_sequencer|cache_wroffset [0]),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|end_hold~combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|end_hold .lut_mask = 16'h8000;
defparam \prog_sequencer|end_hold .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N12
cycloneive_lcell_comb \prog_sequencer|valid~0 (
// Equation(s):
// \prog_sequencer|valid~0_combout  = (!\prog_sequencer|cache_rdline[0]~0_combout  & \prog_sequencer|end_hold~combout )

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(gnd),
	.datac(\prog_sequencer|end_hold~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~0 .lut_mask = 16'h5050;
defparam \prog_sequencer|valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N26
cycloneive_lcell_comb \prog_sequencer|valid~2 (
// Equation(s):
// \prog_sequencer|valid~2_combout  = (!\prog_sequencer|reset_1shot~combout  & ((\prog_sequencer|valid [0]) # ((\prog_sequencer|valid~0_combout  & !\prog_sequencer|cache_rdline[1]~1_combout ))))

	.dataa(\prog_sequencer|valid~0_combout ),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|valid [0]),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~2 .lut_mask = 16'h3032;
defparam \prog_sequencer|valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N27
dffeas \prog_sequencer|valid[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[0] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N6
cycloneive_lcell_comb \prog_sequencer|valid~3 (
// Equation(s):
// \prog_sequencer|valid~3_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & \prog_sequencer|end_hold~combout )

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(gnd),
	.datac(\prog_sequencer|end_hold~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~3 .lut_mask = 16'hA0A0;
defparam \prog_sequencer|valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N30
cycloneive_lcell_comb \prog_sequencer|valid~5 (
// Equation(s):
// \prog_sequencer|valid~5_combout  = (!\prog_sequencer|reset_1shot~combout  & ((\prog_sequencer|valid [1]) # ((!\prog_sequencer|cache_rdline[1]~1_combout  & \prog_sequencer|valid~3_combout ))))

	.dataa(\prog_sequencer|cache_rdline[1]~1_combout ),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|valid [1]),
	.datad(\prog_sequencer|valid~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~5_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~5 .lut_mask = 16'h3130;
defparam \prog_sequencer|valid~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N31
dffeas \prog_sequencer|valid[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[1] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N28
cycloneive_lcell_comb \prog_sequencer|valid~4 (
// Equation(s):
// \prog_sequencer|valid~4_combout  = (!\prog_sequencer|reset_1shot~combout  & ((\prog_sequencer|valid [3]) # ((\prog_sequencer|cache_rdline[1]~1_combout  & \prog_sequencer|valid~3_combout ))))

	.dataa(\prog_sequencer|cache_rdline[1]~1_combout ),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|valid [3]),
	.datad(\prog_sequencer|valid~3_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~4_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~4 .lut_mask = 16'h3230;
defparam \prog_sequencer|valid~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N29
dffeas \prog_sequencer|valid[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[3] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N8
cycloneive_lcell_comb \prog_sequencer|Mux3~0 (
// Equation(s):
// \prog_sequencer|Mux3~0_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|cache_rdline[1]~1_combout  & ((\prog_sequencer|valid [3]))) # (!\prog_sequencer|cache_rdline[1]~1_combout  & (\prog_sequencer|valid [1])))) # 
// (!\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|cache_rdline[1]~1_combout ))))

	.dataa(\prog_sequencer|valid [1]),
	.datab(\prog_sequencer|valid [3]),
	.datac(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux3~0 .lut_mask = 16'hCFA0;
defparam \prog_sequencer|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y4_N0
cycloneive_lcell_comb \prog_sequencer|valid~1 (
// Equation(s):
// \prog_sequencer|valid~1_combout  = (!\prog_sequencer|reset_1shot~combout  & ((\prog_sequencer|valid [2]) # ((\prog_sequencer|valid~0_combout  & \prog_sequencer|cache_rdline[1]~1_combout ))))

	.dataa(\prog_sequencer|valid~0_combout ),
	.datab(\prog_sequencer|reset_1shot~combout ),
	.datac(\prog_sequencer|valid [2]),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|valid~1 .lut_mask = 16'h3230;
defparam \prog_sequencer|valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y4_N1
dffeas \prog_sequencer|valid[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|valid~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|valid [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|valid[2] .is_wysiwyg = "true";
defparam \prog_sequencer|valid[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N14
cycloneive_lcell_comb \prog_sequencer|Mux3~1 (
// Equation(s):
// \prog_sequencer|Mux3~1_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|Mux3~0_combout )))) # (!\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|Mux3~0_combout  & ((\prog_sequencer|valid [2]))) # 
// (!\prog_sequencer|Mux3~0_combout  & (\prog_sequencer|valid [0]))))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|valid [0]),
	.datac(\prog_sequencer|Mux3~0_combout ),
	.datad(\prog_sequencer|valid [2]),
	.cin(gnd),
	.combout(\prog_sequencer|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux3~1 .lut_mask = 16'hF4A4;
defparam \prog_sequencer|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y3_N2
cycloneive_lcell_comb \prog_sequencer|Mux0~0 (
// Equation(s):
// \prog_sequencer|Mux0~0_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|cache_rdline[1]~1_combout )))) # (!\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|cache_rdline[1]~1_combout  & 
// (\prog_sequencer|tagID[2][2]~q )) # (!\prog_sequencer|cache_rdline[1]~1_combout  & ((\prog_sequencer|tagID[0][2]~q )))))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|tagID[2][2]~q ),
	.datac(\prog_sequencer|tagID[0][2]~q ),
	.datad(\prog_sequencer|cache_rdline[1]~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux0~0 .lut_mask = 16'hEE50;
defparam \prog_sequencer|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N16
cycloneive_lcell_comb \prog_sequencer|Mux0~1 (
// Equation(s):
// \prog_sequencer|Mux0~1_combout  = (\prog_sequencer|cache_rdline[0]~0_combout  & ((\prog_sequencer|Mux0~0_combout  & (\prog_sequencer|tagID[3][2]~q )) # (!\prog_sequencer|Mux0~0_combout  & ((\prog_sequencer|tagID[1][2]~q ))))) # 
// (!\prog_sequencer|cache_rdline[0]~0_combout  & (((\prog_sequencer|Mux0~0_combout ))))

	.dataa(\prog_sequencer|cache_rdline[0]~0_combout ),
	.datab(\prog_sequencer|tagID[3][2]~q ),
	.datac(\prog_sequencer|tagID[1][2]~q ),
	.datad(\prog_sequencer|Mux0~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Mux0~1 .lut_mask = 16'hDDA0;
defparam \prog_sequencer|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N24
cycloneive_lcell_comb \prog_sequencer|start_hold~1 (
// Equation(s):
// \prog_sequencer|start_hold~1_combout  = (\prog_sequencer|cache_wren~q  & (\prog_sequencer|pm_address[7]~3_combout  $ (((\prog_sequencer|Mux0~1_combout ))))) # (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|pm_address[7]~3_combout  $ 
// (\prog_sequencer|Mux0~1_combout )) # (!\prog_sequencer|Mux3~1_combout )))

	.dataa(\prog_sequencer|pm_address[7]~3_combout ),
	.datab(\prog_sequencer|cache_wren~q ),
	.datac(\prog_sequencer|Mux3~1_combout ),
	.datad(\prog_sequencer|Mux0~1_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|start_hold~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|start_hold~1 .lut_mask = 16'h57AB;
defparam \prog_sequencer|start_hold~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y3_N22
cycloneive_lcell_comb \prog_sequencer|rom_address[1]~19 (
// Equation(s):
// \prog_sequencer|rom_address[1]~19_combout  = (\prog_sequencer|start_hold~1_combout ) # ((\prog_sequencer|start_hold~0_combout ) # ((!\prog_sequencer|sync_reset_1~q  & \sync_reset~reg0_q )))

	.dataa(\prog_sequencer|sync_reset_1~q ),
	.datab(\prog_sequencer|start_hold~1_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|start_hold~0_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|rom_address[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|rom_address[1]~19 .lut_mask = 16'hFFDC;
defparam \prog_sequencer|rom_address[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y3_N4
cycloneive_lcell_comb \prog_sequencer|hold~0 (
// Equation(s):
// \prog_sequencer|hold~0_combout  = (\prog_sequencer|rom_address[1]~19_combout ) # ((!\prog_sequencer|Equal1~0_combout  & \prog_sequencer|cache_wren~q ))

	.dataa(\prog_sequencer|rom_address[1]~19_combout ),
	.datab(\prog_sequencer|Equal1~0_combout ),
	.datac(\prog_sequencer|cache_wren~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|hold~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold~0 .lut_mask = 16'hBABA;
defparam \prog_sequencer|hold~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y3_N5
dffeas \prog_sequencer|cache_wren (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|hold~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|cache_wren~q ),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|cache_wren .is_wysiwyg = "true";
defparam \prog_sequencer|cache_wren .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y5_N18
cycloneive_lcell_comb \cache|Mux0~4 (
// Equation(s):
// \cache|Mux0~4_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\prog_sequencer|cache_rdoffset[1]~2_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [15])))) # (!\prog_sequencer|cache_rdoffset[0]~1_combout  & 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [7]))))

	.dataa(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [15]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\cache|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~4 .lut_mask = 16'hB9A8;
defparam \cache|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N14
cycloneive_lcell_comb \cache|Mux0~5 (
// Equation(s):
// \cache|Mux0~5_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\cache|Mux0~4_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [31])) # (!\cache|Mux0~4_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [23]))))) # 
// (!\prog_sequencer|cache_rdoffset[1]~2_combout  & (((\cache|Mux0~4_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [31]),
	.datab(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [23]),
	.datad(\cache|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~5 .lut_mask = 16'hBBC0;
defparam \cache|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N18
cycloneive_lcell_comb \cache|Mux0~2 (
// Equation(s):
// \cache|Mux0~2_combout  = (\prog_sequencer|cache_rdoffset[1]~2_combout  & ((\prog_sequencer|cache_rdoffset[0]~1_combout ) # ((\cache|ram|altsyncram_component|auto_generated|q_b [55])))) # (!\prog_sequencer|cache_rdoffset[1]~2_combout  & 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [39])))

	.dataa(\prog_sequencer|cache_rdoffset[1]~2_combout ),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [39]),
	.datad(\cache|ram|altsyncram_component|auto_generated|q_b [55]),
	.cin(gnd),
	.combout(\cache|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~2 .lut_mask = 16'hBA98;
defparam \cache|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N20
cycloneive_lcell_comb \cache|Mux0~3 (
// Equation(s):
// \cache|Mux0~3_combout  = (\prog_sequencer|cache_rdoffset[0]~1_combout  & ((\cache|Mux0~2_combout  & (\cache|ram|altsyncram_component|auto_generated|q_b [63])) # (!\cache|Mux0~2_combout  & ((\cache|ram|altsyncram_component|auto_generated|q_b [47]))))) # 
// (!\prog_sequencer|cache_rdoffset[0]~1_combout  & (((\cache|Mux0~2_combout ))))

	.dataa(\cache|ram|altsyncram_component|auto_generated|q_b [63]),
	.datab(\prog_sequencer|cache_rdoffset[0]~1_combout ),
	.datac(\cache|ram|altsyncram_component|auto_generated|q_b [47]),
	.datad(\cache|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~3 .lut_mask = 16'hBBC0;
defparam \cache|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N2
cycloneive_lcell_comb \cache|Mux0~6 (
// Equation(s):
// \cache|Mux0~6_combout  = (\prog_sequencer|Add1~4_combout  & ((\prog_sequencer|cache_rdoffset[2]~0_combout  & ((\cache|Mux0~3_combout ))) # (!\prog_sequencer|cache_rdoffset[2]~0_combout  & (\cache|Mux0~5_combout )))) # (!\prog_sequencer|Add1~4_combout  & 
// (((\cache|Mux0~5_combout ))))

	.dataa(\prog_sequencer|Add1~4_combout ),
	.datab(\prog_sequencer|cache_rdoffset[2]~0_combout ),
	.datac(\cache|Mux0~5_combout ),
	.datad(\cache|Mux0~3_combout ),
	.cin(gnd),
	.combout(\cache|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cache|Mux0~6 .lut_mask = 16'hF870;
defparam \cache|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N10
cycloneive_lcell_comb \instr_decoder|ir~3 (
// Equation(s):
// \instr_decoder|ir~3_combout  = (\cache|Mux0~6_combout ) # ((\prog_sequencer|cache_wren~q  & ((!\prog_sequencer|Equal1~0_combout ))) # (!\prog_sequencer|cache_wren~q  & (\prog_sequencer|rom_address[1]~19_combout )))

	.dataa(\prog_sequencer|cache_wren~q ),
	.datab(\prog_sequencer|rom_address[1]~19_combout ),
	.datac(\prog_sequencer|Equal1~0_combout ),
	.datad(\cache|Mux0~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|ir~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|ir~3 .lut_mask = 16'hFF4E;
defparam \instr_decoder|ir~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y4_N11
dffeas \instr_decoder|ir[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_decoder|ir~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instr_decoder|ir [7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_decoder|ir[7] .is_wysiwyg = "true";
defparam \instr_decoder|ir[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N8
cycloneive_lcell_comb \instr_decoder|source_register_select[3]~0 (
// Equation(s):
// \instr_decoder|source_register_select[3]~0_combout  = (\sync_reset~reg0_q ) # (((\instr_decoder|always20~0_combout  & \instr_decoder|always20~2_combout )) # (!\instr_decoder|ir [7]))

	.dataa(\sync_reset~reg0_q ),
	.datab(\instr_decoder|ir [7]),
	.datac(\instr_decoder|always20~0_combout ),
	.datad(\instr_decoder|always20~2_combout ),
	.cin(gnd),
	.combout(\instr_decoder|source_register_select[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|source_register_select[3]~0 .lut_mask = 16'hFBBB;
defparam \instr_decoder|source_register_select[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N20
cycloneive_lcell_comb \comp_unit|Mux3~3 (
// Equation(s):
// \comp_unit|Mux3~3_combout  = (\instr_decoder|source_register_select[1]~3_combout  & (((\instr_decoder|source_register_select[0]~2_combout )))) # (!\instr_decoder|source_register_select[1]~3_combout  & ((\instr_decoder|source_register_select[0]~2_combout  
// & (\comp_unit|x1 [0])) # (!\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|x0 [0])))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|x1 [0]),
	.datac(\comp_unit|x0 [0]),
	.datad(\instr_decoder|source_register_select[0]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~3 .lut_mask = 16'hEE50;
defparam \comp_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N4
cycloneive_lcell_comb \comp_unit|Mux3~4 (
// Equation(s):
// \comp_unit|Mux3~4_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\comp_unit|Mux3~3_combout  & ((\comp_unit|y1 [0]))) # (!\comp_unit|Mux3~3_combout  & (\comp_unit|y0 [0])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (((\comp_unit|Mux3~3_combout ))))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\comp_unit|y0 [0]),
	.datac(\comp_unit|y1 [0]),
	.datad(\comp_unit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~4 .lut_mask = 16'hF588;
defparam \comp_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y2_N0
cycloneive_lcell_comb \comp_unit|Mux3~1 (
// Equation(s):
// \comp_unit|Mux3~1_combout  = (\instr_decoder|source_register_select[1]~3_combout  & ((\instr_decoder|source_register_select[0]~2_combout ) # ((\comp_unit|i [0])))) # (!\instr_decoder|source_register_select[1]~3_combout  & 
// (!\instr_decoder|source_register_select[0]~2_combout  & (\comp_unit|r [0])))

	.dataa(\instr_decoder|source_register_select[1]~3_combout ),
	.datab(\instr_decoder|source_register_select[0]~2_combout ),
	.datac(\comp_unit|r [0]),
	.datad(\comp_unit|i [0]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~1 .lut_mask = 16'hBA98;
defparam \comp_unit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N0
cycloneive_lcell_comb \comp_unit|Mux3~2 (
// Equation(s):
// \comp_unit|Mux3~2_combout  = (\instr_decoder|source_register_select[0]~2_combout  & ((\comp_unit|Mux3~1_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [0]))) # (!\comp_unit|Mux3~1_combout  & (\comp_unit|m [0])))) # 
// (!\instr_decoder|source_register_select[0]~2_combout  & (((\comp_unit|Mux3~1_combout ))))

	.dataa(\instr_decoder|source_register_select[0]~2_combout ),
	.datab(\comp_unit|m [0]),
	.datac(\comp_unit|Mux3~1_combout ),
	.datad(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~2 .lut_mask = 16'hF858;
defparam \comp_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N2
cycloneive_lcell_comb \comp_unit|Mux3~5 (
// Equation(s):
// \comp_unit|Mux3~5_combout  = (\instr_decoder|source_register_select[3]~0_combout  & (\comp_unit|Mux1~22_combout )) # (!\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux1~22_combout  & ((\comp_unit|Mux3~2_combout ))) # 
// (!\comp_unit|Mux1~22_combout  & (\comp_unit|Mux3~4_combout ))))

	.dataa(\instr_decoder|source_register_select[3]~0_combout ),
	.datab(\comp_unit|Mux1~22_combout ),
	.datac(\comp_unit|Mux3~4_combout ),
	.datad(\comp_unit|Mux3~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~5 .lut_mask = 16'hDC98;
defparam \comp_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N20
cycloneive_lcell_comb \comp_unit|Mux3~6 (
// Equation(s):
// \comp_unit|Mux3~6_combout  = (\instr_decoder|source_register_select[3]~0_combout  & ((\comp_unit|Mux3~5_combout  & (\i_pins[0]~input_o )) # (!\comp_unit|Mux3~5_combout  & ((\instr_decoder|LS_nibble_of_ir [0]))))) # 
// (!\instr_decoder|source_register_select[3]~0_combout  & (((\comp_unit|Mux3~5_combout ))))

	.dataa(\instr_decoder|source_register_select[3]~0_combout ),
	.datab(\i_pins[0]~input_o ),
	.datac(\instr_decoder|LS_nibble_of_ir [0]),
	.datad(\comp_unit|Mux3~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~6 .lut_mask = 16'hDDA0;
defparam \comp_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y2_N4
cycloneive_lcell_comb \comp_unit|Mux3~7 (
// Equation(s):
// \comp_unit|Mux3~7_combout  = (!\sync_reset~reg0_q  & \comp_unit|Mux3~6_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|Mux3~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mux3~7 .lut_mask = 16'h3300;
defparam \comp_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N20
cycloneive_lcell_comb \comp_unit|o_reg[0]~feeder (
// Equation(s):
// \comp_unit|o_reg[0]~feeder_combout  = \comp_unit|Mux3~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N18
cycloneive_lcell_comb \instr_decoder|register_enables[8]~10 (
// Equation(s):
// \instr_decoder|register_enables[8]~10_combout  = (\instr_decoder|ir [7] & (!\instr_decoder|LS_nibble_of_ir [3] & (\instr_decoder|ir [5] & !\instr_decoder|ir [6]))) # (!\instr_decoder|ir [7] & (((!\instr_decoder|ir [5] & \instr_decoder|ir [6]))))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[8]~10 .lut_mask = 16'h0520;
defparam \instr_decoder|register_enables[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N0
cycloneive_lcell_comb \instr_decoder|register_enables[8]~11 (
// Equation(s):
// \instr_decoder|register_enables[8]~11_combout  = (\sync_reset~reg0_q ) # ((!\instr_decoder|ir [4] & \instr_decoder|register_enables[8]~10_combout ))

	.dataa(\instr_decoder|ir [4]),
	.datab(\instr_decoder|register_enables[8]~10_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_decoder|register_enables[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|register_enables[8]~11 .lut_mask = 16'hF4F4;
defparam \instr_decoder|register_enables[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N21
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N26
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|Mux2~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux2~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N27
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N0
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|Mux1~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux1~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N1
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N14
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|Mux0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|Mux0~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y2_N15
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instr_decoder|register_enables[8]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N10
cycloneive_lcell_comb \instr_decoder|always20~3 (
// Equation(s):
// \instr_decoder|always20~3_combout  = (!\instr_decoder|LS_nibble_of_ir [1] & !\instr_decoder|LS_nibble_of_ir [0])

	.dataa(\instr_decoder|LS_nibble_of_ir [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\instr_decoder|LS_nibble_of_ir [0]),
	.cin(gnd),
	.combout(\instr_decoder|always20~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|always20~3 .lut_mask = 16'h0055;
defparam \instr_decoder|always20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N22
cycloneive_lcell_comb \instr_decoder|Equal0~0 (
// Equation(s):
// \instr_decoder|Equal0~0_combout  = (\instr_decoder|ir [7] & (\instr_decoder|LS_nibble_of_ir [3] & (!\instr_decoder|ir [5] & \instr_decoder|ir [6])))

	.dataa(\instr_decoder|ir [7]),
	.datab(\instr_decoder|LS_nibble_of_ir [3]),
	.datac(\instr_decoder|ir [5]),
	.datad(\instr_decoder|ir [6]),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~0 .lut_mask = 16'h0800;
defparam \instr_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N24
cycloneive_lcell_comb \instr_decoder|Equal0~1 (
// Equation(s):
// \instr_decoder|Equal0~1_combout  = (\instr_decoder|always20~3_combout  & (!\instr_decoder|LS_nibble_of_ir [2] & (!\instr_decoder|ir [4] & \instr_decoder|Equal0~0_combout )))

	.dataa(\instr_decoder|always20~3_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal0~1 .lut_mask = 16'h0200;
defparam \instr_decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N12
cycloneive_lcell_comb \instr_decoder|Equal1~0 (
// Equation(s):
// \instr_decoder|Equal1~0_combout  = (\instr_decoder|Equal0~0_combout  & (!\instr_decoder|ir [4] & \instr_decoder|register_enables[6]~6_combout ))

	.dataa(\instr_decoder|Equal0~0_combout ),
	.datab(gnd),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|register_enables[6]~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal1~0 .lut_mask = 16'h0A00;
defparam \instr_decoder|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y2_N30
cycloneive_lcell_comb \instr_decoder|Equal2~0 (
// Equation(s):
// \instr_decoder|Equal2~0_combout  = (\instr_decoder|always20~3_combout  & (!\instr_decoder|LS_nibble_of_ir [2] & (\instr_decoder|ir [4] & \instr_decoder|Equal0~0_combout )))

	.dataa(\instr_decoder|always20~3_combout ),
	.datab(\instr_decoder|LS_nibble_of_ir [2]),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal2~0 .lut_mask = 16'h2000;
defparam \instr_decoder|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y3_N6
cycloneive_lcell_comb \instr_decoder|Equal3~0 (
// Equation(s):
// \instr_decoder|Equal3~0_combout  = (\instr_decoder|Equal0~0_combout  & (\instr_decoder|ir [4] & \instr_decoder|register_enables[6]~6_combout ))

	.dataa(\instr_decoder|Equal0~0_combout ),
	.datab(gnd),
	.datac(\instr_decoder|ir [4]),
	.datad(\instr_decoder|register_enables[6]~6_combout ),
	.cin(gnd),
	.combout(\instr_decoder|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_decoder|Equal3~0 .lut_mask = 16'hA000;
defparam \instr_decoder|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y4_N16
cycloneive_lcell_comb \prog_sequencer|hold_out~0 (
// Equation(s):
// \prog_sequencer|hold_out~0_combout  = (\prog_sequencer|cache_wren~q  & (!\prog_sequencer|Equal1~0_combout )) # (!\prog_sequencer|cache_wren~q  & ((\prog_sequencer|rom_address[1]~19_combout )))

	.dataa(\prog_sequencer|Equal1~0_combout ),
	.datab(\prog_sequencer|rom_address[1]~19_combout ),
	.datac(gnd),
	.datad(\prog_sequencer|cache_wren~q ),
	.cin(gnd),
	.combout(\prog_sequencer|hold_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|hold_out~0 .lut_mask = 16'h55CC;
defparam \prog_sequencer|hold_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign data_bus[0] = \data_bus[0]~output_o ;

assign data_bus[1] = \data_bus[1]~output_o ;

assign data_bus[2] = \data_bus[2]~output_o ;

assign data_bus[3] = \data_bus[3]~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign rom_address[0] = \rom_address[0]~output_o ;

assign rom_address[1] = \rom_address[1]~output_o ;

assign rom_address[2] = \rom_address[2]~output_o ;

assign rom_address[3] = \rom_address[3]~output_o ;

assign rom_address[4] = \rom_address[4]~output_o ;

assign rom_address[5] = \rom_address[5]~output_o ;

assign rom_address[6] = \rom_address[6]~output_o ;

assign rom_address[7] = \rom_address[7]~output_o ;

assign cache_data[0] = \cache_data[0]~output_o ;

assign cache_data[1] = \cache_data[1]~output_o ;

assign cache_data[2] = \cache_data[2]~output_o ;

assign cache_data[3] = \cache_data[3]~output_o ;

assign cache_data[4] = \cache_data[4]~output_o ;

assign cache_data[5] = \cache_data[5]~output_o ;

assign cache_data[6] = \cache_data[6]~output_o ;

assign cache_data[7] = \cache_data[7]~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign pm_address[0] = \pm_address[0]~output_o ;

assign pm_address[1] = \pm_address[1]~output_o ;

assign pm_address[2] = \pm_address[2]~output_o ;

assign pm_address[3] = \pm_address[3]~output_o ;

assign pm_address[4] = \pm_address[4]~output_o ;

assign pm_address[5] = \pm_address[5]~output_o ;

assign pm_address[6] = \pm_address[6]~output_o ;

assign pm_address[7] = \pm_address[7]~output_o ;

assign register_enables[0] = \register_enables[0]~output_o ;

assign register_enables[1] = \register_enables[1]~output_o ;

assign register_enables[2] = \register_enables[2]~output_o ;

assign register_enables[3] = \register_enables[3]~output_o ;

assign register_enables[4] = \register_enables[4]~output_o ;

assign register_enables[5] = \register_enables[5]~output_o ;

assign register_enables[6] = \register_enables[6]~output_o ;

assign register_enables[7] = \register_enables[7]~output_o ;

assign register_enables[8] = \register_enables[8]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign start_hold = \start_hold~output_o ;

assign end_hold = \end_hold~output_o ;

assign hold = \hold~output_o ;

assign hold_out = \hold_out~output_o ;

assign cache_wren = \cache_wren~output_o ;

assign reset_1shot = \reset_1shot~output_o ;

assign sync_reset_1 = \sync_reset_1~output_o ;

assign sync_reset = \sync_reset~output_o ;

assign cache_wroffset[0] = \cache_wroffset[0]~output_o ;

assign cache_wroffset[1] = \cache_wroffset[1]~output_o ;

assign cache_wroffset[2] = \cache_wroffset[2]~output_o ;

assign cache_rdoffset[0] = \cache_rdoffset[0]~output_o ;

assign cache_rdoffset[1] = \cache_rdoffset[1]~output_o ;

assign cache_rdoffset[2] = \cache_rdoffset[2]~output_o ;

assign hold_count[0] = \hold_count[0]~output_o ;

assign hold_count[1] = \hold_count[1]~output_o ;

assign hold_count[2] = \hold_count[2]~output_o ;

assign cache_rdline[0] = \cache_rdline[0]~output_o ;

assign cache_rdline[1] = \cache_rdline[1]~output_o ;

assign cache_wrline[0] = \cache_wrline[0]~output_o ;

assign cache_wrline[1] = \cache_wrline[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
