<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUAsmPrinter.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUAsmPrinter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUAsmPrinter.cpp - AMDGPU assembly printer --------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// The AMDGPUAsmPrinter is used to print both assembly string and also binary</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// code.  When passed an MCAsmStreamer it prints assembly and when passed</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/// an MCObjectStreamer it outputs binary code.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUAsmPrinter_8h.html">AMDGPUAsmPrinter.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstPrinter_8h.html">MCTargetDesc/AMDGPUInstPrinter.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetStreamer_8h.html">MCTargetDesc/AMDGPUTargetStreamer.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600AsmPrinter_8h.html">R600AsmPrinter.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600Defines_8h.html">R600Defines.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetInfo_8h.html">TargetInfo/AMDGPUTargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BinaryFormat_2ELF_8h.html">llvm/BinaryFormat/ELF.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAssembler_8h.html">llvm/MC/MCAssembler.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSectionELF_8h.html">llvm/MC/MCSectionELF.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCStreamer_8h.html">llvm/MC/MCStreamer.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMetadata_8h.html">llvm/Support/AMDGPUMetadata.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetParser_8h.html">llvm/Support/TargetParser.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLoweringObjectFile_8h.html">llvm/Target/TargetLoweringObjectFile.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html">llvm::AMDGPU::HSAMD</a>;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">// TODO: This should get the default rounding mode from the kernel. We just set</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">// the default here, but this could change if the OpenCL rounding mode pragmas</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">// are used.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// The denormal mode here should match what is reported by the OpenCL runtime</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// for the CL_FP_DENORM bit from CL_DEVICE_{HALF|SINGLE|DOUBLE}_FP_CONFIG, but</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// can also be override to flush with the -cl-denorms-are-zero compiler flag.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// AMD OpenCL only sets flush none and reports CL_FP_DENORM for double</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// precision, and leaves single precision to flush all and does not report</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">// CL_FP_DENORM for CL_DEVICE_SINGLE_FP_CONFIG. Mesa&#39;s OpenCL currently reports</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// CL_FP_DENORM for both.</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">// FIXME: It seems some instructions do not support single precision denormals</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// regardless of the mode (exp_*_f32, rcp_*_f32, rsq_*_f32, rsq_*f32, sqrt_f32,</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// and sin_f32, cos_f32 on most parts).</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">// We want to use these instructions, and using fp32 denormals also causes</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// instructions to run at the double precision rate for the device so it&#39;s</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">// probably best to just report no single precision denormals.</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="AMDGPUAsmPrinter_8cpp.html#a66767cc75fe6ce0b843a9d756dd7256a">   72</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classuint32__t.html">uint32_t</a> <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a66767cc75fe6ce0b843a9d756dd7256a">getFPMode</a>(AMDGPU::SIModeRegisterDefaults <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">// TODO: Is there any real use for the flush in only / flush out only modes?</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> FP32Denormals =</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    Mode.FP32Denormals ? <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a> : <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> FP64Denormals =</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    Mode.FP64FP16Denormals ? <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a> : <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#ab2540e38704d045cf06013357f399711">FP_ROUND_MODE_SP</a>(<a class="code" href="SIDefines_8h.html#a41f16ecef0a587cf75f9be3cce955f46">FP_ROUND_ROUND_TO_NEAREST</a>) |</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;         <a class="code" href="SIDefines_8h.html#a3bf6098fe268447f483c33ef54b0bd27">FP_ROUND_MODE_DP</a>(<a class="code" href="SIDefines_8h.html#a41f16ecef0a587cf75f9be3cce955f46">FP_ROUND_ROUND_TO_NEAREST</a>) |</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;         <a class="code" href="SIDefines_8h.html#abdeb0fbbc08c1eb71ea382a104c5d437">FP_DENORM_MODE_SP</a>(FP32Denormals) |</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;         <a class="code" href="SIDefines_8h.html#a8f0f781c479f4ea4c41fc60f1a425f66">FP_DENORM_MODE_DP</a>(FP64Denormals);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1AsmPrinter.html">AsmPrinter</a> *</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="AMDGPUAsmPrinter_8cpp.html#aa3bfb79914bcf26ee2adac06b02a6b71">   88</a></span>&#160;<a class="code" href="AMDGPUAsmPrinter_8cpp.html#aa3bfb79914bcf26ee2adac06b02a6b71">createAMDGPUAsmPrinterPass</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                           std::unique_ptr&lt;MCStreamer&gt; &amp;&amp;Streamer) {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html">AMDGPUAsmPrinter</a>(tm, std::move(Streamer));</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="AMDGPUAsmPrinter_8cpp.html#a83c8483b13d17e6a07d0feaca0e29f79">   93</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">void</span> <a class="code" href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a> <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a83c8483b13d17e6a07d0feaca0e29f79">LLVMInitializeAMDGPUAsmPrinter</a>() {</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0c8d60c243575e4e3076756b51253385">TargetRegistry::RegisterAsmPrinter</a>(<a class="code" href="namespacellvm.html#a9574ec5c392043ed278f101419014d92">getTheAMDGPUTarget</a>(),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                     <a class="code" href="namespacellvm.html#a54544e95797c70f94484c0d6b1a4d8d2">llvm::createR600AsmPrinterPass</a>);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a0c8d60c243575e4e3076756b51253385">TargetRegistry::RegisterAsmPrinter</a>(<a class="code" href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">getTheGCNTarget</a>(),</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                     <a class="code" href="AMDGPUAsmPrinter_8cpp.html#aa3bfb79914bcf26ee2adac06b02a6b71">createAMDGPUAsmPrinterPass</a>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;}</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#aae1f6da8f9be9da723888eb331e447a0">  100</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#aae1f6da8f9be9da723888eb331e447a0">AMDGPUAsmPrinter::AMDGPUAsmPrinter</a>(<a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                   std::unique_ptr&lt;MCStreamer&gt; Streamer)</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  : <a class="code" href="classllvm_1_1AsmPrinter.html">AsmPrinter</a>(TM, <a class="code" href="namespacestd.html">std</a>::move(Streamer)) {</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">IsaInfo::hasCodeObjectV3</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>()))</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      HSAMetadataStream.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPU_1_1HSAMD_1_1MetadataStreamerV3.html">MetadataStreamerV3</a>());</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      HSAMetadataStream.reset(<span class="keyword">new</span> <a class="code" href="classllvm_1_1AMDGPU_1_1HSAMD_1_1MetadataStreamerV2.html">MetadataStreamerV2</a>());</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;}</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a4a2ab8ae9e94a6b4911eda1c6703028c">  109</a></span>&#160;<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4a2ab8ae9e94a6b4911eda1c6703028c">AMDGPUAsmPrinter::getPassName</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordflow">return</span> <span class="stringliteral">&quot;AMDGPU Assembly Printer&quot;</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;}</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">  113</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">AMDGPUAsmPrinter::getGlobalSTI</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a7a9091826630cbb8eeba8611fe02a6f5">getMCSubtargetInfo</a>();</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">  117</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html">AMDGPUTargetStreamer</a>* <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">AMDGPUAsmPrinter::getTargetStreamer</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html">AMDGPUTargetStreamer</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;getTargetStreamer());</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#aacee30b5559316ac834cd73927783861">  123</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#aacee30b5559316ac834cd73927783861">AMDGPUAsmPrinter::EmitStartOfAsmFile</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">IsaInfo::hasCodeObjectV3</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>())) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    std::string ExpectedTarget;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> ExpectedTargetOS(ExpectedTarget);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">IsaInfo::streamIsaVersion</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>(), ExpectedTargetOS);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#ae8ff6b31c106a5addc9c8a111639564f">EmitDirectiveAMDGCNTarget</a>(ExpectedTarget);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() != <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> &amp;&amp;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() != <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a>)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    HSAMetadataStream-&gt;begin(M);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>)</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#a489a5ef3c13fab7a1938066b108e6b57">getPALMetadata</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUPALMetadata.html#a93d8a5bd0e7677224b9705f4bea047f9">readFromIR</a>(M);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">IsaInfo::hasCodeObjectV3</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>()))</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// HSA emits NT_AMDGPU_HSA_CODE_OBJECT_VERSION for code objects v2.</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a>)</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#a188755f6d5b5d8f1439081a23f1126f2">EmitDirectiveHSACodeObjectVersion</a>(2, 1);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// HSA and PAL emit NT_AMDGPU_HSA_ISA for code objects v2.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> <a class="code" href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">Version</a> = <a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>()-&gt;<a class="code" href="namespacellvm.html#a2c346c56fb9021d994675d1710d2d551">getCPU</a>());</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#accf96b6899e1ce6c8621307a70e648bb">EmitDirectiveHSACodeObjectISA</a>(</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">Major</a>, Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#acbbd7e0aad3014123d3d6fbadcc26d86">Minor</a>, Version.<a class="code" href="structllvm_1_1AMDGPU_1_1IsaVersion.html#ad5b015f59842d7ec2d161da069cdcc06">Stepping</a>, <span class="stringliteral">&quot;AMD&quot;</span>, <span class="stringliteral">&quot;AMDGPU&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a53d2f1a868218ddf2ab0a03adc85ca2f">  155</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a53d2f1a868218ddf2ab0a03adc85ca2f">AMDGPUAsmPrinter::EmitEndOfAsmFile</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// Following code requires TargetStreamer to be present.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>())</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">IsaInfo::hasCodeObjectV3</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>())) {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="comment">// Emit ISA Version (NT_AMD_AMDGPU_ISA).</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    std::string ISAVersionString;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> ISAVersionStream(ISAVersionString);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">IsaInfo::streamIsaVersion</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>(), ISAVersionStream);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#a3759750318534de73713e739887a6781">EmitISAVersion</a>(ISAVersionStream.<a class="code" href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">str</a>());</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// Emit HSA Metadata (NT_AMD_AMDGPU_HSA_METADATA).</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a>) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    HSAMetadataStream-&gt;end();</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a> = HSAMetadataStream-&gt;emitTo(*<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>());</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    (void)Success;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Success &amp;&amp; <span class="stringliteral">&quot;Malformed HSA Metadata&quot;</span>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a56089412d9d1743cacb3f77d8a628035">  177</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a56089412d9d1743cacb3f77d8a628035">AMDGPUAsmPrinter::isBlockOnlyReachableByFallthrough</a>(</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AsmPrinter.html#a5e81f1acc479086310c4e522a0fca54c">AsmPrinter::isBlockOnlyReachableByFallthrough</a>(MBB))</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>())</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// If this is a block implementing a long branch, an expression relative to</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// the start of the block is needed.  to the start of the block.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// XXX - Is there a smarter way to check this?</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::S_SETPC_B64);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a5f7e99e66c67ec599201e681a4f5cf14">  191</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a5f7e99e66c67ec599201e681a4f5cf14">AMDGPUAsmPrinter::EmitFunctionBodyStart</a>() {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI = *<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = <a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = <a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">if</span> (!STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a3a11d7f165630cc4f2be27accc25d750">hasCodeObjectV3</a>() &amp;&amp; STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">isAmdHsaOrMesa</a>(F) &amp;&amp;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      (F.getCallingConv() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a> ||</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;       F.getCallingConv() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>)) {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="structamd__kernel__code__s.html">amd_kernel_code_t</a> KernelCode;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    getAmdKernelCode(KernelCode, CurrentProgramInfo, *<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#acff672d22c5cd9fac4e9fadd4499f074">EmitAMDKernelCodeT</a>(KernelCode);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>())</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    HSAMetadataStream-&gt;emitKernel(*<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>, CurrentProgramInfo);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;}</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#ad61e875b02b74953c306abc3f5da8d81">  210</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#ad61e875b02b74953c306abc3f5da8d81">AMDGPUAsmPrinter::EmitFunctionBodyEnd</a>() {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI = *<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">if</span> (!MFI.<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>())</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">IsaInfo::hasCodeObjectV3</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>()) ||</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() != <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a>)</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keyword">auto</span> &amp;Streamer = <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1MCTargetStreamer.html#a019897005f280c86f9e994d4f75cdcef">getStreamer</a>();</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">auto</span> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a> = Streamer.getContext();</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">auto</span> &amp;ObjectFileInfo = *<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>.getObjectFileInfo();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">auto</span> &amp;ReadOnlySection = *ObjectFileInfo.getReadOnlySection();</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  Streamer.PushSection();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  Streamer.SwitchSection(&amp;ReadOnlySection);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// CP microcode requires the kernel descriptor to be allocated on 64 byte</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// alignment.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  Streamer.EmitValueToAlignment(64, 0, 1, 0);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">if</span> (ReadOnlySection.getAlignment() &lt; 64)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    ReadOnlySection.setAlignment(<a class="code" href="structllvm_1_1Align.html">Align</a>(64));</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI = <a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;128&gt;</a> KernelName;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ad932c260c9160962f56cfb4299429373">getNameWithPrefix</a>(KernelName, &amp;<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>());</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#a42a6a36e3f81ed01649c8411331107b7">EmitAmdhsaKernelDescriptor</a>(</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      STI, KernelName, getAmdhsaKernelDescriptor(*<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>, CurrentProgramInfo),</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;      CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">NumVGPRsForWavesPerEU</a>,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a> -</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">IsaInfo::getNumExtraSGPRs</a>(&amp;STI,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                    CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32712fbc347288e0f5019a4b412edfe6">VCCUsed</a>,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                    CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#adaafb7e1009aed2471da3ad2d3092afc">FlatUsed</a>),</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32712fbc347288e0f5019a4b412edfe6">VCCUsed</a>, CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#adaafb7e1009aed2471da3ad2d3092afc">FlatUsed</a>,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <a class="code" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a>(STI));</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  Streamer.PopSection();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#af1e90e3ea2906e1e2d127d7083bec55c">  250</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af1e90e3ea2906e1e2d127d7083bec55c">AMDGPUAsmPrinter::EmitFunctionEntryLabel</a>() {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">IsaInfo::hasCodeObjectV3</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>()) &amp;&amp;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a>) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#a6df983aaf3ac8ab3b045c0dbcd05be00">AsmPrinter::EmitFunctionEntryLabel</a>();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  }</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = <a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = <a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>() &amp;&amp; STM.isAmdHsaOrMesa(<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>())) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="classllvm_1_1SmallString.html">SmallString&lt;128&gt;</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#af0b71165db16633df4a356825edea094">SymbolName</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ad932c260c9160962f56cfb4299429373">getNameWithPrefix</a>(SymbolName, &amp;<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()),</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#aaf308b7023474c622152ef2ce92827bb">EmitAMDGPUSymbolType</a>(</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        SymbolName, <a class="code" href="namespacellvm_1_1ELF.html#ae363598330933ef970db7b6e4f5702c2a78554ab6218f194944dae873f7bb1563">ELF::STT_AMDGPU_HSA_KERNEL</a>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">if</span> (DumpCodeInstEmitter) {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="comment">// Disassemble function name label to text.</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>.push_back(<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>().<a class="code" href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">str</a>() + <span class="stringliteral">&quot;:&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">DisasmLineMaxLen</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">DisasmLineMaxLen</a>, <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>.back().size());</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4b62af8cfd1577a36330adc051766c4b">HexLines</a>.push_back(<span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#a6df983aaf3ac8ab3b045c0dbcd05be00">AsmPrinter::EmitFunctionEntryLabel</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a4bead51d8807d9cbb4392cb9b748e626">  275</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4bead51d8807d9cbb4392cb9b748e626">AMDGPUAsmPrinter::EmitBasicBlockStart</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="keywordflow">if</span> (DumpCodeInstEmitter &amp;&amp; !<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a56089412d9d1743cacb3f77d8a628035">isBlockOnlyReachableByFallthrough</a>(&amp;MBB)) {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">// Write a line for the basic block label if it is not only fallthrough.</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>.push_back(</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        (<a class="code" href="classllvm_1_1Twine.html">Twine</a>(<span class="stringliteral">&quot;BB&quot;</span>) + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="classllvm_1_1AsmPrinter.html#a848e97da70c9a3e915855fc0cdaf19a8">getFunctionNumber</a>())</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;         + <span class="stringliteral">&quot;_&quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>()) + <span class="stringliteral">&quot;:&quot;</span>).str());</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">DisasmLineMaxLen</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">DisasmLineMaxLen</a>, <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>.back().size());</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4b62af8cfd1577a36330adc051766c4b">HexLines</a>.push_back(<span class="stringliteral">&quot;&quot;</span>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#a89eab394440f737c29c48a12d8a41f0e">AsmPrinter::EmitBasicBlockStart</a>(MBB);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;}</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#aa62e3d664ed9594bae1c0c4d52f7aac2">  287</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#aa62e3d664ed9594bae1c0c4d52f7aac2">AMDGPUAsmPrinter::EmitGlobalVariable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalVariable.html">GlobalVariable</a> *GV) {</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">if</span> (GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">getAddressSpace</a>() == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">if</span> (GV-&gt;<a class="code" href="classllvm_1_1GlobalVariable.html#a1c66d4eff947253e7610a66379974d63">hasInitializer</a>() &amp;&amp; !isa&lt;UndefValue&gt;(GV-&gt;<a class="code" href="classllvm_1_1GlobalVariable.html#a0e5946885029c1bce1350d34f2539b1b">getInitializer</a>())) {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#aa7625af893e242d33b9f182066f59310">OutContext</a>.<a class="code" href="classllvm_1_1MCContext.html#aac3107671801e6bb16ef896f382759cd">reportError</a>({},</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                             <a class="code" href="classllvm_1_1Twine.html">Twine</a>(GV-&gt;<a class="code" href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">getName</a>()) +</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                                 <span class="stringliteral">&quot;: unsupported initializer for address space&quot;</span>);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// LDS variables aren&#39;t emitted in HSA or PAL yet.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cd">Triple::OSType</a> OS = <a class="code" href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>();</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keywordflow">if</span> (OS == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> || OS == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>)</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="classllvm_1_1MCSymbol.html">MCSymbol</a> *GVSym = <a class="code" href="classllvm_1_1AsmPrinter.html#a07b368631b4c3217eacc9d0d93001d76">getSymbol</a>(GV);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    GVSym-&gt;<a class="code" href="classllvm_1_1MCSymbol.html#abe52fcc0194159b0a6e516e3ece4e4a2">redefineIfPossible</a>();</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="keywordflow">if</span> (GVSym-&gt;<a class="code" href="classllvm_1_1MCSymbol.html#a2899e74730516967f04d81966bb4f881">isDefined</a>() || GVSym-&gt;<a class="code" href="classllvm_1_1MCSymbol.html#a620bf1ce8489b3da259faf0c55a862aa">isVariable</a>())</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;symbol &#39;&quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(GVSym-&gt;<a class="code" href="classllvm_1_1MCSymbol.html#a57c7b2b9784361914262eeb0a6f0b18d">getName</a>()) +</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                         <span class="stringliteral">&quot;&#39; is already defined&quot;</span>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;DL = GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">getParent</a>()-&gt;<a class="code" href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">getDataLayout</a>();</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = DL.<a class="code" href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">getTypeAllocSize</a>(GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a29e0b1c558b350347e2652b35b26fea8">getValueType</a>());</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = GV-&gt;<a class="code" href="classllvm_1_1GlobalObject.html#a75c724ad86ac300f1cf7211af9482464">getAlignment</a>();</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">if</span> (!Align)</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      Align = 4;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#a1fb607e415f828186ac8aa5ba40a259e">EmitVisibility</a>(GVSym, GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a28b9561d9ef3d237ef894023187fa26c">getVisibility</a>(), !GV-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a32e606ac4c88f71f14212e42b808e7f4">isDeclaration</a>());</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#a4a508ea964d35801397f04a54d1a78d6">EmitLinkage</a>(GV, GVSym);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">auto</span> TS = <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>())</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      TS-&gt;emitAMDGPULDS(GVSym, Size, Align);</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  }</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#a3660e75a36f30fc10c58dc69dde25209">AsmPrinter::EmitGlobalVariable</a>(GV);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#aa4e7f162a6130db44eb584e71f19ae67">  324</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#aa4e7f162a6130db44eb584e71f19ae67">AMDGPUAsmPrinter::doFinalization</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  CallGraphResourceInfo.clear();</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// Pad with s_code_end to help tools and guard against instruction prefetch</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// causing stale data in caches. Arguably this should be done by the linker,</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// which is why this isn&#39;t done for Mesa.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI = *<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">AMDGPU::isGFX10</a>(STI) &amp;&amp;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      (STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">Triple::AMDHSA</a> ||</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;       STI.<a class="code" href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">getTargetTriple</a>().<a class="code" href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">getOS</a>() == <a class="code" href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">Triple::AMDPAL</a>)) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;SwitchSection(<a class="code" href="classllvm_1_1AsmPrinter.html#a0580b05cc0794957d4ac1ce2f209ac87">getObjFileLowering</a>().getTextSection());</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#aa1386bde7f5a07104c15cf760a852e46">EmitCodeEnd</a>();</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AsmPrinter.html#aa9a2aed0d26a4fca41f8fc0986a3f12b">AsmPrinter::doFinalization</a>(M);</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;}</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">// Print comments that apply to both callable functions and entry points.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keywordtype">void</span> AMDGPUAsmPrinter::emitCommonFunctionComments(</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NumVGPR,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint32_t&gt;</a> NumAGPR,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> TotalNumVGPR,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> NumSGPR,</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  uint64_t ScratchSize,</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  uint64_t CodeSize,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI) {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; codeLenInByte = &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CodeSize), <span class="keyword">false</span>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; NumSgprs: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(NumSGPR), <span class="keyword">false</span>);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; NumVgprs: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(NumVGPR), <span class="keyword">false</span>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">if</span> (NumAGPR) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; NumAgprs: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(*NumAGPR), <span class="keyword">false</span>);</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; TotalNumVgprs: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(TotalNumVGPR),</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                                <span class="keyword">false</span>);</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  }</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; ScratchSize: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(ScratchSize), <span class="keyword">false</span>);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; MemoryBound: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a407ff8c3197738bf736ec51719151e48">isMemoryBound</a>()),</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                              <span class="keyword">false</span>);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;}</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<a class="code" href="classuint16__t.html">uint16_t</a> AMDGPUAsmPrinter::getAmdhsaKernelCodeProperties(</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;<a class="code" href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">MF</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI = *MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> KernelCodeProperties = 0;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">hasPrivateSegmentBuffer</a>()) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">hasDispatchPtr</a>()) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">hasQueuePtr</a>()) {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  }</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">hasKernargSegmentPtr</a>()) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  }</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">hasDispatchID</a>()) {</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>()) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;().<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>()) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    KernelCodeProperties |=</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        amdhsa::KERNEL_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">return</span> KernelCodeProperties;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;}</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> AMDGPUAsmPrinter::getAmdhsaKernelDescriptor(</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIProgramInfo.html">SIProgramInfo</a> &amp;PI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> KernelDescriptor;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  memset(&amp;KernelDescriptor, 0x0, <span class="keyword">sizeof</span>(KernelDescriptor));</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">ComputePGMRSrc1</a>));</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>));</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  KernelDescriptor.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">group_segment_fixed_size</a> = PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">LDSSize</a>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  KernelDescriptor.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">private_segment_fixed_size</a> = PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  KernelDescriptor.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">compute_pgm_rsrc1</a> = PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">ComputePGMRSrc1</a>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  KernelDescriptor.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">compute_pgm_rsrc2</a> = PI.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  KernelDescriptor.<a class="code" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">kernel_code_properties</a> = getAmdhsaKernelCodeProperties(MF);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordflow">return</span> KernelDescriptor;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;}</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a931125c9821366d0a4f14a4f8e423f95">  419</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a931125c9821366d0a4f14a4f8e423f95">AMDGPUAsmPrinter::runOnMachineFunction</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  CurrentProgramInfo = <a class="code" href="structllvm_1_1SIProgramInfo.html">SIProgramInfo</a>();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a>&gt;();</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">// The starting address of all shader programs must be 256 bytes aligned.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">// Regular functions just need the basic required instruction alignment.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b3445417981acbcdd4f4f0089a29de8">setAlignment</a>(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>() ? <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(256) : <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(4));</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#a5b05d795913638143ef01b80fb151e89">SetupMachineFunction</a>(MF);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a> = <a class="code" href="classllvm_1_1AsmPrinter.html#a0580b05cc0794957d4ac1ce2f209ac87">getObjFileLowering</a>().<a class="code" href="classllvm_1_1TargetLoweringObjectFile.html#a514827d5cf05ad20250f5d12b52560da">getContext</a>();</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// FIXME: This should be an explicit check for Mesa.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">if</span> (!STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>() &amp;&amp; !STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">isAmdPalOS</a>()) {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="classllvm_1_1MCSectionELF.html">MCSectionELF</a> *ConfigSection =</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        Context.getELFSection(<span class="stringliteral">&quot;.AMDGPU.config&quot;</span>, <a class="code" href="namespacellvm_1_1ELF.html#a9a550fe65be7a8e6e2ad34f7785d4c3ea18ae5a64ac74a4265698b956bc797b32">ELF::SHT_PROGBITS</a>, 0);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;SwitchSection(ConfigSection);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    getSIProgramInfo(CurrentProgramInfo, MF);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CallGraphResourceInfo.insert(</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      std::make_pair(&amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(), SIFunctionResourceInfo()));</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    SIFunctionResourceInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.first-&gt;second;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.second &amp;&amp; <span class="stringliteral">&quot;should only be called once per function&quot;</span>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    Info = analyzeResourceUsage(MF);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  }</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">isAmdPalOS</a>())</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    EmitPALMetadata(MF, CurrentProgramInfo);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>()) {</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    EmitProgramInfoSI(MF, CurrentProgramInfo);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  }</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  DumpCodeInstEmitter = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a74603d93fb144ec34a796f1f07eb39c2">dumpCode</a>()) {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// For -dumpcode, get the assembler out of the streamer, even if it does</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">// not really want to let us have it. This only works with -filetype=obj.</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordtype">bool</span> SaveFlag = <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;getUseAssemblerInfoForParsing();</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;setUseAssemblerInfoForParsing(<span class="keyword">true</span>);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <a class="code" href="classllvm_1_1MCAssembler.html">MCAssembler</a> *Assembler = <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;getAssemblerPtr();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;setUseAssemblerInfoForParsing(SaveFlag);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">if</span> (Assembler)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      DumpCodeInstEmitter = Assembler-&gt;<a class="code" href="classllvm_1_1MCAssembler.html#ae23143d185ac988c2a290caf4208b57a">getEmitterPtr</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  }</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>.clear();</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4b62af8cfd1577a36330adc051766c4b">HexLines</a>.clear();</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">DisasmLineMaxLen</a> = 0;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#a63f219c1f3d08ce961d89c988c57a0e4">EmitFunctionBody</a>();</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AsmPrinter.html#ad50f5d7186d7a17abb53860320a2a5b1">isVerbose</a>()) {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <a class="code" href="classllvm_1_1MCSectionELF.html">MCSectionELF</a> *CommentSection =</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        Context.getELFSection(<span class="stringliteral">&quot;.AMDGPU.csdata&quot;</span>, <a class="code" href="namespacellvm_1_1ELF.html#a9a550fe65be7a8e6e2ad34f7785d4c3ea18ae5a64ac74a4265698b956bc797b32">ELF::SHT_PROGBITS</a>, 0);</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;SwitchSection(CommentSection);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; Function info:&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      SIFunctionResourceInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = CallGraphResourceInfo[&amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>()];</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      emitCommonFunctionComments(</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        Info.NumVGPR,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>() ? Info.NumAGPR : <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint32_t&gt;</a>(),</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        Info.getTotalNumVGPRs(STM),</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        Info.getTotalNumSGPRs(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;()),</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        Info.PrivateSegmentSize,</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        getFunctionCodeSize(MF), MFI);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(<span class="stringliteral">&quot; Kernel info:&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    emitCommonFunctionComments(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a10d57965c332e81b7ed646c39688bffe">NumArchVGPR</a>,</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                               STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">hasMAIInsts</a>()</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                                 ? CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a50e32d3e9516e274b1b3f3d9c05c0be1">NumAccVGPR</a></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                                 : <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint32_t&gt;</a>(),</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                               CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">NumVGPR</a>,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                               CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a>,</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                               CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                               getFunctionCodeSize(MF), MFI);</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;      <span class="stringliteral">&quot; FloatMode: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5dfd735278d1730ed3cffdb755ede0d2">FloatMode</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <span class="stringliteral">&quot; IeeeMode: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ab70748f1e7c51f2ea41b9057f5b4c829">IEEEMode</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <span class="stringliteral">&quot; LDSByteSize: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">LDSSize</a>) +</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="stringliteral">&quot; bytes/workgroup (compile time only)&quot;</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="stringliteral">&quot; SGPRBlocks: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a123da1f2aa3dc5adde152851d3f095ea">SGPRBlocks</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;      <span class="stringliteral">&quot; VGPRBlocks: &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a0fb220e3dee07364dd090f1cd80d2425">VGPRBlocks</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;      <span class="stringliteral">&quot; NumSGPRsForWavesPerEU: &quot;</span> +</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      <span class="stringliteral">&quot; NumVGPRsForWavesPerEU: &quot;</span> +</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">NumVGPRsForWavesPerEU</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="stringliteral">&quot; Occupancy: &quot;</span> +</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#aa23dac92eaaf0b5896f291eab674cf89">Occupancy</a>), <span class="keyword">false</span>);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <span class="stringliteral">&quot; WaveLimiterHint : &quot;</span> + <a class="code" href="classllvm_1_1Twine.html">Twine</a>(MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a61125d565ef25fe00c5ca2a62c3c0e63">needsWaveLimiter</a>()), <span class="keyword">false</span>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="stringliteral">&quot; COMPUTE_PGM_RSRC2:USER_SGPR: &quot;</span> +</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="SIDefines_8h.html#acba28a403ab11973c99fdcdc20038447">G_00B84C_USER_SGPR</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>)), <span class="keyword">false</span>);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;      <span class="stringliteral">&quot; COMPUTE_PGM_RSRC2:TRAP_HANDLER: &quot;</span> +</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="SIDefines_8h.html#a6dc896a798fd6205e148572e95992f97">G_00B84C_TRAP_HANDLER</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>)), <span class="keyword">false</span>);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;      <span class="stringliteral">&quot; COMPUTE_PGM_RSRC2:TGID_X_EN: &quot;</span> +</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="SIDefines_8h.html#a6a8f93f513dd3fee9df4bc97242b7228">G_00B84C_TGID_X_EN</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>)), <span class="keyword">false</span>);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;      <span class="stringliteral">&quot; COMPUTE_PGM_RSRC2:TGID_Y_EN: &quot;</span> +</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="SIDefines_8h.html#a74f1898d303a8ba27fd75883eb474663">G_00B84C_TGID_Y_EN</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>)), <span class="keyword">false</span>);</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="stringliteral">&quot; COMPUTE_PGM_RSRC2:TGID_Z_EN: &quot;</span> +</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="SIDefines_8h.html#aa99b5c08eb96a35f440774bf1fd747da">G_00B84C_TGID_Z_EN</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>)), <span class="keyword">false</span>);</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;emitRawComment(</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;      <span class="stringliteral">&quot; COMPUTE_PGM_RSRC2:TIDIG_COMP_CNT: &quot;</span> +</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <a class="code" href="classllvm_1_1Twine.html">Twine</a>(<a class="code" href="SIDefines_8h.html#a422b15d3ca5262119db374825c3a853f">G_00B84C_TIDIG_COMP_CNT</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>)),</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      <span class="keyword">false</span>);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  }</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span> (DumpCodeInstEmitter) {</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;SwitchSection(</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        Context.getELFSection(<span class="stringliteral">&quot;.AMDGPU.disasm&quot;</span>, <a class="code" href="namespacellvm_1_1ELF.html#a9a550fe65be7a8e6e2ad34f7785d4c3ead8d748e7ddd6a4fa31b32710bdd5aae2">ELF::SHT_NOTE</a>, 0));</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> i = 0; i &lt; <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>.size(); ++i) {</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      std::string Comment = <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4b62af8cfd1577a36330adc051766c4b">HexLines</a>[i].<a class="code" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        Comment = std::string(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">DisasmLineMaxLen</a> - <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>[i].<a class="code" href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">size</a>(), <span class="charliteral">&#39; &#39;</span>);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        Comment += <span class="stringliteral">&quot; ; &quot;</span> + <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a4b62af8cfd1577a36330adc051766c4b">HexLines</a>[i] + <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitBytes(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">DisasmLines</a>[i]));</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitBytes(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(Comment));</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    }</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;uint64_t AMDGPUAsmPrinter::getFunctionCodeSize(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">getInstrInfo</a>();</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  uint64_t CodeSize = 0;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="comment">// TODO: CodeSize should account for multiple functions.</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="comment">// TODO: Should we count size of debug info?</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr())</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      CodeSize += TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    }</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">return</span> CodeSize;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;}</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="AMDGPUAsmPrinter_8cpp.html#a90ddf54173e251a10dbe49c466971999">  590</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a90ddf54173e251a10dbe49c466971999">hasAnyNonFlatUseOfReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>,</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;UseOp : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">reg_operands</a>(Reg)) {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">if</span> (!UseOp.isImplicit() || !TII.<a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(*UseOp.getParent()))</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;}</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;int32_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">AMDGPUAsmPrinter::SIFunctionResourceInfo::getTotalNumSGPRs</a>(</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">return</span> NumExplicitSGPR + <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">IsaInfo::getNumExtraSGPRs</a>(&amp;ST,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                                     UsesVCC, UsesFlatScratch);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;int32_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">AMDGPUAsmPrinter::SIFunctionResourceInfo::getTotalNumVGPRs</a>(</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)<span class="keyword"> const </span>{</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(NumVGPR, NumAGPR);</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;}</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;AMDGPUAsmPrinter::SIFunctionResourceInfo AMDGPUAsmPrinter::analyzeResourceUsage(</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  SIFunctionResourceInfo <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = ST.getInstrInfo();</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>();</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  Info.UsesFlatScratch = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(AMDGPU::FLAT_SCR_LO) ||</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                         MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(AMDGPU::FLAT_SCR_HI);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="comment">// Even if FLAT_SCRATCH is implicitly used, it has no effect if flat</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="comment">// instructions aren&#39;t used to access the scratch buffer. Inline assembly may</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">// need it though.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="comment">// If we only have implicit uses of flat_scr on flat instructions, it is not</span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">// really needed.</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">if</span> (Info.UsesFlatScratch &amp;&amp; !MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">hasFlatScratchInit</a>() &amp;&amp;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      (!<a class="code" href="AMDGPUAsmPrinter_8cpp.html#a90ddf54173e251a10dbe49c466971999">hasAnyNonFlatUseOfReg</a>(MRI, *TII, AMDGPU::FLAT_SCR) &amp;&amp;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;       !<a class="code" href="AMDGPUAsmPrinter_8cpp.html#a90ddf54173e251a10dbe49c466971999">hasAnyNonFlatUseOfReg</a>(MRI, *TII, AMDGPU::FLAT_SCR_LO) &amp;&amp;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;       !<a class="code" href="AMDGPUAsmPrinter_8cpp.html#a90ddf54173e251a10dbe49c466971999">hasAnyNonFlatUseOfReg</a>(MRI, *TII, AMDGPU::FLAT_SCR_HI))) {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    Info.UsesFlatScratch = <span class="keyword">false</span>;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  }</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  Info.HasDynamicallySizedStack = FrameInfo.hasVarSizedObjects();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  Info.PrivateSegmentSize = FrameInfo.getStackSize();</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">isStackRealigned</a>())</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    Info.PrivateSegmentSize += FrameInfo.getMaxAlignment();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  Info.UsesVCC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(AMDGPU::VCC_LO) ||</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                 MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(AMDGPU::VCC_HI);</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="comment">// If there are no calls, MachineRegisterInfo can tell us the used register</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;  <span class="comment">// count easily.</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// A tail call isn&#39;t considered a call for MachineFrameInfo&#39;s purposes.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">if</span> (!FrameInfo.hasCalls() &amp;&amp; !FrameInfo.hasTailCall()) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> HighestVGPRReg = AMDGPU::NoRegister;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : <a class="code" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">reverse</a>(AMDGPU::VGPR_32RegClass.getRegisters())) {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        HighestVGPRReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      }</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    }</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">if</span> (ST.hasMAIInsts()) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;      <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> HighestAGPRReg = AMDGPU::NoRegister;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : <a class="code" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">reverse</a>(AMDGPU::AGPR_32RegClass.getRegisters())) {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;          HighestAGPRReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        }</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;      }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;      Info.NumAGPR = HighestAGPRReg == AMDGPU::NoRegister ? 0 :</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(HighestAGPRReg) + 1;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    }</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> HighestSGPRReg = AMDGPU::NoRegister;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : <a class="code" href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">reverse</a>(AMDGPU::SGPR_32RegClass.getRegisters())) {</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;      <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a>(<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)) {</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;        HighestSGPRReg = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="comment">// We found the maximum register index. They start at 0, so add one to get the</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="comment">// number of registers.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    Info.NumVGPR = HighestVGPRReg == AMDGPU::NoRegister ? 0 :</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(HighestVGPRReg) + 1;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    Info.NumExplicitSGPR = HighestSGPRReg == AMDGPU::NoRegister ? 0 :</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(HighestSGPRReg) + 1;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  }</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  int32_t MaxVGPR = -1;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  int32_t MaxAGPR = -1;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  int32_t MaxSGPR = -1;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  uint64_t CalleeFrameSize = 0;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : MF) {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : MBB) {</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="comment">// TODO: Check regmasks? Do they occur anywhere except calls?</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.operands()) {</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a> = 0;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="keywordtype">bool</span> IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        <span class="keywordtype">bool</span> IsAGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        <span class="keywordflow">if</span> (!MO.isReg())</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.getReg();</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        <span class="keywordflow">case</span> AMDGPU::EXEC:</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <span class="keywordflow">case</span> AMDGPU::EXEC_LO:</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <span class="keywordflow">case</span> AMDGPU::EXEC_HI:</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SCC:</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <span class="keywordflow">case</span> AMDGPU::M0:</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_SHARED_BASE:</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_SHARED_LIMIT:</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_PRIVATE_BASE:</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_PRIVATE_LIMIT:</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SGPR_NULL:</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_POPS_EXITING_WAVE_ID:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;src_pops_exiting_wave_id should not be used&quot;</span>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordflow">case</span> AMDGPU::NoRegister:</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isDebugInstr());</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <span class="keywordflow">case</span> AMDGPU::VCC:</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        <span class="keywordflow">case</span> AMDGPU::VCC_LO:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        <span class="keywordflow">case</span> AMDGPU::VCC_HI:</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;          Info.UsesVCC = <span class="keyword">true</span>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        <span class="keywordflow">case</span> AMDGPU::FLAT_SCR:</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <span class="keywordflow">case</span> AMDGPU::FLAT_SCR_LO:</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        <span class="keywordflow">case</span> AMDGPU::FLAT_SCR_HI:</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        <span class="keywordflow">case</span> AMDGPU::XNACK_MASK:</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        <span class="keywordflow">case</span> AMDGPU::XNACK_MASK_LO:</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        <span class="keywordflow">case</span> AMDGPU::XNACK_MASK_HI:</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;xnack_mask registers should not be used&quot;</span>);</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        <span class="keywordflow">case</span> AMDGPU::LDS_DIRECT:</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;lds_direct register should not be used&quot;</span>);</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        <span class="keywordflow">case</span> AMDGPU::TBA:</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        <span class="keywordflow">case</span> AMDGPU::TBA_LO:</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        <span class="keywordflow">case</span> AMDGPU::TBA_HI:</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        <span class="keywordflow">case</span> AMDGPU::TMA:</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        <span class="keywordflow">case</span> AMDGPU::TMA_LO:</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        <span class="keywordflow">case</span> AMDGPU::TMA_HI:</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;trap handler registers should not be used&quot;</span>);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_VCCZ:</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;src_vccz register should not be used&quot;</span>);</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_EXECZ:</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;src_execz register should not be used&quot;</span>);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;        <span class="keywordflow">case</span> AMDGPU::SRC_SCC:</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;src_scc register should not be used&quot;</span>);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <span class="keywordflow">default</span>:</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <span class="keywordflow">if</span> (AMDGPU::SReg_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AMDGPU::TTMP_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                 <span class="stringliteral">&quot;trap handler registers should not be used&quot;</span>);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;          Width = 1;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;          Width = 1;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::AGPR_32RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;          IsAGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;          Width = 1;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AMDGPU::TTMP_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                 <span class="stringliteral">&quot;trap handler registers should not be used&quot;</span>);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;          Width = 2;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;          Width = 2;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::AReg_64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;          IsAGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;          Width = 2;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_96RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;          Width = 3;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_96RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;          Width = 3;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AMDGPU::TTMP_128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;            <span class="stringliteral">&quot;trap handler registers should not be used&quot;</span>);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;          Width = 4;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;          Width = 4;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::AReg_128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;          IsAGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;          Width = 4;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_160RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;          Width = 5;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_160RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;          Width = 5;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_256RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AMDGPU::TTMP_256RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;            <span class="stringliteral">&quot;trap handler registers should not be used&quot;</span>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;          Width = 8;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_256RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;          Width = 8;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_512RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;          <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!AMDGPU::TTMP_512RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            <span class="stringliteral">&quot;trap handler registers should not be used&quot;</span>);</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;          Width = 16;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_512RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;          Width = 16;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::AReg_512RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;          IsAGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;          Width = 16;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::SReg_1024RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;          IsSGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;          Width = 32;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::VReg_1024RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;          Width = 32;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (AMDGPU::AReg_1024RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Reg)) {</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;          IsSGPR = <span class="keyword">false</span>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;          IsAGPR = <span class="keyword">true</span>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;          Width = 32;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;          <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown register class&quot;</span>);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;        }</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;        <span class="keywordtype">unsigned</span> HWReg = TRI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">getHWRegIndex</a>(Reg);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;        <span class="keywordtype">int</span> MaxUsed = HWReg + Width - 1;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        <span class="keywordflow">if</span> (IsSGPR) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;          MaxSGPR = MaxUsed &gt; MaxSGPR ? MaxUsed : MaxSGPR;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (IsAGPR) {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;          MaxAGPR = MaxUsed &gt; MaxAGPR ? MaxUsed : MaxAGPR;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;          MaxVGPR = MaxUsed &gt; MaxVGPR ? MaxUsed : MaxVGPR;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        }</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      }</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCall()) {</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        <span class="comment">// Pseudo used just to encode the underlying global. Is there a better</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        <span class="comment">// way to track this?</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *CalleeOp</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;          = TII-&gt;<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AMDGPU::OpName::callee);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> = cast&lt;Function&gt;(CalleeOp-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>());</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <span class="keywordflow">if</span> (Callee-&gt;<a class="code" href="classllvm_1_1GlobalValue.html#a32e606ac4c88f71f14212e42b808e7f4">isDeclaration</a>()) {</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;          <span class="comment">// If this is a call to an external function, we can&#39;t do much. Make</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;          <span class="comment">// conservative guesses.</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;          <span class="comment">// 48 SGPRs - vcc, - flat_scr, -xnack</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;          <span class="keywordtype">int</span> MaxSGPRGuess =</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;            47 - <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">IsaInfo::getNumExtraSGPRs</a>(&amp;ST, <span class="keyword">true</span>, ST.hasFlatAddressSpace());</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;          MaxSGPR = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxSGPR, MaxSGPRGuess);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;          MaxVGPR = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxVGPR, 23);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;          MaxAGPR = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MaxAGPR, 23);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;          CalleeFrameSize = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(CalleeFrameSize, UINT64_C(16384));</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;          Info.UsesVCC = <span class="keyword">true</span>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;          Info.UsesFlatScratch = ST.hasFlatAddressSpace();</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;          Info.HasDynamicallySizedStack = <span class="keyword">true</span>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;          <span class="comment">// We force CodeGen to run in SCC order, so the callee&#39;s register</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;          <span class="comment">// usage etc. should be the cumulative usage of all callees.</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;          <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = CallGraphResourceInfo.find(Callee);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == CallGraphResourceInfo.end()) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;            <span class="comment">// Avoid crashing on undefined behavior with an illegal call to a</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;            <span class="comment">// kernel. If a callsite&#39;s calling convention doesn&#39;t match the</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;            <span class="comment">// function&#39;s, it&#39;s undefined behavior. If the callsite calling</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;            <span class="comment">// convention does match, that would have errored earlier.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;            <span class="comment">// FIXME: The verifier shouldn&#39;t allow this.</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(Callee-&gt;<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()))</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;              <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;invalid call to entry function&quot;</span>);</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;            <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;callee should have been handled before caller&quot;</span>);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;          }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;          MaxSGPR = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.NumExplicitSGPR - 1, MaxSGPR);</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;          MaxVGPR = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.NumVGPR - 1, MaxVGPR);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;          MaxAGPR = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.NumAGPR - 1, MaxAGPR);</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;          CalleeFrameSize</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;            = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.PrivateSegmentSize, CalleeFrameSize);</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;          Info.UsesVCC |= <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.UsesVCC;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;          Info.UsesFlatScratch |= <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.UsesFlatScratch;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;          Info.HasDynamicallySizedStack |= <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.HasDynamicallySizedStack;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;          Info.HasRecursion |= <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.HasRecursion;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        }</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <span class="keywordflow">if</span> (!Callee-&gt;<a class="code" href="classllvm_1_1Function.html#a4e5c42dc883d0deb41a668301cd5ac72">doesNotRecurse</a>())</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;          Info.HasRecursion = <span class="keyword">true</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    }</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  }</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  Info.NumExplicitSGPR = MaxSGPR + 1;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  Info.NumVGPR = MaxVGPR + 1;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  Info.NumAGPR = MaxAGPR + 1;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  Info.PrivateSegmentSize += CalleeFrameSize;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;}</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="keywordtype">void</span> AMDGPUAsmPrinter::getSIProgramInfo(<a class="code" href="structllvm_1_1SIProgramInfo.html">SIProgramInfo</a> &amp;ProgInfo,</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  SIFunctionResourceInfo <a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = analyzeResourceUsage(MF);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a10d57965c332e81b7ed646c39688bffe">NumArchVGPR</a> = Info.NumVGPR;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a50e32d3e9516e274b1b3f3d9c05c0be1">NumAccVGPR</a> = Info.NumAGPR;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">NumVGPR</a> = Info.getTotalNumVGPRs(STM);</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> = Info.NumExplicitSGPR;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a> = Info.PrivateSegmentSize;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32712fbc347288e0f5019a4b412edfe6">VCCUsed</a> = Info.UsesVCC;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#adaafb7e1009aed2471da3ad2d3092afc">FlatUsed</a> = Info.UsesFlatScratch;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afe84876a2f6c46a0d8ad0a58f3554c8d">DynamicCallStack</a> = Info.HasDynamicallySizedStack || Info.HasRecursion;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">isUInt&lt;32&gt;</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>)) {</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoStackSize.html">DiagnosticInfoStackSize</a> DiagStackSize(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                          ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>, <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>().<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(DiagStackSize);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  }</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="comment">// TODO(scott.linder): The calculations related to SGPR/VGPR blocks are</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="comment">// duplicated in part in AMDGPUAsmParser::calculateGPRBlocks, and could be</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="comment">// unified.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordtype">unsigned</span> ExtraSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">IsaInfo::getNumExtraSGPRs</a>(</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;      &amp;STM, ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32712fbc347288e0f5019a4b412edfe6">VCCUsed</a>, ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#adaafb7e1009aed2471da3ad2d3092afc">FlatUsed</a>);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">// Check the addressable register limit before we add ExtraSGPRs.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">AMDGPUSubtarget::VOLCANIC_ISLANDS</a> &amp;&amp;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;      !STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">hasSGPRInitBug</a>()) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    <span class="keywordtype">unsigned</span> MaxAddressableNumSGPRs = STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad9bf37eb3ab2ed467ed4489666c41d27">getAddressableNumSGPRs</a>();</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <span class="keywordflow">if</span> (ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> &gt; MaxAddressableNumSGPRs) {</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;      <span class="comment">// This can happen due to a compiler bug or when using inline asm.</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;      <a class="code" href="classllvm_1_1DiagnosticInfoResourceLimit.html">DiagnosticInfoResourceLimit</a> Diag(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                                       <span class="stringliteral">&quot;addressable scalar registers&quot;</span>,</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                                       ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a>, <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>,</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                                       <a class="code" href="namespacellvm.html#a52b4ea3a21377555e9a0511d57945594a7a3c8616d27edc0aaf80d4b72b119133">DK_ResourceLimit</a>,</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                                       MaxAddressableNumSGPRs);</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(Diag);</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> = MaxAddressableNumSGPRs - 1;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    }</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  }</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="comment">// Account for extra SGPRs and VGPRs reserved for debugger use.</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> += ExtraSGPRs;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="comment">// Ensure there are enough SGPRs and VGPRs for wave dispatch, where wave</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">// dispatch registers are function args.</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordtype">unsigned</span> WaveDispatchNumSGPR = 0, WaveDispatchNumVGPR = 0;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> : MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">args</a>()) {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getType()-&gt;getPrimitiveSizeInBits() + 31) / 32;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.hasAttribute(Attribute::InReg))</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;      WaveDispatchNumSGPR += NumRegs;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      WaveDispatchNumVGPR += NumRegs;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  }</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a>, WaveDispatchNumSGPR);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">NumVGPR</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">NumVGPR</a>, WaveDispatchNumVGPR);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">// Adjust number of registers used to meet default/requested minimum/maximum</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="comment">// number of waves per execution unit request.</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a>, 1u), STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a1c9934ccbee04b51f83a123e09ae9cf1">getMinNumSGPRs</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">getMaxWavesPerEU</a>()));</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">NumVGPRsForWavesPerEU</a> = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">NumVGPR</a>, 1u), STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a61d8866021383c037a029d77a3497f23">getMinNumVGPRs</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">getMaxWavesPerEU</a>()));</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a> ||</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">hasSGPRInitBug</a>()) {</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordtype">unsigned</span> MaxAddressableNumSGPRs = STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ad9bf37eb3ab2ed467ed4489666c41d27">getAddressableNumSGPRs</a>();</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    <span class="keywordflow">if</span> (ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> &gt; MaxAddressableNumSGPRs) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;      <span class="comment">// This can happen due to a compiler bug or when using inline asm to use</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <span class="comment">// the registers which are usually reserved for vcc etc.</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <a class="code" href="classllvm_1_1DiagnosticInfoResourceLimit.html">DiagnosticInfoResourceLimit</a> Diag(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(),</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;                                       <span class="stringliteral">&quot;scalar registers&quot;</span>,</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                                       ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a>, <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>,</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                       <a class="code" href="namespacellvm.html#a52b4ea3a21377555e9a0511d57945594a7a3c8616d27edc0aaf80d4b72b119133">DK_ResourceLimit</a>,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                                       MaxAddressableNumSGPRs);</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;      Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(Diag);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;      ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> = MaxAddressableNumSGPRs;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;      ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a> = MaxAddressableNumSGPRs;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    }</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  }</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">hasSGPRInitBug</a>()) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a> =</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a> =</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  }</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">getNumUserSGPRs</a>() &gt; STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ab691b3244b89f5993decf425f570341c">getMaxNumUserSGPRs</a>()) {</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoResourceLimit.html">DiagnosticInfoResourceLimit</a> Diag(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(), <span class="stringliteral">&quot;user SGPRs&quot;</span>,</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                                     MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">getNumUserSGPRs</a>(), <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(Diag);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  }</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>() &gt; <span class="keyword">static_cast&lt;</span><span class="keywordtype">unsigned</span><span class="keyword">&gt;</span>(STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a9d4615c0497f7d4f78234db291336285">getLocalMemorySize</a>())) {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Ctx = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>();</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoResourceLimit.html">DiagnosticInfoResourceLimit</a> Diag(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>(), <span class="stringliteral">&quot;local memory&quot;</span>,</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                                     MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>(), <a class="code" href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">DS_Error</a>);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    Ctx.<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(Diag);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  }</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a123da1f2aa3dc5adde152851d3f095ea">SGPRBlocks</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">IsaInfo::getNumSGPRBlocks</a>(</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;      &amp;STM, ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a>);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a0fb220e3dee07364dd090f1cd80d2425">VGPRBlocks</a> = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">IsaInfo::getNumVGPRBlocks</a>(</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;      &amp;STM, ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">NumVGPRsForWavesPerEU</a>);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a> = MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>();</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="comment">// Set the value to initialize FP_ROUND and FP_DENORM parts of the mode</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="comment">// register.</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5dfd735278d1730ed3cffdb755ede0d2">FloatMode</a> = <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a66767cc75fe6ce0b843a9d756dd7256a">getFPMode</a>(Mode);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ab70748f1e7c51f2ea41b9057f5b4c829">IEEEMode</a> = Mode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="comment">// Make clamp modifier on NaN input returns 0.</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ab1f897a9290b5c279ed238deced93619">DX10Clamp</a> = Mode.<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">DX10Clamp</a>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordtype">unsigned</span> LDSAlignShift;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">getGeneration</a>() &lt; <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>) {</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="comment">// LDS is allocated in 64 dword blocks.</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    LDSAlignShift = 8;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="comment">// LDS is allocated in 128 dword blocks.</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    LDSAlignShift = 9;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  }</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <span class="keywordtype">unsigned</span> LDSSpillSize =</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab3df6aa6f6439cf99990975ccd9dd9d9">getLDSWaveSpillSize</a>() * MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">getMaxFlatWorkGroupSize</a>();</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">LDSSize</a> = MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">getLDSSize</a>() + LDSSpillSize;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a34d631fd6083ae4bbbee5024eb00867a">LDSBlocks</a> =</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;      <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">LDSSize</a>, 1ULL &lt;&lt; LDSAlignShift) &gt;&gt; LDSAlignShift;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="comment">// Scratch is allocated in 256 dword blocks.</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keywordtype">unsigned</span> ScratchAlignShift = 10;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <span class="comment">// We need to program the hardware with the amount of scratch memory that</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="comment">// is used by the entire wave.  ProgInfo.ScratchSize is the amount of</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="comment">// scratch memory used per thread.</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a2a782a7f29838b2777c6b13b0fe0e565">ScratchBlocks</a> =</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;      <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a> * STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">getWavefrontSize</a>(),</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;              1ULL &lt;&lt; ScratchAlignShift) &gt;&gt;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      ScratchAlignShift;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a>(<a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">getGlobalSTI</a>()-&gt;<a class="code" href="namespacellvm.html#a2c346c56fb9021d994675d1710d2d551">getCPU</a>()).Major &gt;= 10) {</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac559e84953a041d04f27c9a1063a1c59">WgpMode</a> = STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a62fb29606869fbd40b285c1cda4be12f">isCuModeEnabled</a>() ? 0 : 1;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#af398e438530ebe1daa0614d7e7e799b8">MemOrdered</a> = 1;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  }</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">ComputePGMRSrc1</a> =</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;      <a class="code" href="SIDefines_8h.html#ad7f50614a5a33e62293862759e14a368">S_00B848_VGPRS</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a0fb220e3dee07364dd090f1cd80d2425">VGPRBlocks</a>) |</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;      <a class="code" href="SIDefines_8h.html#ac7592ab3ca9805921e6b38b1516ad451">S_00B848_SGPRS</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a123da1f2aa3dc5adde152851d3f095ea">SGPRBlocks</a>) |</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;      <a class="code" href="SIDefines_8h.html#add53b53cdd8870abfaeb28b29e397d13">S_00B848_PRIORITY</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a3977267b8b812445d53063e0182fd891">Priority</a>) |</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      <a class="code" href="SIDefines_8h.html#af5f71d8ec86ce3be8722a15c2d5d9f93">S_00B848_FLOAT_MODE</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5dfd735278d1730ed3cffdb755ede0d2">FloatMode</a>) |</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;      <a class="code" href="SIDefines_8h.html#a7f2ac7de878c5b5a76540ef9720a6984">S_00B848_PRIV</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a02e8df47424dd56e889739b63859838a">Priv</a>) |</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <a class="code" href="SIDefines_8h.html#acbb30ea10770fc01c162625968e545bd">S_00B848_DX10_CLAMP</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ab1f897a9290b5c279ed238deced93619">DX10Clamp</a>) |</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;      <a class="code" href="SIDefines_8h.html#a753e18af437042ff34b2f182be50a838">S_00B848_DEBUG_MODE</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a318ee6169e857c53dd1dc7472a14cdb0">DebugMode</a>) |</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;      <a class="code" href="SIDefines_8h.html#ae2684a5724ae2c9738411ef51dec8373">S_00B848_IEEE_MODE</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ab70748f1e7c51f2ea41b9057f5b4c829">IEEEMode</a>) |</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <a class="code" href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">S_00B848_WGP_MODE</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac559e84953a041d04f27c9a1063a1c59">WgpMode</a>) |</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      <a class="code" href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">S_00B848_MEM_ORDERED</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#af398e438530ebe1daa0614d7e7e799b8">MemOrdered</a>);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="comment">// 0 = X, 1 = XY, 2 = XYZ</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordtype">unsigned</span> TIDIGCompCnt = 0;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">hasWorkItemIDZ</a>())</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    TIDIGCompCnt = 2;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">hasWorkItemIDY</a>())</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    TIDIGCompCnt = 1;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a> =</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      <a class="code" href="SIDefines_8h.html#a1abe85587cc7e94fabf1d8d348f873cc">S_00B84C_SCRATCH_EN</a>(ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a2a782a7f29838b2777c6b13b0fe0e565">ScratchBlocks</a> &gt; 0) |</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;      <a class="code" href="SIDefines_8h.html#a9850b7225811ed88fce361146fb3f1bc">S_00B84C_USER_SGPR</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">getNumUserSGPRs</a>()) |</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="comment">// For AMDHSA, TRAP_HANDLER must be zero, as it is populated by the CP.</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      <a class="code" href="SIDefines_8h.html#a9e98ce60ac6e6bfe7cefb284cfe69777">S_00B84C_TRAP_HANDLER</a>(STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>() ? 0 : STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a83c4915f87ee24cf4648d46b2a2acf0a">isTrapHandlerEnabled</a>()) |</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      <a class="code" href="SIDefines_8h.html#a6cdd30a73244b929b291741ca7418f3a">S_00B84C_TGID_X_EN</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">hasWorkGroupIDX</a>()) |</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;      <a class="code" href="SIDefines_8h.html#aad4aa25ffce1f6b2f3ab0687a278a2ca">S_00B84C_TGID_Y_EN</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">hasWorkGroupIDY</a>()) |</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <a class="code" href="SIDefines_8h.html#a1b3aecf9ee6c197d3f55f628513fd6cc">S_00B84C_TGID_Z_EN</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">hasWorkGroupIDZ</a>()) |</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      <a class="code" href="SIDefines_8h.html#a7f899f3398694cba8a77c2fa9a2eec23">S_00B84C_TG_SIZE_EN</a>(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">hasWorkGroupInfo</a>()) |</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      <a class="code" href="SIDefines_8h.html#a839fb95cbee310bf346610f8798a8d0e">S_00B84C_TIDIG_COMP_CNT</a>(TIDIGCompCnt) |</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;      <a class="code" href="SIDefines_8h.html#aca087bdb87f73f738c447ddb35113750">S_00B84C_EXCP_EN_MSB</a>(0) |</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="comment">// For AMDHSA, LDS_SIZE must be zero, as it is populated by the CP.</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;      <a class="code" href="SIDefines_8h.html#a94057ab16d8ffe2cc375c043d2f8ac71">S_00B84C_LDS_SIZE</a>(STM.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">isAmdHsaOS</a>() ? 0 : ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a34d631fd6083ae4bbbee5024eb00867a">LDSBlocks</a>) |</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;      <a class="code" href="SIDefines_8h.html#a08dabd310008611a3b7bdfc25e2f0024">S_00B84C_EXCP_EN</a>(0);</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#aa23dac92eaaf0b5896f291eab674cf89">Occupancy</a> = STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">computeOccupancy</a>(MF, ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">LDSSize</a>,</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                                            ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a>,</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                                            ProgInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">NumVGPRsForWavesPerEU</a>);</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;}</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="AMDGPUAsmPrinter_8cpp.html#a3c6b92634bc74c0ba5807d113d117762"> 1116</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a3c6b92634bc74c0ba5807d113d117762">getRsrcReg</a>(<a class="code" href="classunsigned.html">CallingConv::ID</a> CallConv) {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">switch</span> (CallConv) {</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a>;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">CallingConv::AMDGPU_CS</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a916e0f17fc9b4d7f2a335de9c6f0d826">R_00B848_COMPUTE_PGM_RSRC1</a>;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">CallingConv::AMDGPU_LS</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a737e61c2b907b39e7c3589698e07d836">R_00B528_SPI_SHADER_PGM_RSRC1_LS</a>;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a65ca33976194be6649f08d4668849167">R_00B428_SPI_SHADER_PGM_RSRC1_HS</a>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">CallingConv::AMDGPU_ES</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a6b1237a52931b2f63826162246f8489c">R_00B328_SPI_SHADER_PGM_RSRC1_ES</a>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#ac05041a93ac4ed20e1d435b7a264ce15">R_00B228_SPI_SHADER_PGM_RSRC1_GS</a>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">CallingConv::AMDGPU_VS</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a89081ddc302bcaca7808bf8f6dc38533">R_00B128_SPI_SHADER_PGM_RSRC1_VS</a>;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>: <span class="keywordflow">return</span> <a class="code" href="SIDefines_8h.html#a012bdf650a16835d8562bc8c980defaf">R_00B028_SPI_SHADER_PGM_RSRC1_PS</a>;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  }</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;}</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="keywordtype">void</span> AMDGPUAsmPrinter::EmitProgramInfoSI(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIProgramInfo.html">SIProgramInfo</a> &amp;CurrentProgramInfo) {</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordtype">unsigned</span> RsrcReg = <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a3c6b92634bc74c0ba5807d113d117762">getRsrcReg</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">AMDGPU::isCompute</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>())) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a916e0f17fc9b4d7f2a335de9c6f0d826">R_00B848_COMPUTE_PGM_RSRC1</a>, 4);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">ComputePGMRSrc1</a>, 4);</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#af20c65c7bc7ddd3cef682075f101df7c">R_00B84C_COMPUTE_PGM_RSRC2</a>, 4);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>, 4);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a6157043a0b7e3dd617d32187a0d492a5">R_00B860_COMPUTE_TMPRING_SIZE</a>, 4);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a55573f1fe8ee625c368e9701cf4707e6">S_00B860_WAVESIZE</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a2a782a7f29838b2777c6b13b0fe0e565">ScratchBlocks</a>), 4);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="comment">// TODO: Should probably note flat usage somewhere. SC emits a &quot;FlatPtr32 =</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="comment">// 0&quot; comment but I don&#39;t see a corresponding field in the register spec.</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(RsrcReg, 4);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a8468bf12ba60364d28de0b04529ba50e">S_00B028_VGPRS</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a0fb220e3dee07364dd090f1cd80d2425">VGPRBlocks</a>) |</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;                              <a class="code" href="SIDefines_8h.html#a725ea575e9923d18bd1a6cf78b9fcd7b">S_00B028_SGPRS</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a123da1f2aa3dc5adde152851d3f095ea">SGPRBlocks</a>), 4);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a1547221f14b754ba72ef4a6e1d41df5b">R_0286E8_SPI_TMPRING_SIZE</a>, 4);</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        <a class="code" href="SIDefines_8h.html#a0fcb0c23c329a517d275a126f6ffc676">S_0286E8_WAVESIZE</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a2a782a7f29838b2777c6b13b0fe0e565">ScratchBlocks</a>), 4);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  }</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#afd66251acdc44a0c8343eb28638e05f2">R_00B02C_SPI_SHADER_PGM_RSRC2_PS</a>, 4);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#ae8b4887bf7e1d98571421a9d8360b7f5">S_00B02C_EXTRA_LDS_SIZE</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a34d631fd6083ae4bbbee5024eb00867a">LDSBlocks</a>), 4);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a748c631046b4a468f479a1497d4912e4">R_0286CC_SPI_PS_INPUT_ENA</a>, 4);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">getPSInputEnable</a>(), 4);</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#a43fb4af985569eadc1c03ed3321436df">R_0286D0_SPI_PS_INPUT_ADDR</a>, 4);</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>(), 4);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  }</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#aad135fdb7d54438c54959bfd0a1eb1a8">R_SPILLED_SGPRS</a>, 4);</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1da5c6336b5f467716e86ae0ce4be707">getNumSpilledSGPRs</a>(), 4);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(<a class="code" href="SIDefines_8h.html#ada39078b019d856e2a0453a57fe24bdf">R_SPILLED_VGPRS</a>, 4);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <a class="code" href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">OutStreamer</a>-&gt;EmitIntValue(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a151f36291294772bdef78f2e6e6b64d4">getNumSpilledVGPRs</a>(), 4);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;}</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="comment">// This is the equivalent of EmitProgramInfoSI above, but for when the OS type</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="comment">// is AMDPAL.  It stores each compute/SPI register setting and other PAL</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="comment">// metadata items into the PALMD::Metadata, combining with any provided by the</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="comment">// frontend as LLVM metadata. Once all functions are written, the PAL metadata</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">// is then written as a single block in the .note section.</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="keywordtype">void</span> AMDGPUAsmPrinter::EmitPALMetadata(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;       <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIProgramInfo.html">SIProgramInfo</a> &amp;CurrentProgramInfo) {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <span class="keyword">auto</span> CC = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>();</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keyword">auto</span> MD = <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">getTargetStreamer</a>()-&gt;<a class="code" href="classllvm_1_1AMDGPUTargetStreamer.html#a489a5ef3c13fab7a1938066b108e6b57">getPALMetadata</a>();</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  MD-&gt;<a class="code" href="classllvm_1_1AMDGPUPALMetadata.html#a17deb320c80f737750ffe34cf3fdc2ca">setEntryPoint</a>(CC, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">getName</a>());</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  MD-&gt;setNumUsedVgprs(CC, CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">NumVGPRsForWavesPerEU</a>);</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  MD-&gt;setNumUsedSgprs(CC, CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">NumSGPRsForWavesPerEU</a>);</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">AMDGPU::isCompute</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>())) {</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    MD-&gt;setRsrc1(CC, CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">ComputePGMRSrc1</a>);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    MD-&gt;setRsrc2(CC, CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a>);</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    MD-&gt;setRsrc1(CC, <a class="code" href="SIDefines_8h.html#a8468bf12ba60364d28de0b04529ba50e">S_00B028_VGPRS</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a0fb220e3dee07364dd090f1cd80d2425">VGPRBlocks</a>) |</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;        <a class="code" href="SIDefines_8h.html#a725ea575e9923d18bd1a6cf78b9fcd7b">S_00B028_SGPRS</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a123da1f2aa3dc5adde152851d3f095ea">SGPRBlocks</a>));</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keywordflow">if</span> (CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a2a782a7f29838b2777c6b13b0fe0e565">ScratchBlocks</a> &gt; 0)</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;      MD-&gt;setRsrc2(CC, <a class="code" href="SIDefines_8h.html#a1abe85587cc7e94fabf1d8d348f873cc">S_00B84C_SCRATCH_EN</a>(1));</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">// ScratchSize is in bytes, 16 aligned.</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  MD-&gt;setScratchSize(CC, <a class="code" href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">alignTo</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>, 16));</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    MD-&gt;setRsrc2(CC, <a class="code" href="SIDefines_8h.html#ae8b4887bf7e1d98571421a9d8360b7f5">S_00B02C_EXTRA_LDS_SIZE</a>(CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a34d631fd6083ae4bbbee5024eb00867a">LDSBlocks</a>));</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    MD-&gt;setSpiPsInputEna(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">getPSInputEnable</a>());</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    MD-&gt;setSpiPsInputAddr(MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">getPSInputAddr</a>());</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  }</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keywordflow">if</span> (STM.<a class="code" href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">isWave32</a>())</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    MD-&gt;setWave32(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;}</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">// This is supposed to be log2(Size)</span></div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="AMDGPUAsmPrinter_8cpp.html#a45566385808cbddd79e53ed89c44054d"> 1208</a></span>&#160;<span class="keyword">static</span> <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">amd_element_byte_size_t</a> <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a45566385808cbddd79e53ed89c44054d">getElementByteSizeValue</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">AMD_ELEMENT_4_BYTES</a>;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">AMD_ELEMENT_8_BYTES</a>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">AMD_ELEMENT_16_BYTES</a>;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid private_element_size&quot;</span>);</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  }</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="keywordtype">void</span> AMDGPUAsmPrinter::getAmdKernelCode(<a class="code" href="structamd__kernel__code__s.html">amd_kernel_code_t</a> &amp;Out,</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="structllvm_1_1SIProgramInfo.html">SIProgramInfo</a> &amp;CurrentProgramInfo,</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a> ||</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;         F.<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>);</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STM = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <a class="code" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">AMDGPU::initDefaultAMDKernelCodeT</a>(Out, &amp;STM);</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">compute_pgm_resource_registers</a> =</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">ComputePGMRSrc1</a> |</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;      (CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">ComputePGMRSrc2</a> &lt;&lt; 32);</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">AMD_CODE_PROPERTY_IS_PTR64</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="keywordflow">if</span> (CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afe84876a2f6c46a0d8ad0a58f3554c8d">DynamicCallStack</a>)</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK</a>;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  <a class="code" href="AMDKernelCodeT_8h.html#a55f074fb1bd8c82ae322608be62ca00b">AMD_HSA_BITS_SET</a>(Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a>,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                   <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE</a>,</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;                   <a class="code" href="AMDGPUAsmPrinter_8cpp.html#a45566385808cbddd79e53ed89c44054d">getElementByteSizeValue</a>(STM.getMaxPrivateElementSize()));</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;hasPrivateSegmentBuffer()) {</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |=</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a>;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  }</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">if</span> (MFI-&gt;hasDispatchPtr())</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (MFI-&gt;hasQueuePtr())</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</a>;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (MFI-&gt;hasKernargSegmentPtr())</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</a>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (MFI-&gt;hasDispatchID())</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</a>;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (MFI-&gt;hasFlatScratchInit())</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</a>;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (MFI-&gt;hasDispatchPtr())</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a>;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a> (STM.isXNACKEnabled())</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    Out.<a class="code" href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">code_properties</a> |= <a class="code" href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED</a>;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> MaxKernArgAlign;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#aa840eff57f443d0ad4f62ddd4d6d9e7f">kernarg_segment_byte_size</a> = STM.getKernArgSegmentSize(F, MaxKernArgAlign);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#ab8ca3407b13af2f0d9a9c80ce582c37b">wavefront_sgpr_count</a> = CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">NumSGPR</a>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#ad6400e51805c0d3e6658f51e0f4b1258">workitem_vgpr_count</a> = CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">NumVGPR</a>;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#a4df57402a4d6bce6adc008a2c2703630">workitem_private_segment_byte_size</a> = CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">ScratchSize</a>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#a76d1342950ad5679cb75e5a551583961">workgroup_group_segment_byte_size</a> = CurrentProgramInfo.<a class="code" href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">LDSSize</a>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="comment">// kernarg_segment_alignment is specified as log of the alignment.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="comment">// The minimum alignment is 16.</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  Out.<a class="code" href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">kernarg_segment_alignment</a> = <a class="code" href="namespacellvm.html#ad82de9da62635df78a534de0f16c1129">Log2</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">Align</a>(16), MaxKernArgAlign));</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;}</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUAsmPrinter.html#a83f305aeeb35f8c2272405b7357059f2"> 1283</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUAsmPrinter.html#a83f305aeeb35f8c2272405b7357059f2">AMDGPUAsmPrinter::PrintAsmOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;                                       <span class="keyword">const</span> <span class="keywordtype">char</span> *ExtraCode, <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;  <span class="comment">// First try the generic code, which knows about modifiers like &#39;c&#39; and &#39;n&#39;.</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AsmPrinter.html#af865b91965a6c4e1082d1510228db5b5">AsmPrinter::PrintAsmOperand</a>(MI, OpNo, ExtraCode, O))</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">if</span> (ExtraCode &amp;&amp; ExtraCode[0]) {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">if</span> (ExtraCode[1] != 0)</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>; <span class="comment">// Unknown modifier.</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">switch</span> (ExtraCode[0]) {</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <span class="keywordflow">case</span> <span class="charliteral">&#39;r&#39;</span>:</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    }</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <span class="comment">// TODO: Should be able to support other operand types like globals.</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUInstPrinter.html#a91afb5c1063e02fff7d60f7eef58e1da">AMDGPUInstPrinter::printRegOperand</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>,</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;                                       *MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>());</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  }</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;}</div><div class="ttc" id="classllvm_1_1AsmPrinter_html_a3660e75a36f30fc10c58dc69dde25209"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a3660e75a36f30fc10c58dc69dde25209">llvm::AsmPrinter::EmitGlobalVariable</a></div><div class="ttdeci">virtual void EmitGlobalVariable(const GlobalVariable *GV)</div><div class="ttdoc">Emit the specified global variable to the .s file. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00454">AsmPrinter.cpp:454</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a994c4a36d64245a01e5220cb22c89968"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a994c4a36d64245a01e5220cb22c89968">llvm::SIMachineFunctionInfo::hasDispatchPtr</a></div><div class="ttdeci">bool hasDispatchPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00595">SIMachineFunctionInfo.h:595</a></div></div>
<div class="ttc" id="namespacellvm_html_ad82de9da62635df78a534de0f16c1129"><div class="ttname"><a href="namespacellvm.html#ad82de9da62635df78a534de0f16c1129">llvm::Log2</a></div><div class="ttdeci">unsigned Log2(Align A)</div><div class="ttdoc">Returns the log2 of the alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00204">Alignment.h:204</a></div></div>
<div class="ttc" id="namespacellvm_html_a443819cdc54f775be2d0836c16d3661e"><div class="ttname"><a href="namespacellvm.html#a443819cdc54f775be2d0836c16d3661e">llvm::isUInt&lt; 32 &gt;</a></div><div class="ttdeci">constexpr bool isUInt&lt; 32 &gt;(uint64_t x)</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00385">MathExtras.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a0580b05cc0794957d4ac1ce2f209ac87"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a0580b05cc0794957d4ac1ce2f209ac87">llvm::AsmPrinter::getObjFileLowering</a></div><div class="ttdeci">const TargetLoweringObjectFile &amp; getObjFileLowering() const</div><div class="ttdoc">Return information about object file lowering. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00214">AsmPrinter.cpp:214</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalObject_html_a75c724ad86ac300f1cf7211af9482464"><div class="ttname"><a href="classllvm_1_1GlobalObject.html#a75c724ad86ac300f1cf7211af9482464">llvm::GlobalObject::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalObject_8h_source.html#l00073">GlobalObject.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_aa62e3d664ed9594bae1c0c4d52f7aac2"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#aa62e3d664ed9594bae1c0c4d52f7aac2">llvm::AMDGPUAsmPrinter::EmitGlobalVariable</a></div><div class="ttdeci">void EmitGlobalVariable(const GlobalVariable *GV) override</div><div class="ttdoc">Emit the specified global variable to the .s file. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00287">AMDGPUAsmPrinter.cpp:287</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key_html_a6b334a5f83504ebc99cc59f4f333ff98"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Arg_1_1Key.html#a6b334a5f83504ebc99cc59f4f333ff98">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a></div><div class="ttdeci">constexpr char Align[]</div><div class="ttdoc">Key for Kernel::Arg::Metadata::mAlign. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00164">AMDGPUMetadata.h:164</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL hull shaders (= tessellation control shaders). </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00218">CallingConv.h:218</a></div></div>
<div class="ttc" id="namespacellvm_html_aa4a596c65b215aae8d1ae5da8d1b63fc"><div class="ttname"><a href="namespacellvm.html#aa4a596c65b215aae8d1ae5da8d1b63fc">llvm::getTheGCNTarget</a></div><div class="ttdeci">Target &amp; getTheGCNTarget()</div><div class="ttdoc">The target for GCN GPUs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00025">AMDGPUTargetInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aae53bd9a95aa32ba5a9515953cf70ddf"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aae53bd9a95aa32ba5a9515953cf70ddf">llvm::SIMachineFunctionInfo::hasPrivateSegmentBuffer</a></div><div class="ttdeci">bool hasPrivateSegmentBuffer() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00591">SIMachineFunctionInfo.h:591</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a3977267b8b812445d53063e0182fd891"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a3977267b8b812445d53063e0182fd891">llvm::SIProgramInfo::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00025">SIProgramInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_acf005b2695c64eb57157215562463116"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#acf005b2695c64eb57157215562463116">llvm::AMDGPUSubtarget::isAmdHsaOS</a></div><div class="ttdeci">bool isAmdHsaOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00123">AMDGPUSubtarget.h:123</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ae2cf9305ae9bb7d01a81a370bdd9a6c1">AMD_CODE_PROPERTY_IS_DYNAMIC_CALLSTACK</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00188">AMDKernelCodeT.h:188</a></div></div>
<div class="ttc" id="DiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ad7f50614a5a33e62293862759e14a368"><div class="ttname"><a href="SIDefines_8h.html#ad7f50614a5a33e62293862759e14a368">S_00B848_VGPRS</a></div><div class="ttdeci">#define S_00B848_VGPRS(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00552">SIDefines.h:552</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a7f2ac7de878c5b5a76540ef9720a6984"><div class="ttname"><a href="SIDefines_8h.html#a7f2ac7de878c5b5a76540ef9720a6984">S_00B848_PRIV</a></div><div class="ttdeci">#define S_00B848_PRIV(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00564">SIDefines.h:564</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_ae2338e6739b671ea853b6154db368292"><div class="ttname"><a href="classllvm_1_1StringRef.html#ae2338e6739b671ea853b6154db368292">llvm::StringRef::str</a></div><div class="ttdeci">LLVM_NODISCARD std::string str() const</div><div class="ttdoc">str - Get the contents as an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00239">StringRef.h:239</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00073">NVVMIntrRange.cpp:73</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_ac189a157a6aab76ea837c13ec615dbc9"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#ac189a157a6aab76ea837c13ec615dbc9">llvm::AsmPrinter::OutStreamer</a></div><div class="ttdeci">std::unique_ptr&lt; MCStreamer &gt; OutStreamer</div><div class="ttdoc">This is the MCStreamer object for the file we are generating. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00095">AsmPrinter.h:95</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="SIDefines_8h_html_abdeb0fbbc08c1eb71ea382a104c5d437"><div class="ttname"><a href="SIDefines_8h.html#abdeb0fbbc08c1eb71ea382a104c5d437">FP_DENORM_MODE_SP</a></div><div class="ttdeci">#define FP_DENORM_MODE_SP(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00606">SIDefines.h:606</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalVariable_html_a0e5946885029c1bce1350d34f2539b1b"><div class="ttname"><a href="classllvm_1_1GlobalVariable.html#a0e5946885029c1bce1350d34f2539b1b">llvm::GlobalVariable::getInitializer</a></div><div class="ttdeci">const Constant * getInitializer() const</div><div class="ttdoc">getInitializer - Return the initializer for this global variable. </div><div class="ttdef"><b>Definition:</b> <a href="GlobalVariable_8h_source.html#l00136">GlobalVariable.h:136</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html_a620bf1ce8489b3da259faf0c55a862aa"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#a620bf1ce8489b3da259faf0c55a862aa">llvm::MCSymbol::isVariable</a></div><div class="ttdeci">bool isVariable() const</div><div class="ttdoc">isVariable - Check if this is a variable symbol. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00289">MCSymbol.h:289</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ac05041a93ac4ed20e1d435b7a264ce15"><div class="ttname"><a href="SIDefines_8h.html#ac05041a93ac4ed20e1d435b7a264ce15">R_00B228_SPI_SHADER_PGM_RSRC1_GS</a></div><div class="ttdeci">#define R_00B228_SPI_SHADER_PGM_RSRC1_GS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00503">SIDefines.h:503</a></div></div>
<div class="ttc" id="SIDefines_8h_html_acba28a403ab11973c99fdcdc20038447"><div class="ttname"><a href="SIDefines_8h.html#acba28a403ab11973c99fdcdc20038447">G_00B84C_USER_SGPR</a></div><div class="ttdeci">#define G_00B84C_USER_SGPR(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00516">SIDefines.h:516</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html"><div class="ttname"><a href="classllvm_1_1MCSymbol.html">llvm::MCSymbol</a></div><div class="ttdoc">MCSymbol - Instances of this class represent a symbol name in the MC file, and MCSymbols are created ...</div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00041">MCSymbol.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a16ad2fd7b1b1707701d1dc60e49b268a"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a16ad2fd7b1b1707701d1dc60e49b268a">llvm::AMDGPUAsmPrinter::getGlobalSTI</a></div><div class="ttdeci">const MCSubtargetInfo * getGlobalSTI() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00113">AMDGPUAsmPrinter.cpp:113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module. ...</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00066">Module.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html_abe52fcc0194159b0a6e516e3ece4e4a2"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#abe52fcc0194159b0a6e516e3ece4e4a2">llvm::MCSymbol::redefineIfPossible</a></div><div class="ttdeci">void redefineIfPossible()</div><div class="ttdoc">Prepare this symbol to be redefined. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00223">MCSymbol.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_aa9a2aed0d26a4fca41f8fc0986a3f12b"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#aa9a2aed0d26a4fca41f8fc0986a3f12b">llvm::AsmPrinter::doFinalization</a></div><div class="ttdeci">bool doFinalization(Module &amp;M) override</div><div class="ttdoc">Shut down the asmprinter. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l01415">AsmPrinter.cpp:1415</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a253322bb74970fa11476f321b26fc271"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a253322bb74970fa11476f321b26fc271">llvm::SIMachineFunctionInfo::getMaxFlatWorkGroupSize</a></div><div class="ttdeci">unsigned getMaxFlatWorkGroupSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00835">SIMachineFunctionInfo.h:835</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_aa7625af893e242d33b9f182066f59310"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#aa7625af893e242d33b9f182066f59310">llvm::AsmPrinter::OutContext</a></div><div class="ttdeci">MCContext &amp; OutContext</div><div class="ttdoc">This is the context for the output file that we are streaming. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00090">AsmPrinter.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a02e8df47424dd56e889739b63859838a"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a02e8df47424dd56e889739b63859838a">llvm::SIProgramInfo::Priv</a></div><div class="ttdeci">uint32_t Priv</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00027">SIProgramInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a5a777de4cd152c5b22b9d28439326d50"><div class="ttname"><a href="classllvm_1_1Triple.html#a5a777de4cd152c5b22b9d28439326d50">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const</div><div class="ttdoc">getOS - Get the parsed operating system type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00306">Triple.h:306</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_ad61e875b02b74953c306abc3f5da8d81"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#ad61e875b02b74953c306abc3f5da8d81">llvm::AMDGPUAsmPrinter::EmitFunctionBodyEnd</a></div><div class="ttdeci">void EmitFunctionBodyEnd() override</div><div class="ttdoc">Targets can override this to emit stuff after the last basic block in the function. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00210">AMDGPUAsmPrinter.cpp:210</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD.html">llvm::AMDGPU::HSAMD</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadataVerifier_8h_source.html#l00023">AMDGPUMetadataVerifier.h:23</a></div></div>
<div class="ttc" id="namespacellvm_html_a9574ec5c392043ed278f101419014d92"><div class="ttname"><a href="namespacellvm.html#a9574ec5c392043ed278f101419014d92">llvm::getTheAMDGPUTarget</a></div><div class="ttdeci">Target &amp; getTheAMDGPUTarget()</div><div class="ttdoc">The target which supports all AMD GPUs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetInfo_8cpp_source.html#l00020">AMDGPUTargetInfo.cpp:20</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html_ad5b015f59842d7ec2d161da069cdcc06"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#ad5b015f59842d7ec2d161da069cdcc06">llvm::AMDGPU::IsaVersion::Stepping</a></div><div class="ttdeci">unsigned Stepping</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00139">TargetParser.h:139</a></div></div>
<div class="ttc" id="SIDefines_8h_html_aa99b5c08eb96a35f440774bf1fd747da"><div class="ttname"><a href="SIDefines_8h.html#aa99b5c08eb96a35f440774bf1fd747da">G_00B84C_TGID_Z_EN</a></div><div class="ttdeci">#define G_00B84C_TGID_Z_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00528">SIDefines.h:528</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a012bdf650a16835d8562bc8c980defaf"><div class="ttname"><a href="SIDefines_8h.html#a012bdf650a16835d8562bc8c980defaf">R_00B028_SPI_SHADER_PGM_RSRC1_PS</a></div><div class="ttdeci">#define R_00B028_SPI_SHADER_PGM_RSRC1_PS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00499">SIDefines.h:499</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab7d991cb3f56dc25f5f473dacc2a2b54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">llvm::MachineRegisterInfo::reg_operands</a></div><div class="ttdeci">iterator_range&lt; reg_iterator &gt; reg_operands(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00286">MachineRegisterInfo.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_a42a6a36e3f81ed01649c8411331107b7"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#a42a6a36e3f81ed01649c8411331107b7">llvm::AMDGPUTargetStreamer::EmitAmdhsaKernelDescriptor</a></div><div class="ttdeci">virtual void EmitAmdhsaKernelDescriptor(const MCSubtargetInfo &amp;STI, StringRef KernelName, const amdhsa::kernel_descriptor_t &amp;KernelDescriptor, uint64_t NextVGPR, uint64_t NextSGPR, bool ReserveVCC, bool ReserveFlatScr, bool ReserveXNACK)=0</div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html">llvm::AMDGPU::IsaVersion</a></div><div class="ttdoc">Instruction set architecture version. </div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00136">TargetParser.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a83f305aeeb35f8c2272405b7357059f2"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a83f305aeeb35f8c2272405b7357059f2">llvm::AMDGPUAsmPrinter::PrintAsmOperand</a></div><div class="ttdeci">bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNo, const char *ExtraCode, raw_ostream &amp;O) override</div><div class="ttdoc">Print the specified operand of MI, an INLINEASM instruction, using the specified assembler variant...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l01283">AMDGPUAsmPrinter.cpp:1283</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a1abe85587cc7e94fabf1d8d348f873cc"><div class="ttname"><a href="SIDefines_8h.html#a1abe85587cc7e94fabf1d8d348f873cc">S_00B84C_SCRATCH_EN</a></div><div class="ttdeci">#define S_00B84C_SCRATCH_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00512">SIDefines.h:512</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ad7caeeeb9f3223ba4fba2642062de409">AMD_CODE_PROPERTY_ENABLE_SGPR_FLAT_SCRATCH_INIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00111">AMDKernelCodeT.h:111</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4bbc0f0059b8fc54fdd919e558f0b911"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4bbc0f0059b8fc54fdd919e558f0b911">llvm::GCNSubtarget::getInstrInfo</a></div><div class="ttdeci">const SIInstrInfo * getInstrInfo() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00409">AMDGPUSubtarget.h:409</a></div></div>
<div class="ttc" id="BinaryFormat_2ELF_8h_html"><div class="ttname"><a href="BinaryFormat_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a7f899f3398694cba8a77c2fa9a2eec23"><div class="ttname"><a href="SIDefines_8h.html#a7f899f3398694cba8a77c2fa9a2eec23">S_00B84C_TG_SIZE_EN</a></div><div class="ttdeci">#define S_00B84C_TG_SIZE_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00530">SIDefines.h:530</a></div></div>
<div class="ttc" id="SIDefines_8h_html_acbb30ea10770fc01c162625968e545bd"><div class="ttname"><a href="SIDefines_8h.html#acbb30ea10770fc01c162625968e545bd">S_00B848_DX10_CLAMP</a></div><div class="ttdeci">#define S_00B848_DX10_CLAMP(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00567">SIDefines.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ae2356499363edbac51f59d1e4dcd2b90"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ae2356499363edbac51f59d1e4dcd2b90">llvm::SIMachineFunctionInfo::getPSInputAddr</a></div><div class="ttdeci">unsigned getPSInputAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00795">SIMachineFunctionInfo.h:795</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6f729ccbde86c027e2ecc7aae6fca779">AMD_CODE_PROPERTY_ENABLE_SGPR_QUEUE_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00099">AMDKernelCodeT.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aeaf83d3c4b4e4671cbcdb3a0c4c830c1"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aeaf83d3c4b4e4671cbcdb3a0c4c830c1">llvm::SIMachineFunctionInfo::hasWorkItemIDZ</a></div><div class="ttdeci">bool hasWorkItemIDZ() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00643">SIMachineFunctionInfo.h:643</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ac3678dc8908060a15fa8b872ec67cf09"><div class="ttname"><a href="SIDefines_8h.html#ac3678dc8908060a15fa8b872ec67cf09">S_00B848_WGP_MODE</a></div><div class="ttdeci">#define S_00B848_WGP_MODE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00576">SIDefines.h:576</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a60b2019d78b887e80d865096f3d7b312"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a60b2019d78b887e80d865096f3d7b312">llvm::SIProgramInfo::NumSGPRsForWavesPerEU</a></div><div class="ttdeci">uint32_t NumSGPRsForWavesPerEU</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00051">SIProgramInfo.h:51</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a4ddb4afaf5e4a6bca81ececd63f516da"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a4ddb4afaf5e4a6bca81ececd63f516da">llvm::AsmPrinter::MF</a></div><div class="ttdeci">MachineFunction * MF</div><div class="ttdoc">The current machine function. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00098">AsmPrinter.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a74f1898d303a8ba27fd75883eb474663"><div class="ttname"><a href="SIDefines_8h.html#a74f1898d303a8ba27fd75883eb474663">G_00B84C_TGID_Y_EN</a></div><div class="ttdeci">#define G_00B84C_TGID_Y_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00525">SIDefines.h:525</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_abf43be02eb6dd6450cf63b501f0f8f34"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#abf43be02eb6dd6450cf63b501f0f8f34">llvm::SIProgramInfo::LDSSize</a></div><div class="ttdeci">uint32_t LDSSize</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00047">SIProgramInfo.h:47</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794af2c5be679d7769a9f3e5e308f73a9ff8">llvm::CallingConv::AMDGPU_LS</a></div><div class="ttdoc">Calling convention used for AMDPAL vertex shader if tessellation is in use. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00226">CallingConv.h:226</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoStackSize_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoStackSize.html">llvm::DiagnosticInfoStackSize</a></div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00214">DiagnosticInfo.h:214</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_ac559e84953a041d04f27c9a1063a1c59"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#ac559e84953a041d04f27c9a1063a1c59">llvm::SIProgramInfo::WgpMode</a></div><div class="ttdeci">uint32_t WgpMode</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00031">SIProgramInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ace3ed0412f841777b7de55d47883890e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">llvm::MachineBasicBlock::back</a></div><div class="ttdeci">MachineInstr &amp; back()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00196">MachineBasicBlock.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a1c9934ccbee04b51f83a123e09ae9cf1"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a1c9934ccbee04b51f83a123e09ae9cf1">llvm::GCNSubtarget::getMinNumSGPRs</a></div><div class="ttdeci">unsigned getMinNumSGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01111">AMDGPUSubtarget.h:1111</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a32f788cd8c9a933ebd8ac151e8291847"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a32f788cd8c9a933ebd8ac151e8291847">llvm::SIProgramInfo::NumSGPR</a></div><div class="ttdeci">uint32_t NumSGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00046">SIProgramInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCAssembler_html"><div class="ttname"><a href="classllvm_1_1MCAssembler.html">llvm::MCAssembler</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAssembler_8h_source.html#l00060">MCAssembler.h:60</a></div></div>
<div class="ttc" id="MCAssembler_8h_html"><div class="ttname"><a href="MCAssembler_8h.html">MCAssembler.h</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a748c631046b4a468f479a1497d4912e4"><div class="ttname"><a href="SIDefines_8h.html#a748c631046b4a468f479a1497d4912e4">R_0286CC_SPI_PS_INPUT_ENA</a></div><div class="ttdeci">#define R_0286CC_SPI_PS_INPUT_ENA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00548">SIDefines.h:548</a></div></div>
<div class="ttc" id="namespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00093">RISCVBaseInfo.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a368361c35c73755699da00655914eef3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a368361c35c73755699da00655914eef3">llvm::SIMachineFunctionInfo::hasDispatchID</a></div><div class="ttdeci">bool hasDispatchID() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00607">SIMachineFunctionInfo.h:607</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a725ea575e9923d18bd1a6cf78b9fcd7b"><div class="ttname"><a href="SIDefines_8h.html#a725ea575e9923d18bd1a6cf78b9fcd7b">S_00B028_SGPRS</a></div><div class="ttdeci">#define S_00B028_SGPRS(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00509">SIDefines.h:509</a></div></div>
<div class="ttc" id="namespacellvm_html_a54544e95797c70f94484c0d6b1a4d8d2"><div class="ttname"><a href="namespacellvm.html#a54544e95797c70f94484c0d6b1a4d8d2">llvm::createR600AsmPrinterPass</a></div><div class="ttdeci">AsmPrinter * createR600AsmPrinterPass(TargetMachine &amp;TM, std::unique_ptr&lt; MCStreamer &gt; &amp;&amp;Streamer)</div><div class="ttdef"><b>Definition:</b> <a href="R600AsmPrinter_8cpp_source.html#l00031">R600AsmPrinter.cpp:31</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html">llvm::SIProgramInfo</a></div><div class="ttdoc">Track resource usage for kernels / entry functions. </div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00021">SIProgramInfo.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPALMetadata_html_a17deb320c80f737750ffe34cf3fdc2ca"><div class="ttname"><a href="classllvm_1_1AMDGPUPALMetadata.html#a17deb320c80f737750ffe34cf3fdc2ca">llvm::AMDGPUPALMetadata::setEntryPoint</a></div><div class="ttdeci">void setEntryPoint(unsigned CC, StringRef Name)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPALMetadata_8cpp_source.html#l00187">AMDGPUPALMetadata.cpp:187</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL geometry shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00202">CallingConv.h:202</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_aaf308b7023474c622152ef2ce92827bb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#aaf308b7023474c622152ef2ce92827bb">llvm::AMDGPUTargetStreamer::EmitAMDGPUSymbolType</a></div><div class="ttdeci">virtual void EmitAMDGPUSymbolType(StringRef SymbolName, unsigned Type)=0</div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a362490a43ee948c5614e3b8385384257"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00173">SIInstrInfo.h:173</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="MCStreamer_8h_html"><div class="ttname"><a href="MCStreamer_8h.html">MCStreamer.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_ade49ed181f638745d20791212153660d"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#ade49ed181f638745d20791212153660d">llvm::MCSubtargetInfo::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00104">MCSubtargetInfo.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a318f4e4abc2a6cfc1776734e748d64e8"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a318f4e4abc2a6cfc1776734e748d64e8">llvm::SIMachineFunctionInfo::hasFlatScratchInit</a></div><div class="ttdeci">bool hasFlatScratchInit() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00611">SIMachineFunctionInfo.h:611</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; uint32_t &gt;</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8cpp_html_a45566385808cbddd79e53ed89c44054d"><div class="ttname"><a href="AMDGPUAsmPrinter_8cpp.html#a45566385808cbddd79e53ed89c44054d">getElementByteSizeValue</a></div><div class="ttdeci">static amd_element_byte_size_t getElementByteSizeValue(unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l01208">AMDGPUAsmPrinter.cpp:1208</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a4ab7b070d55d46145ded8ccdd0cd5db5"><div class="ttname"><a href="SIDefines_8h.html#a4ab7b070d55d46145ded8ccdd0cd5db5">S_00B848_MEM_ORDERED</a></div><div class="ttdeci">#define S_00B848_MEM_ORDERED(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00579">SIDefines.h:579</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a794476833214d5191d905cb35da453a8"><div class="ttname"><a href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00601">SIDefines.h:601</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00667">AMDGPUBaseInfo.h:667</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a3a1bb613dbce7e5d95d7008343cc5263"><div class="ttname"><a href="structamd__kernel__code__s.html#a3a1bb613dbce7e5d95d7008343cc5263">amd_kernel_code_s::code_properties</a></div><div class="ttdeci">uint32_t code_properties</div><div class="ttdoc">Code properties. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00566">AMDKernelCodeT.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4b3445417981acbcdd4f4f0089a29de8"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b3445417981acbcdd4f4f0089a29de8">llvm::MachineFunction::setAlignment</a></div><div class="ttdeci">void setAlignment(Align A)</div><div class="ttdoc">setAlignment - Set the alignment of the function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00520">MachineFunction.h:520</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdoc">SPIR_KERNEL - Calling convention for SPIR kernel functions. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00147">CallingConv.h:147</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818aa636828001d1284b46d851f62f3108cb">AMD_ELEMENT_16_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00061">AMDKernelCodeT.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_af0b71165db16633df4a356825edea094"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#af0b71165db16633df4a356825edea094">llvm::AMDGPU::HSAMD::Kernel::Key::SymbolName</a></div><div class="ttdeci">constexpr char SymbolName[]</div><div class="ttdoc">Key for Kernel::Metadata::mSymbolName. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00371">AMDGPUMetadata.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_adc3333d2d5974f4068df84f8706fc7d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">static bool isFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00497">SIInstrInfo.h:497</a></div></div>
<div class="ttc" id="classllvm_1_1Module_html_a6d883605206368bc536cc9ded97209b8"><div class="ttname"><a href="classllvm_1_1Module.html#a6d883605206368bc536cc9ded97209b8">llvm::Module::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdoc">Get the data layout for the module&amp;#39;s target platform. </div><div class="ttdef"><b>Definition:</b> <a href="Module_8cpp_source.html#l00369">Module.cpp:369</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a0ced2d6b15f87f297ec231c753e624e6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">llvm::SIInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05989">SIInstrInfo.cpp:5989</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_1_1ELF_html_a9a550fe65be7a8e6e2ad34f7785d4c3ea18ae5a64ac74a4265698b956bc797b32"><div class="ttname"><a href="namespacellvm_1_1ELF.html#a9a550fe65be7a8e6e2ad34f7785d4c3ea18ae5a64ac74a4265698b956bc797b32">llvm::ELF::SHT_PROGBITS</a></div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l00817">ELF.h:817</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a9d4615c0497f7d4f78234db291336285"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a9d4615c0497f7d4f78234db291336285">llvm::AMDGPUSubtarget::getLocalMemorySize</a></div><div class="ttdeci">int getLocalMemorySize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00200">AMDGPUSubtarget.h:200</a></div></div>
<div class="ttc" id="MCSectionELF_8h_html"><div class="ttname"><a href="MCSectionELF_8h.html">MCSectionELF.h</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html"><div class="ttname"><a href="structamd__kernel__code__s.html">amd_kernel_code_s</a></div><div class="ttdoc">AMD Kernel Code Object (amd_kernel_code_t). </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00530">AMDKernelCodeT.h:530</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstPrinter_html_a91afb5c1063e02fff7d60f7eef58e1da"><div class="ttname"><a href="classllvm_1_1AMDGPUInstPrinter.html#a91afb5c1063e02fff7d60f7eef58e1da">llvm::AMDGPUInstPrinter::printRegOperand</a></div><div class="ttdeci">static void printRegOperand(unsigned RegNo, raw_ostream &amp;O, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstPrinter_8cpp_source.html#l00284">AMDGPUInstPrinter.cpp:284</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00672">AMDGPUBaseInfo.h:672</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a34d631fd6083ae4bbbee5024eb00867a"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a34d631fd6083ae4bbbee5024eb00867a">llvm::SIProgramInfo::LDSBlocks</a></div><div class="ttdeci">uint32_t LDSBlocks</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00038">SIProgramInfo.h:38</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a6dc896a798fd6205e148572e95992f97"><div class="ttname"><a href="SIDefines_8h.html#a6dc896a798fd6205e148572e95992f97">G_00B84C_TRAP_HANDLER</a></div><div class="ttdeci">#define G_00B84C_TRAP_HANDLER(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00519">SIDefines.h:519</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_afd649707f270de66ec1369c67435008f"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#afd649707f270de66ec1369c67435008f">llvm::SIProgramInfo::NumVGPR</a></div><div class="ttdeci">uint32_t NumVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00043">SIProgramInfo.h:43</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="TargetLoweringObjectFile_8h_html"><div class="ttname"><a href="TargetLoweringObjectFile_8h.html">TargetLoweringObjectFile.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_aae1f6da8f9be9da723888eb331e447a0"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#aae1f6da8f9be9da723888eb331e447a0">llvm::AMDGPUAsmPrinter::AMDGPUAsmPrinter</a></div><div class="ttdeci">AMDGPUAsmPrinter(TargetMachine &amp;TM, std::unique_ptr&lt; MCStreamer &gt; Streamer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00100">AMDGPUAsmPrinter.cpp:100</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a83c4915f87ee24cf4648d46b2a2acf0a"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a83c4915f87ee24cf4648d46b2a2acf0a">llvm::GCNSubtarget::isTrapHandlerEnabled</a></div><div class="ttdeci">bool isTrapHandlerEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00691">AMDGPUSubtarget.h:691</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa430b22aeafbae06973a9f97d990d16a"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa430b22aeafbae06973a9f97d990d16a">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc2</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc2</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00160">AMDHSAKernelDescriptor.h:160</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ab2540e38704d045cf06013357f399711"><div class="ttname"><a href="SIDefines_8h.html#ab2540e38704d045cf06013357f399711">FP_ROUND_MODE_SP</a></div><div class="ttdeci">#define FP_ROUND_MODE_SP(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00595">SIDefines.h:595</a></div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoResourceLimit_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoResourceLimit.html">llvm::DiagnosticInfoResourceLimit</a></div><div class="ttdoc">Diagnostic information for stack size etc. </div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00176">DiagnosticInfo.h:176</a></div></div>
<div class="ttc" id="SIDefines_8h_html_aad4aa25ffce1f6b2f3ab0687a278a2ca"><div class="ttname"><a href="SIDefines_8h.html#aad4aa25ffce1f6b2f3ab0687a278a2ca">S_00B84C_TGID_Y_EN</a></div><div class="ttdeci">#define S_00B84C_TGID_Y_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00524">SIDefines.h:524</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a7dbf8460eec03ca1cfd3565ec87a44ba"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a7dbf8460eec03ca1cfd3565ec87a44ba">llvm::amdhsa::kernel_descriptor_t::private_segment_fixed_size</a></div><div class="ttdeci">uint32_t private_segment_fixed_size</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00154">AMDHSAKernelDescriptor.h:154</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a691ded89f8b1fa4ed71d526df0a7f277"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a691ded89f8b1fa4ed71d526df0a7f277">llvm::AMDGPU::IsaInfo::hasCodeObjectV3</a></div><div class="ttdeci">bool hasCodeObjectV3(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00247">AMDGPUBaseInfo.cpp:247</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a14accda22ecd133d48fa434165e690a0"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a></div><div class="ttdeci">unsigned getTotalNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00442">AMDGPUBaseInfo.cpp:442</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects. </div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00065">MCContext.h:65</a></div></div>
<div class="ttc" id="namespacellvm_html_a3fe8dd7f3dec647e609a356c59dd7e81"><div class="ttname"><a href="namespacellvm.html#a3fe8dd7f3dec647e609a356c59dd7e81">llvm::reverse</a></div><div class="ttdeci">auto reverse(ContainerTy &amp;&amp;C, typename std::enable_if&lt; has_rbegin&lt; ContainerTy &gt;::value &gt;::type *=nullptr) -&gt; decltype(make_range(C.rbegin(), C.rend()))</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00265">STLExtras.h:265</a></div></div>
<div class="ttc" id="SIDefines_8h_html_af5f71d8ec86ce3be8722a15c2d5d9f93"><div class="ttname"><a href="SIDefines_8h.html#af5f71d8ec86ce3be8722a15c2d5d9f93">S_00B848_FLOAT_MODE</a></div><div class="ttdeci">#define S_00B848_FLOAT_MODE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00561">SIDefines.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPU_1_1HSAMD_1_1MetadataStreamerV2_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1HSAMD_1_1MetadataStreamerV2.html">llvm::AMDGPU::HSAMD::MetadataStreamerV2</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUHSAMetadataStreamer_8h_source.html#l00121">AMDGPUHSAMetadataStreamer.h:121</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a916e0f17fc9b4d7f2a335de9c6f0d826"><div class="ttname"><a href="SIDefines_8h.html#a916e0f17fc9b4d7f2a335de9c6f0d826">R_00B848_COMPUTE_PGM_RSRC1</a></div><div class="ttdeci">#define R_00B848_COMPUTE_PGM_RSRC1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00551">SIDefines.h:551</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a00c93ea2cbbc98a3b069b286c75ff916"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a00c93ea2cbbc98a3b069b286c75ff916">llvm::amdhsa::kernel_descriptor_t::group_segment_fixed_size</a></div><div class="ttdeci">uint32_t group_segment_fixed_size</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00153">AMDHSAKernelDescriptor.h:153</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_af85002142572904a6c1cfd34a7be4516"><div class="ttname"><a href="structamd__kernel__code__s.html#af85002142572904a6c1cfd34a7be4516">amd_kernel_code_s::kernarg_segment_alignment</a></div><div class="ttdeci">uint8_t kernarg_segment_alignment</div><div class="ttdoc">The maximum byte alignment of variables used by the kernel in the specified memory segment...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00638">AMDKernelCodeT.h:638</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a63f219c1f3d08ce961d89c988c57a0e4"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a63f219c1f3d08ce961d89c988c57a0e4">llvm::AsmPrinter::EmitFunctionBody</a></div><div class="ttdeci">void EmitFunctionBody()</div><div class="ttdoc">This method emits the body and trailer for a function. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l01053">AsmPrinter.cpp:1053</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_aa1386bde7f5a07104c15cf760a852e46"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#aa1386bde7f5a07104c15cf760a852e46">llvm::AMDGPUTargetStreamer::EmitCodeEnd</a></div><div class="ttdeci">virtual bool EmitCodeEnd()=0</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a4f0de0c1180aa2d8965d9cdddfde84a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a></div><div class="ttdeci">unsigned getNumExtraSGPRs(const MCSubtargetInfo *STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00393">AMDGPUBaseInfo.cpp:393</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a1da5c6336b5f467716e86ae0ce4be707"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1da5c6336b5f467716e86ae0ce4be707">llvm::SIMachineFunctionInfo::getNumSpilledSGPRs</a></div><div class="ttdeci">unsigned getNumSpilledSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00779">SIMachineFunctionInfo.h:779</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ad9bf37eb3ab2ed467ed4489666c41d27"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ad9bf37eb3ab2ed467ed4489666c41d27">llvm::GCNSubtarget::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01105">AMDGPUSubtarget.h:1105</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op. </div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05861">SIInstrInfo.cpp:5861</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_af398e438530ebe1daa0614d7e7e799b8"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#af398e438530ebe1daa0614d7e7e799b8">llvm::SIProgramInfo::MemOrdered</a></div><div class="ttdeci">uint32_t MemOrdered</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00032">SIProgramInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00020">AMDGPUMachineFunction.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1SmallString_html"><div class="ttname"><a href="classllvm_1_1SmallString.html">llvm::SmallString&lt; 128 &gt;</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a67cf600a1059cf2e88d3fd31d9ec7e2f">AMD_CODE_PROPERTY_PRIVATE_ELEMENT_SIZE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00167">AMDKernelCodeT.h:167</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a9e98ce60ac6e6bfe7cefb284cfe69777"><div class="ttname"><a href="SIDefines_8h.html#a9e98ce60ac6e6bfe7cefb284cfe69777">S_00B84C_TRAP_HANDLER</a></div><div class="ttdeci">#define S_00B84C_TRAP_HANDLER(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00518">SIDefines.h:518</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a31ecea76a64e57b030ad7b2d1e7b226c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">llvm::SIMachineFunctionInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00851">SIMachineFunctionInfo.h:851</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3aa22d521bd6a7e6b9f35545dc7b0f1e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">llvm::MachineBasicBlock::getNumber</a></div><div class="ttdeci">int getNumber() const</div><div class="ttdoc">MachineBasicBlocks are uniquely numbered at the function level, unless they&amp;#39;re not in a MachineFuncti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00800">MachineBasicBlock.h:800</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_aa91c506e6598736498d581465891a9c6"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#aa91c506e6598736498d581465891a9c6">llvm::amdhsa::kernel_descriptor_t::kernel_code_properties</a></div><div class="ttdeci">uint16_t kernel_code_properties</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00161">AMDHSAKernelDescriptor.h:161</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a5497f02b34dd41d7dd53baaf284edbd2"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a5497f02b34dd41d7dd53baaf284edbd2">llvm::SIProgramInfo::ComputePGMRSrc2</a></div><div class="ttdeci">uint64_t ComputePGMRSrc2</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00041">SIProgramInfo.h:41</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_ad50f5d7186d7a17abb53860320a2a5b1"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#ad50f5d7186d7a17abb53860320a2a5b1">llvm::AsmPrinter::isVerbose</a></div><div class="ttdeci">bool isVerbose() const</div><div class="ttdoc">Return true if assembly output should contain comments. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00213">AsmPrinter.h:213</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a8bf478c6d74297defe6b69647f82e83d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8bf478c6d74297defe6b69647f82e83d">llvm::SIMachineFunctionInfo::hasWorkGroupIDX</a></div><div class="ttdeci">bool hasWorkGroupIDX() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00615">SIMachineFunctionInfo.h:615</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aa4903883a5d71f2a447f17c0ceb65bb9"><div class="ttname"><a href="structamd__kernel__code__s.html#aa4903883a5d71f2a447f17c0ceb65bb9">amd_kernel_code_s::compute_pgm_resource_registers</a></div><div class="ttdeci">uint64_t compute_pgm_resource_registers</div><div class="ttdoc">Shader program settings for CS. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00562">AMDKernelCodeT.h:562</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html_acbbd7e0aad3014123d3d6fbadcc26d86"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#acbbd7e0aad3014123d3d6fbadcc26d86">llvm::AMDGPU::IsaVersion::Minor</a></div><div class="ttdeci">unsigned Minor</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00138">TargetParser.h:138</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="R600MachineFunctionInfo_8h_html"><div class="ttname"><a href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a6747dcf1c09cb31257b0c0f3722834d4"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a6747dcf1c09cb31257b0c0f3722834d4">llvm::AMDGPUAsmPrinter::DisasmLineMaxLen</a></div><div class="ttdeci">size_t DisasmLineMaxLen</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8h_source.html#l00148">AMDGPUAsmPrinter.h:148</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246aad601a1b1c8d7a7a4352f998439c66d2">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00095">AMDKernelCodeT.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a74603d93fb144ec34a796f1f07eb39c2"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a74603d93fb144ec34a796f1f07eb39c2">llvm::GCNSubtarget::dumpCode</a></div><div class="ttdeci">bool dumpCode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00611">AMDGPUSubtarget.h:611</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1IsaVersion_html_aef8b56009a9935038a8cd0c4e0495554"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#aef8b56009a9935038a8cd0c4e0495554">llvm::AMDGPU::IsaVersion::Major</a></div><div class="ttdeci">unsigned Major</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8h_source.html#l00137">TargetParser.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a16c3e679fa61136bfeb3c5c9b7542d9f">llvm::CallingConv::AMDGPU_CS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL compute shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00208">CallingConv.h:208</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_ac57a98f338ec710d53ef91935a4c4787"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#ac57a98f338ec710d53ef91935a4c4787">llvm::SIProgramInfo::NumVGPRsForWavesPerEU</a></div><div class="ttdeci">uint32_t NumVGPRsForWavesPerEU</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00054">SIProgramInfo.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00365">SIDefines.h:365</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a56089412d9d1743cacb3f77d8a628035"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a56089412d9d1743cacb3f77d8a628035">llvm::AMDGPUAsmPrinter::isBlockOnlyReachableByFallthrough</a></div><div class="ttdeci">bool isBlockOnlyReachableByFallthrough(const MachineBasicBlock *MBB) const override</div><div class="ttdoc">Return true if the basic block has exactly one predecessor and the control transfer mechanism between...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00177">AMDGPUAsmPrinter.cpp:177</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ae2684a5724ae2c9738411ef51dec8373"><div class="ttname"><a href="SIDefines_8h.html#ae2684a5724ae2c9738411ef51dec8373">S_00B848_IEEE_MODE</a></div><div class="ttdeci">#define S_00B848_IEEE_MODE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00573">SIDefines.h:573</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a5dfd735278d1730ed3cffdb755ede0d2"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a5dfd735278d1730ed3cffdb755ede0d2">llvm::SIProgramInfo::FloatMode</a></div><div class="ttdeci">uint32_t FloatMode</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00026">SIProgramInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_af230e86e680197c6cb80905700ff06db"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#af230e86e680197c6cb80905700ff06db">llvm::SIMachineFunctionInfo::hasQueuePtr</a></div><div class="ttdeci">bool hasQueuePtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00599">SIMachineFunctionInfo.h:599</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00900">AMDGPUBaseInfo.cpp:900</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a8468bf12ba60364d28de0b04529ba50e"><div class="ttname"><a href="SIDefines_8h.html#a8468bf12ba60364d28de0b04529ba50e">S_00B028_VGPRS</a></div><div class="ttdeci">#define S_00B028_VGPRS(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00508">SIDefines.h:508</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ab8ca3407b13af2f0d9a9c80ce582c37b"><div class="ttname"><a href="structamd__kernel__code__s.html#ab8ca3407b13af2f0d9a9c80ce582c37b">amd_kernel_code_s::wavefront_sgpr_count</a></div><div class="ttdeci">uint16_t wavefront_sgpr_count</div><div class="ttdoc">Number of scalar registers used by a wavefront. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00599">AMDKernelCodeT.h:599</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_aae58e3df0180401e8f3ab75c18fbc07a"><div class="ttname"><a href="LLParser_8cpp.html#aae58e3df0180401e8f3ab75c18fbc07a">if</a></div><div class="ttdeci">* if(!EatIfPresent(lltok::kw_thread_local)) return false</div><div class="ttdoc">ParseOptionalThreadLocal := /*empty. </div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a28b9561d9ef3d237ef894023187fa26c"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a28b9561d9ef3d237ef894023187fa26c">llvm::GlobalValue::getVisibility</a></div><div class="ttdeci">VisibilityTypes getVisibility() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00236">GlobalValue.h:236</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27e5626ce22d0cd09916837dc88b7efe"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a></div><div class="ttdeci">bool isGFX10(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00953">AMDGPUBaseInfo.cpp:953</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a6ca3d67dde824e80e4f92bb20509e317">AMD_CODE_PROPERTY_ENABLE_SGPR_KERNARG_SEGMENT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00103">AMDKernelCodeT.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_a489a5ef3c13fab7a1938066b108e6b57"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#a489a5ef3c13fab7a1938066b108e6b57">llvm::AMDGPUTargetStreamer::getPALMetadata</a></div><div class="ttdeci">AMDGPUPALMetadata * getPALMetadata()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetStreamer_8h_source.html#l00040">AMDGPUTargetStreamer.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html">llvm::AMDGPUAsmPrinter</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8h_source.html#l00039">AMDGPUAsmPrinter.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00063">LLVMContext.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a1281d7594f66c61da2a6cacc27d613e8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a1281d7594f66c61da2a6cacc27d613e8">llvm::AMDGPUSubtarget::isAmdPalOS</a></div><div class="ttdeci">bool isAmdPalOS() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00127">AMDGPUSubtarget.h:127</a></div></div>
<div class="ttc" id="namespacellvm_html_a52b4ea3a21377555e9a0511d57945594a7a3c8616d27edc0aaf80d4b72b119133"><div class="ttname"><a href="namespacellvm.html#a52b4ea3a21377555e9a0511d57945594a7a3c8616d27edc0aaf80d4b72b119133">llvm::DK_ResourceLimit</a></div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00055">DiagnosticInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a10d57965c332e81b7ed646c39688bffe"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a10d57965c332e81b7ed646c39688bffe">llvm::SIProgramInfo::NumArchVGPR</a></div><div class="ttdeci">uint32_t NumArchVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00044">SIProgramInfo.h:44</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a6a8f93f513dd3fee9df4bc97242b7228"><div class="ttname"><a href="SIDefines_8h.html#a6a8f93f513dd3fee9df4bc97242b7228">G_00B84C_TGID_X_EN</a></div><div class="ttdeci">#define G_00B84C_TGID_X_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00522">SIDefines.h:522</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_afe84876a2f6c46a0d8ad0a58f3554c8d"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#afe84876a2f6c46a0d8ad0a58f3554c8d">llvm::SIProgramInfo::DynamicCallStack</a></div><div class="ttdeci">bool DynamicCallStack</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00061">SIProgramInfo.h:61</a></div></div>
<div class="ttc" id="AMDGPUTargetStreamer_8h_html"><div class="ttname"><a href="AMDGPUTargetStreamer_8h.html">AMDGPUTargetStreamer.h</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a839fb95cbee310bf346610f8798a8d0e"><div class="ttname"><a href="SIDefines_8h.html#a839fb95cbee310bf346610f8798a8d0e">S_00B84C_TIDIG_COMP_CNT</a></div><div class="ttdeci">#define S_00B84C_TIDIG_COMP_CNT(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00533">SIDefines.h:533</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a3bf6098fe268447f483c33ef54b0bd27"><div class="ttname"><a href="SIDefines_8h.html#a3bf6098fe268447f483c33ef54b0bd27">FP_ROUND_MODE_DP</a></div><div class="ttdeci">#define FP_ROUND_MODE_DP(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00596">SIDefines.h:596</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a9ee1771ba26f81aec7a65500ff422886"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a9ee1771ba26f81aec7a65500ff422886">llvm::SIProgramInfo::ScratchSize</a></div><div class="ttdeci">uint64_t ScratchSize</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00033">SIProgramInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html_aa48b3b7e554b44f4e513d5dd8d9f9343"><div class="ttname"><a href="classllvm_1_1DataLayout.html#aa48b3b7e554b44f4e513d5dd8d9f9343">llvm::DataLayout::getTypeAllocSize</a></div><div class="ttdeci">TypeSize getTypeAllocSize(Type *Ty) const</div><div class="ttdoc">Returns the offset in bytes between successive objects of the specified type, including alignment pad...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00486">DataLayout.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a5e81f1acc479086310c4e522a0fca54c"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a5e81f1acc479086310c4e522a0fca54c">llvm::AsmPrinter::isBlockOnlyReachableByFallthrough</a></div><div class="ttdeci">virtual bool isBlockOnlyReachableByFallthrough(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the basic block has exactly one predecessor and the control transfer mechanism between...</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03050">AsmPrinter.cpp:3050</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00904">AMDGPUBaseInfo.cpp:904</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a25657a51f99b0a2819bdc54d3e31b813"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a25657a51f99b0a2819bdc54d3e31b813">llvm::AsmPrinter::TM</a></div><div class="ttdeci">TargetMachine &amp; TM</div><div class="ttdoc">Target machine description. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00083">AsmPrinter.h:83</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ab35b1d12c35be273d4bf39fdcb022a79">AMD_CODE_PROPERTY_IS_XNACK_SUPPORTED</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00197">AMDKernelCodeT.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html">llvm::AsmPrinter</a></div><div class="ttdoc">This class is intended to be used as a driving class for all asm writers. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8h_source.html#l00080">AsmPrinter.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_ad932c260c9160962f56cfb4299429373"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#ad932c260c9160962f56cfb4299429373">llvm::AsmPrinter::getNameWithPrefix</a></div><div class="ttdeci">void getNameWithPrefix(SmallVectorImpl&lt; char &gt; &amp;Name, const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00444">AsmPrinter.cpp:444</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a53d2f1a868218ddf2ab0a03adc85ca2f"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a53d2f1a868218ddf2ab0a03adc85ca2f">llvm::AMDGPUAsmPrinter::EmitEndOfAsmFile</a></div><div class="ttdeci">void EmitEndOfAsmFile(Module &amp;M) override</div><div class="ttdoc">This virtual method can be overridden by targets that want to emit something at the end of their file...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00155">AMDGPUAsmPrinter.cpp:155</a></div></div>
<div class="ttc" id="AMDGPUInstPrinter_8h_html"><div class="ttname"><a href="AMDGPUInstPrinter_8h.html">AMDGPUInstPrinter.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a42572e79360ea1707d24ffa4b5f9221a"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">llvm::AMDGPUMachineFunction::getMode</a></div><div class="ttdeci">AMDGPU::SIModeRegisterDefaults getMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00060">AMDGPUMachineFunction.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda0a0dddcf03f8f66f7c13558b3c81d845">llvm::Triple::AMDHSA</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00183">Triple.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a62fb29606869fbd40b285c1cda4be12f"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a62fb29606869fbd40b285c1cda4be12f">llvm::GCNSubtarget::isCuModeEnabled</a></div><div class="ttdeci">bool isCuModeEnabled() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00699">AMDGPUSubtarget.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a0557bd873ed2afae533faa02e3168d70"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a0557bd873ed2afae533faa02e3168d70">llvm::GlobalValue::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="Globals_8cpp_source.html#l00111">Globals.cpp:111</a></div></div>
<div class="ttc" id="SIDefines_8h_html_aca087bdb87f73f738c447ddb35113750"><div class="ttname"><a href="SIDefines_8h.html#aca087bdb87f73f738c447ddb35113750">S_00B84C_EXCP_EN_MSB</a></div><div class="ttdeci">#define S_00B84C_EXCP_EN_MSB(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00537">SIDefines.h:537</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_ad261de8c9788fcacfda7ea1b58820aee"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#ad261de8c9788fcacfda7ea1b58820aee">llvm::AMDGPU::SIModeRegisterDefaults::DX10Clamp</a></div><div class="ttdeci">bool DX10Clamp</div><div class="ttdoc">Used by the vector ALU to force DX10-style treatment of NaNs: when set, clamp NaN to zero; otherwise...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00676">AMDGPUBaseInfo.h:676</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html_aac3107671801e6bb16ef896f382759cd"><div class="ttname"><a href="classllvm_1_1MCContext.html#aac3107671801e6bb16ef896f382759cd">llvm::MCContext::reportError</a></div><div class="ttdeci">void reportError(SMLoc L, const Twine &amp;Msg)</div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8cpp_source.html#l00690">MCContext.cpp:690</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a7b3c91906bbb02d7fcf092b8c31ecf5c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7b3c91906bbb02d7fcf092b8c31ecf5c">llvm::SIMachineFunctionInfo::hasWorkItemIDY</a></div><div class="ttdeci">bool hasWorkItemIDY() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00639">SIMachineFunctionInfo.h:639</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ace4de1de19cbe837c578fb3654b6c998"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ace4de1de19cbe837c578fb3654b6c998">llvm::GCNSubtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00452">AMDGPUSubtarget.h:452</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringObjectFile_html_a514827d5cf05ad20250f5d12b52560da"><div class="ttname"><a href="classllvm_1_1TargetLoweringObjectFile.html#a514827d5cf05ad20250f5d12b52560da">llvm::TargetLoweringObjectFile::getContext</a></div><div class="ttdeci">MCContext &amp; getContext() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLoweringObjectFile_8h_source.html#l00069">TargetLoweringObjectFile.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ad63e0e437ca71cc2b5a5d4d5aa3685f2"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ad63e0e437ca71cc2b5a5d4d5aa3685f2">llvm::TargetMachine::getTargetTriple</a></div><div class="ttdeci">const Triple &amp; getTargetTriple() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00111">TargetMachine.h:111</a></div></div>
<div class="ttc" id="SIDefines_8h_html_afd66251acdc44a0c8343eb28638e05f2"><div class="ttname"><a href="SIDefines_8h.html#afd66251acdc44a0c8343eb28638e05f2">R_00B02C_SPI_SHADER_PGM_RSRC2_PS</a></div><div class="ttdeci">#define R_00B02C_SPI_SHADER_PGM_RSRC2_PS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00500">SIDefines.h:500</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a97400ab52a53a0ee0adbaff0ae0f63e5"><div class="ttname"><a href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00598">SIDefines.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a56b2aa982b6b7e06b773251753edb572"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a56b2aa982b6b7e06b773251753edb572">llvm::SIMachineFunctionInfo::hasWorkGroupIDY</a></div><div class="ttdeci">bool hasWorkGroupIDY() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00619">SIMachineFunctionInfo.h:619</a></div></div>
<div class="ttc" id="namespacellvm_1_1ELF_html_ae363598330933ef970db7b6e4f5702c2a78554ab6218f194944dae873f7bb1563"><div class="ttname"><a href="namespacellvm_1_1ELF.html#ae363598330933ef970db7b6e4f5702c2a78554ab6218f194944dae873f7bb1563">llvm::ELF::STT_AMDGPU_HSA_KERNEL</a></div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l01064">ELF.h:1064</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a1b3aecf9ee6c197d3f55f628513fd6cc"><div class="ttname"><a href="SIDefines_8h.html#a1b3aecf9ee6c197d3f55f628513fd6cc">S_00B84C_TGID_Z_EN</a></div><div class="ttdeci">#define S_00B84C_TGID_Z_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00527">SIDefines.h:527</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a6b1237a52931b2f63826162246f8489c"><div class="ttname"><a href="SIDefines_8h.html#a6b1237a52931b2f63826162246f8489c">R_00B328_SPI_SHADER_PGM_RSRC1_ES</a></div><div class="ttdeci">#define R_00B328_SPI_SHADER_PGM_RSRC1_ES</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00504">SIDefines.h:504</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a94057ab16d8ffe2cc375c043d2f8ac71"><div class="ttname"><a href="SIDefines_8h.html#a94057ab16d8ffe2cc375c043d2f8ac71">S_00B84C_LDS_SIZE</a></div><div class="ttdeci">#define S_00B84C_LDS_SIZE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00541">SIDefines.h:541</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalVariable_html"><div class="ttname"><a href="classllvm_1_1GlobalVariable.html">llvm::GlobalVariable</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalVariable_8h_source.html#l00041">GlobalVariable.h:41</a></div></div>
<div class="ttc" id="SIDefines_8h_html_aad135fdb7d54438c54959bfd0a1eb1a8"><div class="ttname"><a href="SIDefines_8h.html#aad135fdb7d54438c54959bfd0a1eb1a8">R_SPILLED_SGPRS</a></div><div class="ttdeci">#define R_SPILLED_SGPRS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00624">SIDefines.h:624</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_accf96b6899e1ce6c8621307a70e648bb"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#accf96b6899e1ce6c8621307a70e648bb">llvm::AMDGPUTargetStreamer::EmitDirectiveHSACodeObjectISA</a></div><div class="ttdeci">virtual void EmitDirectiveHSACodeObjectISA(uint32_t Major, uint32_t Minor, uint32_t Stepping, StringRef VendorName, StringRef ArchName)=0</div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html_ae086260f8c216554ff46dcd96e171459"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html#ae086260f8c216554ff46dcd96e171459">llvm::raw_string_ostream::str</a></div><div class="ttdeci">std::string &amp; str()</div><div class="ttdoc">Flushes the stream contents to the target string and returns the string&amp;#39;s reference. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00532">raw_ostream.h:532</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00046">SIInstrInfo.h:46</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246ada58dda78d0ca98dbac61b813b12b704">AMD_CODE_PROPERTY_IS_PTR64</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00176">AMDKernelCodeT.h:176</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818">amd_element_byte_size_t</a></div><div class="ttdeci">amd_element_byte_size_t</div><div class="ttdoc">The values used to define the number of bytes to use for the swizzle element size. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00057">AMDKernelCodeT.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="namespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00192">STLExtras.h:192</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a41f16ecef0a587cf75f9be3cce955f46"><div class="ttname"><a href="SIDefines_8h.html#a41f16ecef0a587cf75f9be3cce955f46">FP_ROUND_ROUND_TO_NEAREST</a></div><div class="ttdeci">#define FP_ROUND_ROUND_TO_NEAREST</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00588">SIDefines.h:588</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a4e5c42dc883d0deb41a668301cd5ac72"><div class="ttname"><a href="classllvm_1_1Function.html#a4e5c42dc883d0deb41a668301cd5ac72">llvm::Function::doesNotRecurse</a></div><div class="ttdeci">bool doesNotRecurse() const</div><div class="ttdoc">Determine if the function is known not to recurse, directly or indirectly. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00588">Function.h:588</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a08dabd310008611a3b7bdfc25e2f0024"><div class="ttname"><a href="SIDefines_8h.html#a08dabd310008611a3b7bdfc25e2f0024">S_00B84C_EXCP_EN</a></div><div class="ttdeci">#define S_00B84C_EXCP_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00544">SIDefines.h:544</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4c450943f424116a9b6b9a3db451af6c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4c450943f424116a9b6b9a3db451af6c">llvm::AMDGPU::getIsaVersion</a></div><div class="ttdeci">IsaVersion getIsaVersion(StringRef GPU)</div><div class="ttdef"><b>Definition:</b> <a href="TargetParser_8cpp_source.html#l00175">TargetParser.cpp:175</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ae66cd705df2870244a05921f551ff131"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ae66cd705df2870244a05921f551ff131">llvm::AMDGPUSubtarget::getWavefrontSize</a></div><div class="ttdeci">unsigned getWavefrontSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00196">AMDGPUSubtarget.h:196</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a65ca33976194be6649f08d4668849167"><div class="ttname"><a href="SIDefines_8h.html#a65ca33976194be6649f08d4668849167">R_00B428_SPI_SHADER_PGM_RSRC1_HS</a></div><div class="ttdeci">#define R_00B428_SPI_SHADER_PGM_RSRC1_HS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00505">SIDefines.h:505</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_af974c8f700bf50ec9d9579300c85e8f3"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#af974c8f700bf50ec9d9579300c85e8f3">llvm::AMDGPUAsmPrinter::getTargetStreamer</a></div><div class="ttdeci">AMDGPUTargetStreamer * getTargetStreamer() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00117">AMDGPUAsmPrinter.cpp:117</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a848e97da70c9a3e915855fc0cdaf19a8"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a848e97da70c9a3e915855fc0cdaf19a8">llvm::AsmPrinter::getFunctionNumber</a></div><div class="ttdeci">unsigned getFunctionNumber() const</div><div class="ttdoc">Return a unique ID for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00210">AsmPrinter.cpp:210</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a318ee6169e857c53dd1dc7472a14cdb0"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a318ee6169e857c53dd1dc7472a14cdb0">llvm::SIProgramInfo::DebugMode</a></div><div class="ttdeci">uint32_t DebugMode</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00029">SIProgramInfo.h:29</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a422b15d3ca5262119db374825c3a853f"><div class="ttname"><a href="SIDefines_8h.html#a422b15d3ca5262119db374825c3a853f">G_00B84C_TIDIG_COMP_CNT</a></div><div class="ttdeci">#define G_00B84C_TIDIG_COMP_CNT(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00534">SIDefines.h:534</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a32712fbc347288e0f5019a4b412edfe6"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a32712fbc347288e0f5019a4b412edfe6">llvm::SIProgramInfo::VCCUsed</a></div><div class="ttdeci">bool VCCUsed</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00064">SIProgramInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCTargetStreamer_html_a019897005f280c86f9e994d4f75cdcef"><div class="ttname"><a href="classllvm_1_1MCTargetStreamer.html#a019897005f280c86f9e994d4f75cdcef">llvm::MCTargetStreamer::getStreamer</a></div><div class="ttdeci">MCStreamer &amp; getStreamer()</div><div class="ttdef"><b>Definition:</b> <a href="MCStreamer_8h_source.html#l00099">MCStreamer.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a4bead51d8807d9cbb4392cb9b748e626"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a4bead51d8807d9cbb4392cb9b748e626">llvm::AMDGPUAsmPrinter::EmitBasicBlockStart</a></div><div class="ttdeci">void EmitBasicBlockStart(const MachineBasicBlock &amp;MBB) override</div><div class="ttdoc">Targets can override this to emit stuff at the start of a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00275">AMDGPUAsmPrinter.cpp:275</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a4b62af8cfd1577a36330adc051766c4b"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a4b62af8cfd1577a36330adc051766c4b">llvm::AMDGPUAsmPrinter::HexLines</a></div><div class="ttdeci">std::vector&lt; std::string &gt; HexLines</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8h_source.html#l00147">AMDGPUAsmPrinter.h:147</a></div></div>
<div class="ttc" id="namespacellvm_html_ab66b3b214d7927e7eeeadd6f50e81030"><div class="ttname"><a href="namespacellvm.html#ab66b3b214d7927e7eeeadd6f50e81030">llvm::size</a></div><div class="ttdeci">auto size(R &amp;&amp;Range, typename std::enable_if&lt; std::is_same&lt; typename std::iterator_traits&lt; decltype(Range.begin())&gt;::iterator_category, std::random_access_iterator_tag &gt;::value, void &gt;::type *=nullptr) -&gt; decltype(std::distance(Range.begin(), Range.end()))</div><div class="ttdoc">Get the size of a range. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01163">STLExtras.h:1163</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ade9e296e9f2256964be14cb752754334"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ade9e296e9f2256964be14cb752754334">llvm::SIMachineFunctionInfo::hasKernargSegmentPtr</a></div><div class="ttdeci">bool hasKernargSegmentPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00603">SIMachineFunctionInfo.h:603</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_ab70748f1e7c51f2ea41b9057f5b4c829"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#ab70748f1e7c51f2ea41b9057f5b4c829">llvm::SIProgramInfo::IEEEMode</a></div><div class="ttdeci">uint32_t IEEEMode</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00030">SIProgramInfo.h:30</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a89081ddc302bcaca7808bf8f6dc38533"><div class="ttname"><a href="SIDefines_8h.html#a89081ddc302bcaca7808bf8f6dc38533">R_00B128_SPI_SHADER_PGM_RSRC1_VS</a></div><div class="ttdeci">#define R_00B128_SPI_SHADER_PGM_RSRC1_VS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00502">SIDefines.h:502</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_aa840eff57f443d0ad4f62ddd4d6d9e7f"><div class="ttname"><a href="structamd__kernel__code__s.html#aa840eff57f443d0ad4f62ddd4d6d9e7f">amd_kernel_code_s::kernarg_segment_byte_size</a></div><div class="ttdeci">uint64_t kernarg_segment_byte_size</div><div class="ttdoc">The size in bytes of the kernarg segment that holds the values of the arguments to the kernel...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00587">AMDKernelCodeT.h:587</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_afeb7e0bccf88c9d23d02454609eb431a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a></div><div class="ttdeci">unsigned getTotalNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00340">AMDGPUBaseInfo.cpp:340</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa45fae350d65e1a308f339a1e4a264b3"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa45fae350d65e1a308f339a1e4a264b3">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">unsigned getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00056">AMDGPUMachineFunction.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a07b368631b4c3217eacc9d0d93001d76"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a07b368631b4c3217eacc9d0d93001d76">llvm::AsmPrinter::getSymbol</a></div><div class="ttdeci">MCSymbol * getSymbol(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00449">AsmPrinter.cpp:449</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00276">AMDGPU.h:276</a></div></div>
<div class="ttc" id="R600AsmPrinter_8h_html"><div class="ttname"><a href="R600AsmPrinter_8h.html">R600AsmPrinter.h</a></div><div class="ttdoc">R600 Assembly printer class. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdoc">Calling convention used for Mesa/AMDPAL pixel shaders. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00205">CallingConv.h:205</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a2c466ab156eb10f17533c98f72322a53"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2c466ab156eb10f17533c98f72322a53">llvm::SIMachineFunctionInfo::isStackRealigned</a></div><div class="ttdeci">bool isStackRealigned() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00771">SIMachineFunctionInfo.h:771</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html">llvm::AMDGPUTargetStreamer</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetStreamer_8h_source.html#l00031">AMDGPUTargetStreamer.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a7a9091826630cbb8eeba8611fe02a6f5"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a7a9091826630cbb8eeba8611fe02a6f5">llvm::TargetMachine::getMCSubtargetInfo</a></div><div class="ttdeci">const MCSubtargetInfo * getMCSubtargetInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00193">TargetMachine.h:193</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_af865b91965a6c4e1082d1510228db5b5"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#af865b91965a6c4e1082d1510228db5b5">llvm::AsmPrinter::PrintAsmOperand</a></div><div class="ttdeci">virtual bool PrintAsmOperand(const MachineInstr *MI, unsigned OpNo, const char *ExtraCode, raw_ostream &amp;OS)</div><div class="ttdoc">Print the specified operand of MI, an INLINEASM instruction, using the specified assembler variant...</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinterInlineAsm_8cpp_source.html#l00639">AsmPrinterInlineAsm.cpp:639</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_acff672d22c5cd9fac4e9fadd4499f074"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#acff672d22c5cd9fac4e9fadd4499f074">llvm::AMDGPUTargetStreamer::EmitAMDKernelCodeT</a></div><div class="ttdeci">virtual void EmitAMDKernelCodeT(const amd_kernel_code_t &amp;Header)=0</div></div>
<div class="ttc" id="structamd__kernel__code__s_html_ad6400e51805c0d3e6658f51e0f4b1258"><div class="ttname"><a href="structamd__kernel__code__s.html#ad6400e51805c0d3e6658f51e0f4b1258">amd_kernel_code_s::workitem_vgpr_count</a></div><div class="ttdeci">uint16_t workitem_vgpr_count</div><div class="ttdoc">Number of vector registers used by each work-item. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00603">AMDKernelCodeT.h:603</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a463d4dd9c6577a21b6edd9879d013113"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a463d4dd9c6577a21b6edd9879d013113">llvm::GCNSubtarget::hasSGPRInitBug</a></div><div class="ttdeci">bool hasSGPRInitBug() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01000">AMDGPUSubtarget.h:1000</a></div></div>
<div class="ttc" id="Compiler_8h_html_adeb6f14d9f377993d79fae2efb34ecac"><div class="ttname"><a href="Compiler_8h.html#adeb6f14d9f377993d79fae2efb34ecac">LLVM_EXTERNAL_VISIBILITY</a></div><div class="ttdeci">#define LLVM_EXTERNAL_VISIBILITY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00130">Compiler.h:130</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a753e18af437042ff34b2f182be50a838"><div class="ttname"><a href="SIDefines_8h.html#a753e18af437042ff34b2f182be50a838">S_00B848_DEBUG_MODE</a></div><div class="ttdeci">#define S_00B848_DEBUG_MODE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00570">SIDefines.h:570</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a8f0f781c479f4ea4c41fc60f1a425f66"><div class="ttname"><a href="SIDefines_8h.html#a8f0f781c479f4ea4c41fc60f1a425f66">FP_DENORM_MODE_DP</a></div><div class="ttdeci">#define FP_DENORM_MODE_DP(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00607">SIDefines.h:607</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a0fcb0c23c329a517d275a126f6ffc676"><div class="ttname"><a href="SIDefines_8h.html#a0fcb0c23c329a517d275a126f6ffc676">S_0286E8_WAVESIZE</a></div><div class="ttdeci">#define S_0286E8_WAVESIZE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00613">SIDefines.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPU_1_1HSAMD_1_1MetadataStreamerV3_html"><div class="ttname"><a href="classllvm_1_1AMDGPU_1_1HSAMD_1_1MetadataStreamerV3.html">llvm::AMDGPU::HSAMD::MetadataStreamerV3</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUHSAMetadataStreamer_8h_source.html#l00052">AMDGPUHSAMetadataStreamer.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2aef8609af541a5b1b01484b29d0f62534">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00057">AMDGPUSubtarget.h:57</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a6cdd30a73244b929b291741ca7418f3a"><div class="ttname"><a href="SIDefines_8h.html#a6cdd30a73244b929b291741ca7418f3a">S_00B84C_TGID_X_EN</a></div><div class="ttdeci">#define S_00B84C_TGID_X_EN(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00521">SIDefines.h:521</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a151f36291294772bdef78f2e6e6b64d4"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a151f36291294772bdef78f2e6e6b64d4">llvm::SIMachineFunctionInfo::getNumSpilledVGPRs</a></div><div class="ttdeci">unsigned getNumSpilledVGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00783">SIMachineFunctionInfo.h:783</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a931125c9821366d0a4f14a4f8e423f95"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a931125c9821366d0a4f14a4f8e423f95">llvm::AMDGPUAsmPrinter::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">Emit the specified function out to the OutStreamer. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00419">AMDGPUAsmPrinter.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed9edbca092a4412142216b59cfc3461"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(unsigned PhysReg) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00601">MachineRegisterInfo.cpp:601</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a76d1342950ad5679cb75e5a551583961"><div class="ttname"><a href="structamd__kernel__code__s.html#a76d1342950ad5679cb75e5a551583961">amd_kernel_code_s::workgroup_group_segment_byte_size</a></div><div class="ttdeci">uint32_t workgroup_group_segment_byte_size</div><div class="ttdoc">The amount of group segment memory required by a work-group in bytes. </div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00578">AMDKernelCodeT.h:578</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html_a2899e74730516967f04d81966bb4f881"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#a2899e74730516967f04d81966bb4f881">llvm::MCSymbol::isDefined</a></div><div class="ttdeci">bool isDefined() const</div><div class="ttdoc">isDefined - Check if this symbol is defined (i.e., it has an address). </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00241">MCSymbol.h:241</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a55f074fb1bd8c82ae322608be62ca00b"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a55f074fb1bd8c82ae322608be62ca00b">AMD_HSA_BITS_SET</a></div><div class="ttdeci">#define AMD_HSA_BITS_SET(dst, mask, val)</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00047">AMDKernelCodeT.h:47</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a21830604f79317f10598b6a987207556"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a21830604f79317f10598b6a987207556">llvm::AMDGPUAsmPrinter::DisasmLines</a></div><div class="ttdeci">std::vector&lt; std::string &gt; DisasmLines</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8h_source.html#l00147">AMDGPUAsmPrinter.h:147</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_a188755f6d5b5d8f1439081a23f1126f2"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#a188755f6d5b5d8f1439081a23f1126f2">llvm::AMDGPUTargetStreamer::EmitDirectiveHSACodeObjectVersion</a></div><div class="ttdeci">virtual void EmitDirectiveHSACodeObjectVersion(uint32_t Major, uint32_t Minor)=0</div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ab4f55172e6450d22e3e495b9da4d4af7"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ab4f55172e6450d22e3e495b9da4d4af7">llvm::GCNSubtarget::computeOccupancy</a></div><div class="ttdeci">unsigned computeOccupancy(const MachineFunction &amp;MF, unsigned LDSSize=0, unsigned NumSGPRs=0, unsigned NumVGPRs=0) const</div><div class="ttdoc">Return occupancy for the given function. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00625">AMDGPUSubtarget.cpp:625</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a1e1747b3b393845d360d121fc2fc9223"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a></div><div class="ttdeci">unsigned getNumVGPRBlocks(const MCSubtargetInfo *STI, unsigned NumVGPRs, Optional&lt; bool &gt; EnableWavefrontSize32)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00472">AMDGPUBaseInfo.cpp:472</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a407ff8c3197738bf736ec51719151e48"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a407ff8c3197738bf736ec51719151e48">llvm::AMDGPUMachineFunction::isMemoryBound</a></div><div class="ttdeci">bool isMemoryBound() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00072">AMDGPUMachineFunction.h:72</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">llvm::amdhsa::kernel_descriptor_t</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00152">AMDHSAKernelDescriptor.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_af1e90e3ea2906e1e2d127d7083bec55c"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#af1e90e3ea2906e1e2d127d7083bec55c">llvm::AMDGPUAsmPrinter::EmitFunctionEntryLabel</a></div><div class="ttdeci">void EmitFunctionEntryLabel() override</div><div class="ttdoc">EmitFunctionEntryLabel - Emit the label that is the entrypoint for the function. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00250">AMDGPUAsmPrinter.cpp:250</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8cpp_html_aa3bfb79914bcf26ee2adac06b02a6b71"><div class="ttname"><a href="AMDGPUAsmPrinter_8cpp.html#aa3bfb79914bcf26ee2adac06b02a6b71">createAMDGPUAsmPrinterPass</a></div><div class="ttdeci">static AsmPrinter * createAMDGPUAsmPrinterPass(TargetMachine &amp;tm, std::unique_ptr&lt; MCStreamer &gt; &amp;&amp;Streamer)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00088">AMDGPUAsmPrinter.cpp:88</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818ae0f97dbcbbaa93219f9f3adb0a70abfd">AMD_ELEMENT_4_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00059">AMDKernelCodeT.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_abdb086b34295fb7aa09493c62d798465"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#abdb086b34295fb7aa09493c62d798465">Success</a></div><div class="ttdeci">#define Success</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00241">AArch64Disassembler.cpp:241</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab3df6aa6f6439cf99990975ccd9dd9d9"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab3df6aa6f6439cf99990975ccd9dd9d9">llvm::SIMachineFunctionInfo::getLDSWaveSpillSize</a></div><div class="ttdeci">unsigned getLDSWaveSpillSize() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00871">SIMachineFunctionInfo.h:871</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_aef26bf57fbe5a95ea06e5e301f33484e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aef26bf57fbe5a95ea06e5e301f33484e">llvm::SIMachineFunctionInfo::getPSInputEnable</a></div><div class="ttdeci">unsigned getPSInputEnable() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00799">SIMachineFunctionInfo.h:799</a></div></div>
<div class="ttc" id="structllvm_1_1amdhsa_1_1kernel__descriptor__t_html_a45ff565a0f5dc2633706650c4e8562bc"><div class="ttname"><a href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html#a45ff565a0f5dc2633706650c4e8562bc">llvm::amdhsa::kernel_descriptor_t::compute_pgm_rsrc1</a></div><div class="ttdeci">uint32_t compute_pgm_rsrc1</div><div class="ttdef"><b>Definition:</b> <a href="AMDHSAKernelDescriptor_8h_source.html#l00159">AMDHSAKernelDescriptor.h:159</a></div></div>
<div class="ttc" id="TargetParser_8h_html"><div class="ttname"><a href="TargetParser_8h.html">TargetParser.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_a3759750318534de73713e739887a6781"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#a3759750318534de73713e739887a6781">llvm::AMDGPUTargetStreamer::EmitISAVersion</a></div><div class="ttdeci">virtual bool EmitISAVersion(StringRef IsaVersionString)=0</div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a5f7e99e66c67ec599201e681a4f5cf14"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a5f7e99e66c67ec599201e681a4f5cf14">llvm::AMDGPUAsmPrinter::EmitFunctionBodyStart</a></div><div class="ttdeci">void EmitFunctionBodyStart() override</div><div class="ttdoc">Targets can override this to emit stuff before the first basic block in the function. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00191">AMDGPUAsmPrinter.cpp:191</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetStreamer_html_ae8ff6b31c106a5addc9c8a111639564f"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetStreamer.html#ae8ff6b31c106a5addc9c8a111639564f">llvm::AMDGPUTargetStreamer::EmitDirectiveAMDGCNTarget</a></div><div class="ttdeci">virtual void EmitDirectiveAMDGCNTarget(StringRef Target)=0</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_aa4e7f162a6130db44eb584e71f19ae67"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#aa4e7f162a6130db44eb584e71f19ae67">llvm::AMDGPUAsmPrinter::doFinalization</a></div><div class="ttdeci">bool doFinalization(Module &amp;M) override</div><div class="ttdoc">Shut down the asmprinter. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00324">AMDGPUAsmPrinter.cpp:324</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a0fb220e3dee07364dd090f1cd80d2425"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a0fb220e3dee07364dd090f1cd80d2425">llvm::SIProgramInfo::VGPRBlocks</a></div><div class="ttdeci">uint32_t VGPRBlocks</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00023">SIProgramInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a4a508ea964d35801397f04a54d1a78d6"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a4a508ea964d35801397f04a54d1a78d6">llvm::AsmPrinter::EmitLinkage</a></div><div class="ttdeci">void EmitLinkage(const GlobalValue *GV, MCSymbol *GVSym) const</div><div class="ttdoc">This emits linkage information about GVSym based on GV, if this is supported by the target...</div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00400">AsmPrinter.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a5b05d795913638143ef01b80fb151e89"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a5b05d795913638143ef01b80fb151e89">llvm::AsmPrinter::SetupMachineFunction</a></div><div class="ttdeci">virtual void SetupMachineFunction(MachineFunction &amp;MF)</div><div class="ttdoc">This should be called when a new MachineFunction is being processed from runOnMachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l01684">AsmPrinter.cpp:1684</a></div></div>
<div class="ttc" id="namespacellvm_html_ab102f0f12dd38aeea5906b1d80c792ff"><div class="ttname"><a href="namespacellvm.html#ab102f0f12dd38aeea5906b1d80c792ff">llvm::alignTo</a></div><div class="ttdeci">uint64_t alignTo(uint64_t Size, Align A)</div><div class="ttdoc">Returns a multiple of A needed to store Size bytes. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00163">Alignment.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a9f44cd05eefbb20a234a7e3b6369a7f8"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a9f44cd05eefbb20a234a7e3b6369a7f8">llvm::GCNSubtarget::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01180">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a7cefc416436567400a8abbd377de41d2">AMD_CODE_PROPERTY_ENABLE_SGPR_PRIVATE_SEGMENT_BUFFER</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00091">AMDKernelCodeT.h:91</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8cpp_html_a83c8483b13d17e6a07d0feaca0e29f79"><div class="ttname"><a href="AMDGPUAsmPrinter_8cpp.html#a83c8483b13d17e6a07d0feaca0e29f79">LLVMInitializeAMDGPUAsmPrinter</a></div><div class="ttdeci">void LLVM_EXTERNAL_VISIBILITY LLVMInitializeAMDGPUAsmPrinter()</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00093">AMDGPUAsmPrinter.cpp:93</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a50e32d3e9516e274b1b3f3d9c05c0be1"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a50e32d3e9516e274b1b3f3d9c05c0be1">llvm::SIProgramInfo::NumAccVGPR</a></div><div class="ttdeci">uint32_t NumAccVGPR</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00045">SIProgramInfo.h:45</a></div></div>
<div class="ttc" id="AMDGPUTargetInfo_8h_html"><div class="ttname"><a href="AMDGPUTargetInfo_8h.html">AMDGPUTargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00056">AMDGPUSubtarget.h:56</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a99d8e5747c69e74d27f050f13c4809b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a></div><div class="ttdeci">unsigned getNumSGPRBlocks(const MCSubtargetInfo *STI, unsigned NumSGPRs)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00423">AMDGPUBaseInfo.cpp:423</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ac7592ab3ca9805921e6b38b1516ad451"><div class="ttname"><a href="SIDefines_8h.html#ac7592ab3ca9805921e6b38b1516ad451">S_00B848_SGPRS</a></div><div class="ttdeci">#define S_00B848_SGPRS(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00555">SIDefines.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUPALMetadata_html_a93d8a5bd0e7677224b9705f4bea047f9"><div class="ttname"><a href="classllvm_1_1AMDGPUPALMetadata.html#a93d8a5bd0e7677224b9705f4bea047f9">llvm::AMDGPUPALMetadata::readFromIR</a></div><div class="ttdeci">void readFromIR(Module &amp;M)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUPALMetadata_8cpp_source.html#l00033">AMDGPUPALMetadata.cpp:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a4db49adcedbc90eef2e5c105510f7811"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a></div><div class="ttdeci">bool hasXNACK(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00921">AMDGPUBaseInfo.cpp:921</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_adb5c319f5905c1d3ca9eb5df546388c5"><div class="ttname"><a href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">llvm::Value::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return a constant reference to the value&amp;#39;s name. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00215">Value.cpp:215</a></div></div>
<div class="ttc" id="structamd__kernel__code__s_html_a4df57402a4d6bce6adc008a2c2703630"><div class="ttname"><a href="structamd__kernel__code__s.html#a4df57402a4d6bce6adc008a2c2703630">amd_kernel_code_s::workitem_private_segment_byte_size</a></div><div class="ttdeci">uint32_t workitem_private_segment_byte_size</div><div class="ttdoc">The amount of memory required for the combined private, spill and arg segments for a work-item in byt...</div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00572">AMDKernelCodeT.h:572</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a1a9f243b16678fc294567b72bbe87223">llvm::CallingConv::AMDGPU_VS</a></div><div class="ttdoc">Calling convention used for Mesa vertex shaders, or AMDPAL last shader stage before rasterization (ve...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00199">CallingConv.h:199</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a9850b7225811ed88fce361146fb3f1bc"><div class="ttname"><a href="SIDefines_8h.html#a9850b7225811ed88fce361146fb3f1bc">S_00B84C_USER_SGPR</a></div><div class="ttdeci">#define S_00B84C_USER_SGPR(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00515">SIDefines.h:515</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8h_html"><div class="ttname"><a href="AMDGPUAsmPrinter_8h.html">AMDGPUAsmPrinter.h</a></div><div class="ttdoc">AMDGPU Assembly printer class. </div></div>
<div class="ttc" id="SIDefines_8h_html_a6157043a0b7e3dd617d32187a0d492a5"><div class="ttname"><a href="SIDefines_8h.html#a6157043a0b7e3dd617d32187a0d492a5">R_00B860_COMPUTE_TMPRING_SIZE</a></div><div class="ttdeci">#define R_00B860_COMPUTE_TMPRING_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00609">SIDefines.h:609</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00074">MCSubtargetInfo.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a900fc5c0d0238c847c3e00e5551bed8d"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a900fc5c0d0238c847c3e00e5551bed8d">llvm::AMDGPUSubtarget::isAmdHsaOrMesa</a></div><div class="ttdeci">bool isAmdHsaOrMesa(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00139">AMDGPUSubtarget.h:139</a></div></div>
<div class="ttc" id="classllvm_1_1MCSectionELF_html"><div class="ttname"><a href="classllvm_1_1MCSectionELF.html">llvm::MCSectionELF</a></div><div class="ttdoc">This represents a section on linux, lots of unix variants and some bare metal systems. </div><div class="ttdef"><b>Definition:</b> <a href="MCSectionELF_8h_source.html#l00027">MCSectionELF.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a29e0b1c558b350347e2652b35b26fea8"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a29e0b1c558b350347e2652b35b26fea8">llvm::GlobalValue::getValueType</a></div><div class="ttdeci">Type * getValueType() const</div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00279">GlobalValue.h:279</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a2a782a7f29838b2777c6b13b0fe0e565"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a2a782a7f29838b2777c6b13b0fe0e565">llvm::SIProgramInfo::ScratchBlocks</a></div><div class="ttdeci">uint32_t ScratchBlocks</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00039">SIProgramInfo.h:39</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ada39078b019d856e2a0453a57fe24bdf"><div class="ttname"><a href="SIDefines_8h.html#ada39078b019d856e2a0453a57fe24bdf">R_SPILLED_VGPRS</a></div><div class="ttdeci">#define R_SPILLED_VGPRS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00625">SIDefines.h:625</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a67f499628638fafe3c0df5d4464e50ffa5b5c7c0eaf47f7ad83186812ec4198b3">llvm::AMDGPU::IsaInfo::FIXED_NUM_SGPRS_FOR_INIT_BUG</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00064">AMDGPUBaseInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_aad03ef5cfbe6e7cad076d9e45ba06592"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">llvm::LLVMContext::diagnose</a></div><div class="ttdeci">void diagnose(const DiagnosticInfo &amp;DI)</div><div class="ttdoc">Report a message to the currently installed diagnostic handler. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00215">LLVMContext.cpp:215</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8cpp_html_a90ddf54173e251a10dbe49c466971999"><div class="ttname"><a href="AMDGPUAsmPrinter_8cpp.html#a90ddf54173e251a10dbe49c466971999">hasAnyNonFlatUseOfReg</a></div><div class="ttdeci">static bool hasAnyNonFlatUseOfReg(const MachineRegisterInfo &amp;MRI, const SIInstrInfo &amp;TII, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00590">AMDGPUAsmPrinter.cpp:590</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a6df983aaf3ac8ab3b045c0dbcd05be00"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a6df983aaf3ac8ab3b045c0dbcd05be00">llvm::AsmPrinter::EmitFunctionEntryLabel</a></div><div class="ttdeci">virtual void EmitFunctionEntryLabel()</div><div class="ttdoc">EmitFunctionEntryLabel - Emit the label that is the entrypoint for the function. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l00774">AsmPrinter.cpp:774</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cda7d8eb2c700c876375f588d68dc692f15">llvm::Triple::AMDPAL</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00190">Triple.h:190</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a61d8866021383c037a029d77a3497f23"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a61d8866021383c037a029d77a3497f23">llvm::GCNSubtarget::getMinNumVGPRs</a></div><div class="ttdeci">unsigned getMinNumVGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01156">AMDGPUSubtarget.h:1156</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a6fe985cf7b840dbc27244a55762ed2e0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a6fe985cf7b840dbc27244a55762ed2e0">llvm::SIMachineFunctionInfo::hasWorkGroupInfo</a></div><div class="ttdeci">bool hasWorkGroupInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00627">SIMachineFunctionInfo.h:627</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a32e606ac4c88f71f14212e42b808e7f4"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a32e606ac4c88f71f14212e42b808e7f4">llvm::GlobalValue::isDeclaration</a></div><div class="ttdeci">bool isDeclaration() const</div><div class="ttdoc">Return true if the primary definition of this global value is outside of the current translation unit...</div><div class="ttdef"><b>Definition:</b> <a href="Globals_8cpp_source.html#l00231">Globals.cpp:231</a></div></div>
<div class="ttc" id="classllvm_1_1MCSymbol_html_a57c7b2b9784361914262eeb0a6f0b18d"><div class="ttname"><a href="classllvm_1_1MCSymbol.html#a57c7b2b9784361914262eeb0a6f0b18d">llvm::MCSymbol::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Get the symbol name. </div><div class="ttdef"><b>Definition:</b> <a href="MCSymbol_8h_source.html#l00196">MCSymbol.h:196</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8cpp_html_a3c6b92634bc74c0ba5807d113d117762"><div class="ttname"><a href="AMDGPUAsmPrinter_8cpp.html#a3c6b92634bc74c0ba5807d113d117762">getRsrcReg</a></div><div class="ttdeci">static unsigned getRsrcReg(CallingConv::ID CallConv)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l01116">AMDGPUAsmPrinter.cpp:1116</a></div></div>
<div class="ttc" id="namespacellvm_html_a2c346c56fb9021d994675d1710d2d551"><div class="ttname"><a href="namespacellvm.html#a2c346c56fb9021d994675d1710d2d551">llvm::getCPU</a></div><div class="ttdeci">static StringRef getCPU(StringRef CPU)</div><div class="ttdoc">Processes a CPU name. </div><div class="ttdef"><b>Definition:</b> <a href="AVRTargetMachine_8cpp_source.html#l00031">AVRTargetMachine.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_ab691b3244b89f5993decf425f570341c"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#ab691b3244b89f5993decf425f570341c">llvm::GCNSubtarget::getMaxNumUserSGPRs</a></div><div class="ttdeci">unsigned getMaxNumUserSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00928">AMDGPUSubtarget.h:928</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a55573f1fe8ee625c368e9701cf4707e6"><div class="ttname"><a href="SIDefines_8h.html#a55573f1fe8ee625c368e9701cf4707e6">S_00B860_WAVESIZE</a></div><div class="ttdeci">#define S_00B860_WAVESIZE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00610">SIDefines.h:610</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_adaafb7e1009aed2471da3ad2d3092afc"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#adaafb7e1009aed2471da3ad2d3092afc">llvm::SIProgramInfo::FlatUsed</a></div><div class="ttdeci">bool FlatUsed</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00048">SIProgramInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ac2b1b981564b7bc1ec1160675c3ebb90"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ac2b1b981564b7bc1ec1160675c3ebb90">llvm::SIMachineFunctionInfo::getNumUserSGPRs</a></div><div class="ttdeci">unsigned getNumUserSGPRs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00685">SIMachineFunctionInfo.h:685</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a61125d565ef25fe00c5ca2a62c3c0e63"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a61125d565ef25fe00c5ca2a62c3c0e63">llvm::AMDGPUMachineFunction::needsWaveLimiter</a></div><div class="ttdeci">bool needsWaveLimiter() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00076">AMDGPUMachineFunction.h:76</a></div></div>
<div class="ttc" id="SIDefines_8h_html_af20c65c7bc7ddd3cef682075f101df7c"><div class="ttname"><a href="SIDefines_8h.html#af20c65c7bc7ddd3cef682075f101df7c">R_00B84C_COMPUTE_PGM_RSRC2</a></div><div class="ttdeci">#define R_00B84C_COMPUTE_PGM_RSRC2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00511">SIDefines.h:511</a></div></div>
<div class="ttc" id="SIDefines_8h_html_add53b53cdd8870abfaeb28b29e397d13"><div class="ttname"><a href="SIDefines_8h.html#add53b53cdd8870abfaeb28b29e397d13">S_00B848_PRIORITY</a></div><div class="ttdeci">#define S_00B848_PRIORITY(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00558">SIDefines.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00516">raw_ostream.h:516</a></div></div>
<div class="ttc" id="SIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_a4a2ab8ae9e94a6b4911eda1c6703028c"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#a4a2ab8ae9e94a6b4911eda1c6703028c">llvm::AMDGPUAsmPrinter::getPassName</a></div><div class="ttdeci">StringRef getPassName() const override</div><div class="ttdoc">getPassName - Return a nice clean name for a pass. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00109">AMDGPUAsmPrinter.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUAsmPrinter_html_aacee30b5559316ac834cd73927783861"><div class="ttname"><a href="classllvm_1_1AMDGPUAsmPrinter.html#aacee30b5559316ac834cd73927783861">llvm::AMDGPUAsmPrinter::EmitStartOfAsmFile</a></div><div class="ttdeci">void EmitStartOfAsmFile(Module &amp;M) override</div><div class="ttdoc">This virtual method can be overridden by targets that want to emit something at the start of their fi...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00123">AMDGPUAsmPrinter.cpp:123</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html_a9e1fc23a17e97d2d1732e753ae9251ac"><div class="ttname"><a href="classllvm_1_1GlobalValue.html#a9e1fc23a17e97d2d1732e753ae9251ac">llvm::GlobalValue::getParent</a></div><div class="ttdeci">Module * getParent()</div><div class="ttdoc">Get the module that this global value is contained inside of... </div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00575">GlobalValue.h:575</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_aa23dac92eaaf0b5896f291eab674cf89"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#aa23dac92eaaf0b5896f291eab674cf89">llvm::SIProgramInfo::Occupancy</a></div><div class="ttdeci">uint32_t Occupancy</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00057">SIProgramInfo.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a831d515cdbffe5a412af46e32e65341e"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a831d515cdbffe5a412af46e32e65341e">llvm::SIProgramInfo::ComputePGMRSrc1</a></div><div class="ttdeci">uint64_t ComputePGMRSrc1</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00035">SIProgramInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalVariable_html_a1c66d4eff947253e7610a66379974d63"><div class="ttname"><a href="classllvm_1_1GlobalVariable.html#a1c66d4eff947253e7610a66379974d63">llvm::GlobalVariable::hasInitializer</a></div><div class="ttdeci">bool hasInitializer() const</div><div class="ttdoc">Definitions have initializers, declarations don&amp;#39;t. </div><div class="ttdef"><b>Definition:</b> <a href="GlobalVariable_8h_source.html#l00092">GlobalVariable.h:92</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a1547221f14b754ba72ef4a6e1d41df5b"><div class="ttname"><a href="SIDefines_8h.html#a1547221f14b754ba72ef4a6e1d41df5b">R_0286E8_SPI_TMPRING_SIZE</a></div><div class="ttdeci">#define R_0286E8_SPI_TMPRING_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00612">SIDefines.h:612</a></div></div>
<div class="ttc" id="Compiler_8h_html_a9579881de06b1560d242d15171ca1b86"><div class="ttname"><a href="Compiler_8h.html#a9579881de06b1560d242d15171ca1b86">LLVM_FALLTHROUGH</a></div><div class="ttdeci">#define LLVM_FALLTHROUGH</div><div class="ttdoc">LLVM_FALLTHROUGH - Mark fallthrough cases in switch statements. </div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00279">Compiler.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aa40d15caedade2a1d93e28ce1532b97a"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aa40d15caedade2a1d93e28ce1532b97a">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00120">SIRegisterInfo.h:120</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="SIDefines_8h_html_ae8b4887bf7e1d98571421a9d8360b7f5"><div class="ttname"><a href="SIDefines_8h.html#ae8b4887bf7e1d98571421a9d8360b7f5">S_00B02C_EXTRA_LDS_SIZE</a></div><div class="ttdeci">#define S_00B02C_EXTRA_LDS_SIZE(x)</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00501">SIDefines.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a278004c824cd46c7504e68ec7c5f2d57"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a278004c824cd46c7504e68ec7c5f2d57">llvm::GCNSubtarget::hasMAIInsts</a></div><div class="ttdeci">bool hasMAIInsts() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00832">AMDGPUSubtarget.h:832</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a415bc5b0844c5ed75f12a49aad425bbc"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a415bc5b0844c5ed75f12a49aad425bbc">llvm::SIMachineFunctionInfo::hasWorkGroupIDZ</a></div><div class="ttdeci">bool hasWorkGroupIDZ() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00623">SIMachineFunctionInfo.h:623</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a0c8d60c243575e4e3076756b51253385"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a0c8d60c243575e4e3076756b51253385">llvm::TargetRegistry::RegisterAsmPrinter</a></div><div class="ttdeci">static void RegisterAsmPrinter(Target &amp;T, Target::AsmPrinterCtorTy Fn)</div><div class="ttdoc">RegisterAsmPrinter - Register an AsmPrinter implementation for the given target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00804">TargetRegistry.h:804</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a737e61c2b907b39e7c3589698e07d836"><div class="ttname"><a href="SIDefines_8h.html#a737e61c2b907b39e7c3589698e07d836">R_00B528_SPI_SHADER_PGM_RSRC1_LS</a></div><div class="ttdeci">#define R_00B528_SPI_SHADER_PGM_RSRC1_LS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00506">SIDefines.h:506</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="AMDGPUMetadata_8h_html"><div class="ttname"><a href="AMDGPUMetadata_8h.html">AMDGPUMetadata.h</a></div><div class="ttdoc">AMDGPU metadata definitions and in-memory representations. </div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a89eab394440f737c29c48a12d8a41f0e"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a89eab394440f737c29c48a12d8a41f0e">llvm::AsmPrinter::EmitBasicBlockStart</a></div><div class="ttdeci">virtual void EmitBasicBlockStart(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Targets can override this to emit stuff at the start of a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l02963">AsmPrinter.cpp:2963</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadataVerifier_8h_source.html#l00022">AMDGPUMetadataVerifier.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1ELF_html_a9a550fe65be7a8e6e2ad34f7785d4c3ead8d748e7ddd6a4fa31b32710bdd5aae2"><div class="ttname"><a href="namespacellvm_1_1ELF.html#a9a550fe65be7a8e6e2ad34f7785d4c3ead8d748e7ddd6a4fa31b32710bdd5aae2">llvm::ELF::SHT_NOTE</a></div><div class="ttdef"><b>Definition:</b> <a href="BinaryFormat_2ELF_8h_source.html#l00823">ELF.h:823</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a43fb4af985569eadc1c03ed3321436df"><div class="ttname"><a href="SIDefines_8h.html#a43fb4af985569eadc1c03ed3321436df">R_0286D0_SPI_PS_INPUT_ADDR</a></div><div class="ttdeci">#define R_0286D0_SPI_PS_INPUT_ADDR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00549">SIDefines.h:549</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1AsmPrinter_html_a1fb607e415f828186ac8aa5ba40a259e"><div class="ttname"><a href="classllvm_1_1AsmPrinter.html#a1fb607e415f828186ac8aa5ba40a259e">llvm::AsmPrinter::EmitVisibility</a></div><div class="ttdeci">void EmitVisibility(MCSymbol *Sym, unsigned Visibility, bool IsDefinition=true) const</div><div class="ttdoc">This emits visibility information about symbol, if this is supported by the target. </div><div class="ttdef"><b>Definition:</b> <a href="AsmPrinter_8cpp_source.html#l03025">AsmPrinter.cpp:3025</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca"><div class="ttname"><a href="AMDKernelCodeT_8h.html#a270d9c0c715e4ee0049a0f0f8b8e4818a0ff72d5be374664bbdbd1c6fdc45cdca">AMD_ELEMENT_8_BYTES</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00060">AMDKernelCodeT.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a298e739dde06173007b96fbd230a4c42"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a></div><div class="ttdeci">void initDefaultAMDKernelCodeT(amd_kernel_code_t &amp;Header, const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00482">AMDGPUBaseInfo.cpp:482</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_ab1f897a9290b5c279ed238deced93619"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#ab1f897a9290b5c279ed238deced93619">llvm::SIProgramInfo::DX10Clamp</a></div><div class="ttdeci">uint32_t DX10Clamp</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00028">SIProgramInfo.h:28</a></div></div>
<div class="ttc" id="AMDGPUAsmPrinter_8cpp_html_a66767cc75fe6ce0b843a9d756dd7256a"><div class="ttname"><a href="AMDGPUAsmPrinter_8cpp.html#a66767cc75fe6ce0b843a9d756dd7256a">getFPMode</a></div><div class="ttdeci">static uint32_t getFPMode(AMDGPU::SIModeRegisterDefaults Mode)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUAsmPrinter_8cpp_source.html#l00072">AMDGPUAsmPrinter.cpp:72</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794a27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdoc">Calling convention for AMDGPU code object kernels. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00211">CallingConv.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a3cfefc755ab656000934f91193afb1cd"><div class="ttname"><a href="classllvm_1_1Triple.html#a3cfefc755ab656000934f91193afb1cd">llvm::Triple::OSType</a></div><div class="ttdeci">OSType</div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00157">Triple.h:157</a></div></div>
<div class="ttc" id="namespacellvm_1_1IndexedInstrProf_html_a3890d6a47a6ff8b8c4ecc8a1f9040a04"><div class="ttname"><a href="namespacellvm_1_1IndexedInstrProf.html#a3890d6a47a6ff8b8c4ecc8a1f9040a04">llvm::IndexedInstrProf::Version</a></div><div class="ttdeci">const uint64_t Version</div><div class="ttdef"><b>Definition:</b> <a href="InstrProf_8h_source.html#l00980">InstrProf.h:980</a></div></div>
<div class="ttc" id="classllvm_1_1MCAssembler_html_ae23143d185ac988c2a290caf4208b57a"><div class="ttname"><a href="classllvm_1_1MCAssembler.html#ae23143d185ac988c2a290caf4208b57a">llvm::MCAssembler::getEmitterPtr</a></div><div class="ttdeci">MCCodeEmitter * getEmitterPtr() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAssembler_8h_source.html#l00285">MCAssembler.h:285</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a01a39b0aacaf112ee788b3566e6f03f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a01a39b0aacaf112ee788b3566e6f03f1">llvm::AMDGPU::IsaInfo::streamIsaVersion</a></div><div class="ttdeci">void streamIsaVersion(const MCSubtargetInfo *STI, raw_ostream &amp;Stream)</div><div class="ttdoc">Streams isa version string for given subtarget STI into Stream. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00226">AMDGPUBaseInfo.cpp:226</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a0b44832d4b6bb57b0e8c61fc3242547b"><div class="ttname"><a href="classllvm_1_1Function.html#a0b44832d4b6bb57b0e8c61fc3242547b">llvm::Function::args</a></div><div class="ttdeci">iterator_range&lt; arg_iterator &gt; args()</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00730">Function.h:730</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a26805f452dc4cd6aaf1bfdfdf42ae794ad61318e853e529ac703f52a853efa1d1">llvm::CallingConv::AMDGPU_ES</a></div><div class="ttdoc">Calling convention used for AMDPAL shader stage before geometry shader if geometry is in use...</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00231">CallingConv.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a3a11d7f165630cc4f2be27accc25d750"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a3a11d7f165630cc4f2be27accc25d750">llvm::GCNSubtarget::hasCodeObjectV3</a></div><div class="ttdeci">bool hasCodeObjectV3() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00674">AMDGPUSubtarget.h:674</a></div></div>
<div class="ttc" id="structllvm_1_1SIProgramInfo_html_a123da1f2aa3dc5adde152851d3f095ea"><div class="ttname"><a href="structllvm_1_1SIProgramInfo.html#a123da1f2aa3dc5adde152851d3f095ea">llvm::SIProgramInfo::SGPRBlocks</a></div><div class="ttdeci">uint32_t SGPRBlocks</div><div class="ttdef"><b>Definition:</b> <a href="SIProgramInfo_8h_source.html#l00024">SIProgramInfo.h:24</a></div></div>
<div class="ttc" id="AMDKernelCodeT_8h_html_ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32"><div class="ttname"><a href="AMDKernelCodeT_8h.html#ae598a8419230cf7b6ff36928295c4246a3819144ccb78f8a08fc94c3028ffcb32">AMD_CODE_PROPERTY_ENABLE_SGPR_DISPATCH_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDKernelCodeT_8h_source.html#l00107">AMDKernelCodeT.h:107</a></div></div>
<div class="ttc" id="namespacellvm_html_abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba"><div class="ttname"><a href="namespacellvm.html#abfcab32516704f11d146c757f402ad5caa73815097c71f15fe54ab447a7ff00ba">llvm::DS_Error</a></div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00043">DiagnosticInfo.h:43</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
