#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Nov 16 13:25:08 2020
# Process ID: 3806
# Current directory: /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1
# Command line: vivado -log MasterAgent_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MasterAgent_module.tcl
# Log file: /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1/MasterAgent_module.vds
# Journal file: /import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source MasterAgent_module.tcl -notrace
Command: synth_design -top MasterAgent_module -part xcvu9p-flga2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3835
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2130.840 ; gain = 0.000 ; free physical = 23999 ; free virtual = 29724
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MasterAgent_module' [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd:22]
WARNING: [Synth 8-5640] Port 'agent_to_bus_req_addr_v' is missing in component declaration [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd:64]
WARNING: [Synth 8-5640] Port 'agent_to_bus_req_data_v' is missing in component declaration [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd:64]
INFO: [Synth 8-3491] module 'MasterAgent_operations' declared at '/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:12' bound to instance 'operations_inst' of component 'MasterAgent_operations' [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd:90]
INFO: [Synth 8-638] synthesizing module 'MasterAgent_operations' [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MasterAgent_operations' (1#1) [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent_operations.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MasterAgent_module' (2#1) [/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/RTL/MasterAgent/Original_sco/MasterAgent.vhd:22]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2130.840 ; gain = 0.000 ; free physical = 24064 ; free virtual = 29790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2130.840 ; gain = 0.000 ; free physical = 24058 ; free virtual = 29784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.844 ; gain = 8.004 ; free physical = 24056 ; free virtual = 29783
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'active_state_reg' in module 'MasterAgent_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               st_idle_1 |                               00 |                               00
            st_waiting_2 |                               01 |                               01
               st_done_3 |                               10 |                               10
              st_state_4 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'active_state_reg' using encoding 'sequential' in module 'MasterAgent_module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2138.844 ; gain = 8.004 ; free physical = 24046 ; free virtual = 29773
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23160 ; free virtual = 28891
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23160 ; free virtual = 28891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23159 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |    36|
|3     |LUT4 |     2|
|4     |LUT5 |    39|
|5     |LUT6 |     5|
|6     |FDCE |   104|
|7     |FDPE |     4|
|8     |IBUF |   103|
|9     |OBUF |   103|
+------+-----+------+

Report Instance Areas: 
+------+------------------+-----------------------+------+
|      |Instance          |Module                 |Cells |
+------+------------------+-----------------------+------+
|1     |top               |                       |   397|
|2     |  operations_inst |MasterAgent_operations |   188|
+------+------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23161 ; free virtual = 28890
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.883 ; gain = 624.043 ; free physical = 23162 ; free virtual = 28891
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 2754.891 ; gain = 624.043 ; free physical = 23162 ; free virtual = 28891
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2762.883 ; gain = 0.000 ; free physical = 23233 ; free virtual = 28962
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2904.598 ; gain = 0.000 ; free physical = 23132 ; free virtual = 28861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 103 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2904.598 ; gain = 787.961 ; free physical = 23276 ; free virtual = 29005
INFO: [Common 17-1381] The checkpoint '/import/home/deutschmann/Operation-Level-Synthesis/Designs/Wishbone/wishbone_vivado/wishbone_vivado.runs/synth_1/MasterAgent_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MasterAgent_module_utilization_synth.rpt -pb MasterAgent_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 13:25:56 2020...
