
#include <stdio.h>
#include <stdlib.h>
#include <stdarg.h>
#include <time.h>
#include <math.h>
#include <string.h>
#include <unistd.h>
#include <memory.h>
#include <ctype.h>

#include <cvt_board_commons.h>
#include <cvt_common_defs.h>

//#ifdef __cplusplus
//extern "C" {
//#endif

extern "C"{
#include <cvt_V792.h>
}

#include "midas.h"
#include "mfe_ADC.h"
#include "odb_trigger.h"
#include "detector_conf.h"

uint32_t jjs3 = 0;

uint32_t mcst_reg_order;

//extern "C"{
static cvt_V792_data SILICON_ary_type;
//}

uint32_t addr_ary;
CVErrorCodes ret_ary;
//}//extern

INT silicon_ary_init(int32_t BHandle, TRIGGER_SETTINGS_SILICONARY *ts)
{
  UINT16 firmware_rev, reg_value, c_reg_value, geo_add, mcst_reg, msct_reg_order, status_reg, boardversion_reg;

	printf("\n========================== Initializing SILICON ARY ADC...\n");
	printf("V785N initialization...");
	if(!cvt_V792_open(&SILICON_ary_type, SILICON_ARY_ADDR, BHandle, CVT_V785_TYPE_N))
	{
		printf("\n Error executing cvt_SILICON_ary_type_open \n");
		return FE_ERR_HW;
	}
	printf("Done\n");

	//==================================firmware version
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1000;
	ret_ary=(CAENVME_ReadCycle(BHandle, addr_ary, &firmware_rev, cvA32_S_DATA, cvD16));

	printf("Firmware Rev. : %x\n", firmware_rev);

	//==================================geo_add initial
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1002;
	ret_ary=(CAENVME_ReadCycle(BHandle, addr_ary, &geo_add, cvA32_S_DATA, cvD16));
	printf("geo_add(1002) : %x\n", geo_add);
/*
	//==================================geo_add write
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1002;
	geo_add = 2;
	ret_ary=(CAENVME_WriteCycle(BHandle, addr_ary, &geo_add, cvA32_S_DATA, cvD16));
	printf("geo_add(1002) : %x\n", geo_add);

	//==================================geo_add read again
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1002;
	ret_ary=(CAENVME_ReadCycle(BHandle, addr_ary, &geo_add, cvA32_S_DATA, cvD16));
	printf("geo_add(1002) : %x\n", geo_add);
*/
   	//==================================mcst reg for MCST address setting  
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1004;
	mcst_reg = 0xAA;
	ret_ary=(CAENVME_WriteCycle(BHandle, addr_ary, &mcst_reg, cvA32_S_DATA, cvD16));
	printf("mcst_reg(1004) set: %x\n", mcst_reg);

	//==================================mcst reg for MCST board first                                        
        addr_ary=(SILICON_ARY_ADDR<<16)|0x1004;
        mcst_reg_order = 0x02;
        ret_ary=(CAENVME_WriteCycle(BHandle, addr_ary, &mcst_reg_order, cvA32_S_DATA, cvD16));
	printf("mcst_reg(1004) order: %x\n", mcst_reg_order);

	//==================================status reg
	addr_ary=(SILICON_ARY_ADDR<<16)|0x100E;
	ret_ary=(CAENVME_ReadCycle(BHandle, addr_ary, &status_reg, cvA32_S_DATA, cvD16));
	printf("status_reg(100E) : %x\n", status_reg);

	//==================================board version
	addr_ary=(SILICON_ARY_ADDR<<16)|0x8032;
	ret_ary=(CAENVME_ReadCycle(BHandle, addr_ary, &boardversion_reg, cvA32_S_DATA, cvD16));
	printf("Board version(8032) : %x\n", boardversion_reg);
	//uint16_t c_reg_value;

	//=======================set Block Transfer Mode====================//--->see V785N manual page 65-66
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1010; 
	reg_value=0x0044;
	CAENVME_WriteCycle(BHandle, addr_ary, &reg_value, cvA32_S_DATA, cvD16);


	//=======================set operation mode====================//--->see V785N manual page 53-55
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1032; //==================bit set 2
	reg_value=0x4880; //default 0x4980 4980 for *2 4880 for *16, sliding scale tech. only up to 3840 is valid, not 4096, 0x880->count only accepted event
	CAENVME_WriteCycle(BHandle, addr_ary, &reg_value, cvA32_S_DATA, cvD16);

	addr_ary=(SILICON_ARY_ADDR<<16)|0x1034; //==================bit clear 2
	c_reg_value=(~reg_value)&0x7fff;
	CAENVME_WriteCycle(BHandle, addr_ary, &c_reg_value, cvA32_S_DATA, cvD16);

	//================================set threshold=================//-->see V785N manual 59-60

	printf("Setting threshold...\n");
	int i=0;
	uint16_t th_val;
/* to kill the noisy channel
	for(i=0; i<4; i++)
	{
		addr_ary=(SILICON_ARY_ADDR<<16)|0x1080|2*i;
		th_val=ts->si_ary_th[i]*4096./4000.;
		reg_value=0x0100|th_val;
	    ret_ary=CAENVME_WriteCycle(BHandle, addr_ary, &reg_value, cvA32_S_DATA, cvD16);
	    if(ret_ary){printf("Error executing %d_channel threshold setting\n", i);}
	printf("array th ch: %d, val: %i\n",i,reg_value);
	}
	printf("Done\n");
*/
	for(i=0; i<32; i++) //if 16 channel ADC(V785N), channel step should be 4 instead of 2
	{
		addr_ary=(SILICON_ARY_ADDR<<16)|0x1080|2*i;
		th_val=ts->si_ary_th[i];
		reg_value=0x0000|th_val;
	    ret_ary=CAENVME_WriteCycle(BHandle, addr_ary, &reg_value, cvA32_S_DATA, cvD16);
	    if(ret_ary){printf("Error executing %d_channel threshold setting\n", i);}
	printf("array th ch: %i, val: %i\n",i,reg_value);
	}
	printf("Done\n");

#if 0
	for(i=0; i<32; i++)
	{
		addr=(F3_SILICON_ADDR<<16)|0x1080|2*i;
		th_val=ts->f3_si_th[i]*4096/4000;
		reg_value=0x0000|th_val;
	    ret=CAENVME_WriteCycle(BHandle, addr, &reg_value, cvA32_S_DATA, cvD16);
	    if(ret_ary){printf("Error executing %d_channel threshold setting\n", i);}
	}
	printf("Done\n");
#endif
	//=================================data clear
	printf("Sending data clear...");
	ret_ary=static_cast<CVErrorCodes>(silicon_ary_clear_buffer(BHandle));
	printf("Done");

	return SUCCESS;
}

INT silicon_ary_exit(int32_t BHandle)
{
	silicon_ary_clear_buffer(BHandle);
	cvt_V792_close(&SILICON_ary_type);
	return SUCCESS;
}



INT silicon_ary_begin(int32_t BHandle, INT run_number, char *error, TRIGGER_SETTINGS_SILICONARY *ts)
{
	/*
	uint16_t reg_value, c_reg_value;

	//=======================set Block Transfer Mode====================//--->see V785N manual page 65-66
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1010; 
	reg_value=0x0044;
	CAENVME_WriteCycle(BHandle, addr_ary, &c_reg_value, cvA32_S_DATA, cvD16);


	//=======================set operation mode====================//--->see V785N manual page 53-55
	addr_ary=(SILICON_ARY_ADDR<<16)|0x1032; //==================bit set 2
	reg_value=0x4880; //default 0x4980 4980 for *2 4880 for *16, sliding scale tech. only up to 3840 is valid, not 4096, 0x880->count only accepted event
	CAENVME_WriteCycle(BHandle, addr_ary, &reg_value, cvA32_S_DATA, cvD16);

	addr_ary=(SILICON_ARY_ADDR<<16)|0x1034; //==================bit clear 2
	c_reg_value=(~reg_value)&0x7fff;
	CAENVME_WriteCycle(BHandle, addr_ary, &c_reg_value, cvA32_S_DATA, cvD16);
	*/
	return SUCCESS;
}


//extern "C"{

INT silicon_ary_end(int32_t BHandle, INT run_number, char *error)
{
	cvt_V792_data_clear(&SILICON_ary_type);
	return SUCCESS;
}

//}//extern

INT silicon_ary_check_fifo(int32_t BHandle)
{
	//===============================status register====================================//-->see V785N manual page 47
	uint16_t status_reg1;

	addr_ary=(SILICON_ARY_ADDR<<16)|0x100E;
	ret_ary=CAENVME_ReadCycle(BHandle, addr_ary, &status_reg1, cvA32_S_DATA, cvD16);

	return status_reg1&0x001;
}

INT silicon_ary_read_fifo(int32_t BHandle, void *buff_tmp, int size)
{
	int count;

	addr_ary=(SILICON_ARY_ADDR<<16)|0x0000;
	ret_ary=CAENVME_BLTReadCycle(BHandle, addr_ary, (char*)buff_tmp, size, cvA32_S_MBLT, cvD64, &count);
	return count;
}


INT silicon_ary_read_event(int32_t BHandle, const char *bank_name, char *pevent, INT off, uint32_t *buff, int buff_size, uint32_t *pdata)
{
	int i;
	int count=silicon_ary_read_fifo(BHandle, buff, buff_size);

//	printf("==============================%d\n", count);
	bk_create(pevent, bank_name, TID_DWORD, (void**)&pdata);

//        UINT32 tmp_channel = 999;
	for(i=0; i<count/4; i++)
	{
		uint32_t data=buff[i];

		switch(data&CVT_QTP_DATA_TYPE_MSK)
		{
			case CVT_QTP_DATUM:
					{
						UINT32 channel= CVT_V785A_GET_DATUM_CH(data);
						UINT32 measure= CVT_V785_GET_DATUM_ADC(data);
						UINT32 UV=CVT_V785_GET_DATUM_UN(data);
						UINT32 OV=CVT_V785_GET_DATUM_OV(data);
						*pdata++=channel;
						*pdata++=measure;
						//tmp_channel = channel;
						//printf("f3_silicon measurement; uv:%d, ov:%d, channel:%d, measurement:%d, \n", UV, OV, channel, measure);
					} break;


			case CVT_QTP_EOB:
					{
						UINT32 event_count= CVT_QTP_GET_EOB_EVENT_COUNT(data);
						*pdata++=event_count;
						printf("Processeed event reading(S3 ADC): EOB event_count:%d\n", event_count);
					} break;

			default:
				{} break;
		}
	}
        jjs3++;
	//printf("Processeed event reading(S3 ADC): count:%d\n", jjs3);//count
	printf("Processeed event reading(S3 ADC): count:%d\n", jjs3);//count
	bk_close(pevent, pdata);

return bk_size(pevent);
}


BOOL silicon_ary_clear_buffer(int32_t BHandle)
{

	UINT16 Bit_set_1_reg;

	addr_ary=(SILICON_ARY_ADDR<<16)|0x1006; //bit set 1
	Bit_set_1_reg=0x0080;
	ret_ary=CAENVME_WriteCycle(BHandle, addr_ary, &Bit_set_1_reg, cvA32_S_DATA, cvD16);
	if(ret_ary){printf("\nError executing buffer clean_1\n");}

	addr_ary=(SILICON_ARY_ADDR<<16)|0x1008; //bit clear 1
	Bit_set_1_reg=0x0080;
	ret_ary=CAENVME_WriteCycle(BHandle, addr_ary, &Bit_set_1_reg, cvA32_S_DATA, cvD16);
	if(ret_ary){printf("\nError executing buffer clean_2\n");}

	return ret_ary;
}








//#ifdef __cplusplus
//}
//#endif

