// TODO LAB2
[x] Refactor code to make FSM-like
[x] Make dataflow for Part A, Part B 
[x] Make Part A, B testbench
[x] Fix buffer output logic to not be C 
[x] make the part a disable when needed
[x] UPDATE comments
    -> sampling modulw has to be exactly 1 clock cycle