# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../UART_2020_temp.gen/sources_1/ip/clk_wiz_0" \
"../../../../UART_2020_temp.srcs/sources_1/new/mirror.v" \
"../../../../UART_2020_temp.srcs/sim_1/new/uart_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
