// Seed: 234020375
module module_0 ();
  uwire id_1 = 1 << 1;
  wire  id_2;
  wire  id_3;
  wire  id_4;
endmodule
module module_1;
  reg id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  reg id_14;
  wor id_15;
  always @(id_6 == 1)
    if (1 == 1'd0)
      if (id_8) begin
        id_15 = 1'b0;
        $display;
        id_11 = 1;
        id_11 <= {1, 1};
        #1;
        id_14 <= 1;
      end else assume (id_10);
  assign id_1 = 1'b0;
  module_0();
  assign id_4 = 1;
  wire id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
