
h7_handheld.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e8d0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  0800ea60  0800ea60  0001ea60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eebc  0800eebc  000201f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800eebc  0800eebc  0001eebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eec4  0800eec4  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eec4  0800eec4  0001eec4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eec8  0800eec8  0001eec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800eecc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
 10 .bss          00000b00  200001f8  200001f8  000201f8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000cf8  20000cf8  000201f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 14 .debug_info   00019fa2  00000000  00000000  00020267  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004098  00000000  00000000  0003a209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014d0  00000000  00000000  0003e2a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001003  00000000  00000000  0003f778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002512d  00000000  00000000  0004077b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001c8a7  00000000  00000000  000658a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cfe1b  00000000  00000000  0008214f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000689c  00000000  00000000  00151f6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  00158808  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ea48 	.word	0x0800ea48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800ea48 	.word	0x0800ea48

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b970 	b.w	8000ea0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	460d      	mov	r5, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	460f      	mov	r7, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4694      	mov	ip, r2
 8000bec:	d965      	bls.n	8000cba <__udivmoddi4+0xe2>
 8000bee:	fab2 f382 	clz	r3, r2
 8000bf2:	b143      	cbz	r3, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000bf8:	f1c3 0220 	rsb	r2, r3, #32
 8000bfc:	409f      	lsls	r7, r3
 8000bfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000c02:	4317      	orrs	r7, r2
 8000c04:	409c      	lsls	r4, r3
 8000c06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c0a:	fa1f f58c 	uxth.w	r5, ip
 8000c0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c12:	0c22      	lsrs	r2, r4, #16
 8000c14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c1c:	fb01 f005 	mul.w	r0, r1, r5
 8000c20:	4290      	cmp	r0, r2
 8000c22:	d90a      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c24:	eb1c 0202 	adds.w	r2, ip, r2
 8000c28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c2c:	f080 811c 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c30:	4290      	cmp	r0, r2
 8000c32:	f240 8119 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c36:	3902      	subs	r1, #2
 8000c38:	4462      	add	r2, ip
 8000c3a:	1a12      	subs	r2, r2, r0
 8000c3c:	b2a4      	uxth	r4, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c4a:	fb00 f505 	mul.w	r5, r0, r5
 8000c4e:	42a5      	cmp	r5, r4
 8000c50:	d90a      	bls.n	8000c68 <__udivmoddi4+0x90>
 8000c52:	eb1c 0404 	adds.w	r4, ip, r4
 8000c56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5a:	f080 8107 	bcs.w	8000e6c <__udivmoddi4+0x294>
 8000c5e:	42a5      	cmp	r5, r4
 8000c60:	f240 8104 	bls.w	8000e6c <__udivmoddi4+0x294>
 8000c64:	4464      	add	r4, ip
 8000c66:	3802      	subs	r0, #2
 8000c68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6c:	1b64      	subs	r4, r4, r5
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11e      	cbz	r6, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40dc      	lsrs	r4, r3
 8000c74:	2300      	movs	r3, #0
 8000c76:	e9c6 4300 	strd	r4, r3, [r6]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0xbc>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80ed 	beq.w	8000e62 <__udivmoddi4+0x28a>
 8000c88:	2100      	movs	r1, #0
 8000c8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c94:	fab3 f183 	clz	r1, r3
 8000c98:	2900      	cmp	r1, #0
 8000c9a:	d149      	bne.n	8000d30 <__udivmoddi4+0x158>
 8000c9c:	42ab      	cmp	r3, r5
 8000c9e:	d302      	bcc.n	8000ca6 <__udivmoddi4+0xce>
 8000ca0:	4282      	cmp	r2, r0
 8000ca2:	f200 80f8 	bhi.w	8000e96 <__udivmoddi4+0x2be>
 8000ca6:	1a84      	subs	r4, r0, r2
 8000ca8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cac:	2001      	movs	r0, #1
 8000cae:	4617      	mov	r7, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	d0e2      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cb8:	e7df      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cba:	b902      	cbnz	r2, 8000cbe <__udivmoddi4+0xe6>
 8000cbc:	deff      	udf	#255	; 0xff
 8000cbe:	fab2 f382 	clz	r3, r2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	f040 8090 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cc8:	1a8a      	subs	r2, r1, r2
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cdc:	0c22      	lsrs	r2, r4, #16
 8000cde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000ce2:	fb0e f005 	mul.w	r0, lr, r5
 8000ce6:	4290      	cmp	r0, r2
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cea:	eb1c 0202 	adds.w	r2, ip, r2
 8000cee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4290      	cmp	r0, r2
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2b8>
 8000cfa:	4645      	mov	r5, r8
 8000cfc:	1a12      	subs	r2, r2, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d04:	fb07 2210 	mls	r2, r7, r0, r2
 8000d08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x14e>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x14c>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2c2>
 8000d24:	4610      	mov	r0, r2
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d2e:	e79f      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d30:	f1c1 0720 	rsb	r7, r1, #32
 8000d34:	408b      	lsls	r3, r1
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d42:	fa20 f307 	lsr.w	r3, r0, r7
 8000d46:	40fd      	lsrs	r5, r7
 8000d48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d52:	fa1f fe8c 	uxth.w	lr, ip
 8000d56:	fb09 5518 	mls	r5, r9, r8, r5
 8000d5a:	0c1c      	lsrs	r4, r3, #16
 8000d5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d60:	fb08 f50e 	mul.w	r5, r8, lr
 8000d64:	42a5      	cmp	r5, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1c 0404 	adds.w	r4, ip, r4
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2b4>
 8000d7c:	42a5      	cmp	r5, r4
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2b4>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4464      	add	r4, ip
 8000d88:	1b64      	subs	r4, r4, r5
 8000d8a:	b29d      	uxth	r5, r3
 8000d8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d90:	fb09 4413 	mls	r4, r9, r3, r4
 8000d94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2ac>
 8000daa:	45a6      	cmp	lr, r4
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2ac>
 8000dae:	3b02      	subs	r3, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000db6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dba:	eba4 040e 	sub.w	r4, r4, lr
 8000dbe:	42ac      	cmp	r4, r5
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46ae      	mov	lr, r5
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x29c>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x298>
 8000dc8:	b156      	cbz	r6, 8000de0 <__udivmoddi4+0x208>
 8000dca:	ebb0 0208 	subs.w	r2, r0, r8
 8000dce:	eb64 040e 	sbc.w	r4, r4, lr
 8000dd2:	fa04 f707 	lsl.w	r7, r4, r7
 8000dd6:	40ca      	lsrs	r2, r1
 8000dd8:	40cc      	lsrs	r4, r1
 8000dda:	4317      	orrs	r7, r2
 8000ddc:	e9c6 7400 	strd	r7, r4, [r6]
 8000de0:	4618      	mov	r0, r3
 8000de2:	2100      	movs	r1, #0
 8000de4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de8:	f1c3 0120 	rsb	r1, r3, #32
 8000dec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000df0:	fa20 f201 	lsr.w	r2, r0, r1
 8000df4:	fa25 f101 	lsr.w	r1, r5, r1
 8000df8:	409d      	lsls	r5, r3
 8000dfa:	432a      	orrs	r2, r5
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e08:	fb07 1510 	mls	r5, r7, r0, r1
 8000e0c:	0c11      	lsrs	r1, r2, #16
 8000e0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e12:	fb00 f50e 	mul.w	r5, r0, lr
 8000e16:	428d      	cmp	r5, r1
 8000e18:	fa04 f403 	lsl.w	r4, r4, r3
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x258>
 8000e1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e28:	428d      	cmp	r5, r1
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1b49      	subs	r1, r1, r5
 8000e32:	b292      	uxth	r2, r2
 8000e34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e38:	fb07 1115 	mls	r1, r7, r5, r1
 8000e3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e40:	fb05 f10e 	mul.w	r1, r5, lr
 8000e44:	4291      	cmp	r1, r2
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x282>
 8000e48:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000e56:	3d02      	subs	r5, #2
 8000e58:	4462      	add	r2, ip
 8000e5a:	1a52      	subs	r2, r2, r1
 8000e5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0xfc>
 8000e62:	4631      	mov	r1, r6
 8000e64:	4630      	mov	r0, r6
 8000e66:	e708      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000e68:	4639      	mov	r1, r7
 8000e6a:	e6e6      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e6c:	4610      	mov	r0, r2
 8000e6e:	e6fb      	b.n	8000c68 <__udivmoddi4+0x90>
 8000e70:	4548      	cmp	r0, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e7c:	3b01      	subs	r3, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e80:	4645      	mov	r5, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x282>
 8000e84:	462b      	mov	r3, r5
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x258>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e90:	3d02      	subs	r5, #2
 8000e92:	4462      	add	r2, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e96:	4608      	mov	r0, r1
 8000e98:	e70a      	b.n	8000cb0 <__udivmoddi4+0xd8>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x14e>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <processSPIData>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void processSPIData(SPI_HandleTypeDef *SPI, SensorDataPacket *sensorData, uint8_t *rxData,
                     UART_State_t *uartState, uint32_t *timestampBuffer, uint64_t *dataBuffer, uint32_t *dataIndex) {    // Your existing switch case logic here, adapted for the specific sensorData and rx_data
 8000ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ea8:	b089      	sub	sp, #36	; 0x24
 8000eaa:	af02      	add	r7, sp, #8
 8000eac:	60f8      	str	r0, [r7, #12]
 8000eae:	60b9      	str	r1, [r7, #8]
 8000eb0:	607a      	str	r2, [r7, #4]
 8000eb2:	603b      	str	r3, [r7, #0]
    // This function needs to be adapted from your existing HAL_UART_RxCpltCallback logic
	uint8_t rxByte = *rxData; // The received byte
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	75fb      	strb	r3, [r7, #23]
//    sprintf(buffer, "RxByte: 0x%08lX\r\n", rxByte);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100); // Print debug info
    switch (*uartState) {
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	2b07      	cmp	r3, #7
 8000ec0:	f200 80db 	bhi.w	800107a <processSPIData+0x1d6>
 8000ec4:	a201      	add	r2, pc, #4	; (adr r2, 8000ecc <processSPIData+0x28>)
 8000ec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eca:	bf00      	nop
 8000ecc:	08000eed 	.word	0x08000eed
 8000ed0:	08000f03 	.word	0x08000f03
 8000ed4:	08000f11 	.word	0x08000f11
 8000ed8:	08000f31 	.word	0x08000f31
 8000edc:	08000f79 	.word	0x08000f79
 8000ee0:	08000ff3 	.word	0x08000ff3
 8000ee4:	08001007 	.word	0x08001007
 8000ee8:	08001037 	.word	0x08001037
        case UART_WAIT_FOR_SOP: // SOP Case
            if (rxByte == 0x53) { // SOP byte = 0x53 ('S')
 8000eec:	7dfb      	ldrb	r3, [r7, #23]
 8000eee:	2b53      	cmp	r3, #83	; 0x53
 8000ef0:	f040 80ba 	bne.w	8001068 <processSPIData+0x1c4>
            	sensorData->sop = rxByte; // Set the sop
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	7dfa      	ldrb	r2, [r7, #23]
 8000ef8:	701a      	strb	r2, [r3, #0]
            	*uartState = UART_DATATYPE;
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	2201      	movs	r2, #1
 8000efe:	701a      	strb	r2, [r3, #0]
//            	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET);
//                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET); // Orange LED set when packet is complete
            }
            break;
 8000f00:	e0b2      	b.n	8001068 <processSPIData+0x1c4>
        case UART_DATATYPE: // Data type Case
        	sensorData->datatype = rxByte; // Set th		e data type (Temp = 00, Humidity = 01, Sound = 10, Vibration = 11)
 8000f02:	68bb      	ldr	r3, [r7, #8]
 8000f04:	7dfa      	ldrb	r2, [r7, #23]
 8000f06:	705a      	strb	r2, [r3, #1]
            *uartState = UART_SENSOR_ID; // Next parameter
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	2202      	movs	r2, #2
 8000f0c:	701a      	strb	r2, [r3, #0]
            break;
 8000f0e:	e0b4      	b.n	800107a <processSPIData+0x1d6>

        case UART_SENSOR_ID: // Sensor ID Case
        	sensorData->sensorId = rxByte; // Set the sensor ID (000, 001, 010, 011, 100, 101, 110, 111 (i.e. Sensor 1-8)
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	7dfa      	ldrb	r2, [r7, #23]
 8000f14:	709a      	strb	r2, [r3, #2]
        	*dataIndex = 0; // Reset dataIndex for the next field
 8000f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
            *uartState = UART_TIMESTAMP; // Next parameter
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	2203      	movs	r2, #3
 8000f20:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET); // Orange LED set when packet is complete
 8000f22:	2201      	movs	r2, #1
 8000f24:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f28:	4859      	ldr	r0, [pc, #356]	; (8001090 <processSPIData+0x1ec>)
 8000f2a:	f001 ff73 	bl	8002e14 <HAL_GPIO_WritePin>
            break;
 8000f2e:	e0a4      	b.n	800107a <processSPIData+0x1d6>

        case UART_TIMESTAMP: // Timestamp Case
            // Combine byte into timestamp assuming little endian - least significant byte first
//            	timestampBuffer |= ((uint32_t)rxByte << (24 - (dataIndex * 8)));
        	*timestampBuffer |= ((uint32_t)rxByte << ((*dataIndex-1) * 8));
 8000f30:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	7df9      	ldrb	r1, [r7, #23]
 8000f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	3b01      	subs	r3, #1
 8000f3c:	00db      	lsls	r3, r3, #3
 8000f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f42:	431a      	orrs	r2, r3
 8000f44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f46:	601a      	str	r2, [r3, #0]
//            	sprintf(buffer, "RxByte: 0x%08lX\r\n", rxByte);
//            	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100); // Print debug info
//            	sprintf(buffer, "Timestamp partial: 0x%08lX\r\n", timestampBuffer);
//            	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100); // Print debug info
            (*dataIndex)++;
 8000f48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	1c5a      	adds	r2, r3, #1
 8000f4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f50:	601a      	str	r2, [r3, #0]
            if (*dataIndex >= sizeof(sensorData->timestamp)) {
 8000f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	2b03      	cmp	r3, #3
 8000f58:	f240 8088 	bls.w	800106c <processSPIData+0x1c8>
                sensorData->timestamp = *timestampBuffer; // Assign the complete timestamp
 8000f5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	605a      	str	r2, [r3, #4]
                *dataIndex = 0; // Reset dataIndex for the data field
 8000f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
                *timestampBuffer = 0; // Clear the buffer for the next use
 8000f6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
                *uartState = UART_DATA; // Move to the next state
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	2204      	movs	r2, #4
 8000f74:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000f76:	e079      	b.n	800106c <processSPIData+0x1c8>

        case UART_DATA: // Data Case
            // Combine byte into data assuming little endian - least significant byte first
        	*dataBuffer |= ((uint64_t)rxByte << ((*dataIndex-1) * 8));//            	sprintf(buffer, "Data partial: 0x%016llx\r\n", dataBuffer);
 8000f78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000f7a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f7e:	7dfb      	ldrb	r3, [r7, #23]
 8000f80:	2200      	movs	r2, #0
 8000f82:	4698      	mov	r8, r3
 8000f84:	4691      	mov	r9, r2
 8000f86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	00db      	lsls	r3, r3, #3
 8000f8e:	f1a3 0620 	sub.w	r6, r3, #32
 8000f92:	f1c3 0220 	rsb	r2, r3, #32
 8000f96:	fa09 f503 	lsl.w	r5, r9, r3
 8000f9a:	fa08 f606 	lsl.w	r6, r8, r6
 8000f9e:	4335      	orrs	r5, r6
 8000fa0:	fa28 f202 	lsr.w	r2, r8, r2
 8000fa4:	4315      	orrs	r5, r2
 8000fa6:	fa08 f403 	lsl.w	r4, r8, r3
 8000faa:	ea40 0a04 	orr.w	sl, r0, r4
 8000fae:	ea41 0b05 	orr.w	fp, r1, r5
 8000fb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000fb4:	e9c3 ab00 	strd	sl, fp, [r3]
//            	HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100); // Print debug info
            (*dataIndex)++;
 8000fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	1c5a      	adds	r2, r3, #1
 8000fbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fc0:	601a      	str	r2, [r3, #0]
            if (*dataIndex >= sizeof(sensorData->data)) {
 8000fc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	2b07      	cmp	r3, #7
 8000fc8:	d952      	bls.n	8001070 <processSPIData+0x1cc>
                sensorData->data = *dataBuffer; // Assign the complete data
 8000fca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd0:	68b9      	ldr	r1, [r7, #8]
 8000fd2:	e9c1 2302 	strd	r2, r3, [r1, #8]
                *dataIndex = 0; // Reset dataIndex for the CRC field
 8000fd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
                *dataBuffer = 0; // Clear the buffer for the next use
 8000fdc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	e9c1 2300 	strd	r2, r3, [r1]
                *uartState = UART_CRC; // Move to the next state
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	2205      	movs	r2, #5
 8000fee:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000ff0:	e03e      	b.n	8001070 <processSPIData+0x1cc>

        case UART_CRC: // CRC Case
        	if(rxByte != 0){
 8000ff2:	7dfb      	ldrb	r3, [r7, #23]
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d03d      	beq.n	8001074 <processSPIData+0x1d0>
                sensorData->crc = rxByte; // Set the CRC value based on algorithm
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	7dfa      	ldrb	r2, [r7, #23]
 8000ffc:	741a      	strb	r2, [r3, #16]
                *uartState = UART_EOP; // Next parameter
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	2206      	movs	r2, #6
 8001002:	701a      	strb	r2, [r3, #0]
        	}
//                HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET); // Orange LED set when packet is complete
            break;
 8001004:	e036      	b.n	8001074 <processSPIData+0x1d0>

        case UART_EOP:
            if (rxByte == 0x45) { // EOP byte = 0x45 ('E')
 8001006:	7dfb      	ldrb	r3, [r7, #23]
 8001008:	2b45      	cmp	r3, #69	; 0x45
 800100a:	d111      	bne.n	8001030 <processSPIData+0x18c>
                *uartState = UART_DONE; // Packet reception is complete
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	2207      	movs	r2, #7
 8001010:	701a      	strb	r2, [r3, #0]
                sensorData->eop = rxByte; // Set the eop
 8001012:	68bb      	ldr	r3, [r7, #8]
 8001014:	7dfa      	ldrb	r2, [r7, #23]
 8001016:	745a      	strb	r2, [r3, #17]
                if(SPI->Instance == SPI1){
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a1d      	ldr	r2, [pc, #116]	; (8001094 <processSPIData+0x1f0>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d12a      	bne.n	8001078 <processSPIData+0x1d4>
                	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET); // Red LED set when packet is complete
 8001022:	2201      	movs	r2, #1
 8001024:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001028:	4819      	ldr	r0, [pc, #100]	; (8001090 <processSPIData+0x1ec>)
 800102a:	f001 fef3 	bl	8002e14 <HAL_GPIO_WritePin>
//                    uartState = UART_DONE; // Packet reception is complete
//                    sensorData.eop = rxByte; // Set the eop
//                    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_SET); // Orange LED set when packet is complete
                uartState = UART_WAIT_FOR_SOP; // Invalid EOP, reset FSM
            }
            break;
 800102e:	e023      	b.n	8001078 <processSPIData+0x1d4>
                uartState = UART_WAIT_FOR_SOP; // Invalid EOP, reset FSM
 8001030:	2300      	movs	r3, #0
 8001032:	603b      	str	r3, [r7, #0]
            break;
 8001034:	e020      	b.n	8001078 <processSPIData+0x1d4>
        case UART_DONE:
            // Packet is complete, validate CRC and take appropriate action
//                if (validateCRC(&sensorData)) {
//                    processData(&sensorData); // Process the data
//                }
        	test_five++;
 8001036:	4b18      	ldr	r3, [pc, #96]	; (8001098 <processSPIData+0x1f4>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	b2da      	uxtb	r2, r3
 800103e:	4b16      	ldr	r3, [pc, #88]	; (8001098 <processSPIData+0x1f4>)
 8001040:	701a      	strb	r2, [r3, #0]
        	if(test_five == 5){
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <processSPIData+0x1f4>)
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b05      	cmp	r3, #5
 8001048:	d105      	bne.n	8001056 <processSPIData+0x1b2>
        		printData(sensorData); // Process the data
 800104a:	68b8      	ldr	r0, [r7, #8]
 800104c:	f000 f85e 	bl	800110c <printData>
        		test_five = 0;
 8001050:	4b11      	ldr	r3, [pc, #68]	; (8001098 <processSPIData+0x1f4>)
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]
        	}
        	resetUartState(uartState, timestampBuffer, dataBuffer, dataIndex, rxData);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800105c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800105e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001060:	6838      	ldr	r0, [r7, #0]
 8001062:	f000 f81b 	bl	800109c <resetUartState>

            break;
 8001066:	e008      	b.n	800107a <processSPIData+0x1d6>
            break;
 8001068:	bf00      	nop
 800106a:	e006      	b.n	800107a <processSPIData+0x1d6>
            break;
 800106c:	bf00      	nop
 800106e:	e004      	b.n	800107a <processSPIData+0x1d6>
            break;
 8001070:	bf00      	nop
 8001072:	e002      	b.n	800107a <processSPIData+0x1d6>
            break;
 8001074:	bf00      	nop
 8001076:	e000      	b.n	800107a <processSPIData+0x1d6>
            break;
 8001078:	bf00      	nop
    }
    // Ready to receive the next byte
    HAL_SPI_Receive_DMA(SPI, rxData, 1);
 800107a:	2201      	movs	r2, #1
 800107c:	6879      	ldr	r1, [r7, #4]
 800107e:	68f8      	ldr	r0, [r7, #12]
 8001080:	f005 fc44 	bl	800690c <HAL_SPI_Receive_DMA>
}
 8001084:	bf00      	nop
 8001086:	371c      	adds	r7, #28
 8001088:	46bd      	mov	sp, r7
 800108a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800108e:	bf00      	nop
 8001090:	40020c00 	.word	0x40020c00
 8001094:	40013000 	.word	0x40013000
 8001098:	200003e4 	.word	0x200003e4

0800109c <resetUartState>:

void resetUartState(UART_State_t *uartState, uint32_t *timestampBuffer, uint64_t *dataBuffer, uint32_t *dataIndex, uint8_t *rxData) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b084      	sub	sp, #16
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
 80010a8:	603b      	str	r3, [r7, #0]
    *uartState = UART_WAIT_FOR_SOP; // Reset UART state
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2200      	movs	r2, #0
 80010ae:	701a      	strb	r2, [r3, #0]
    *timestampBuffer = 0; // Clear the timestamp buffer
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2200      	movs	r2, #0
 80010b4:	601a      	str	r2, [r3, #0]
    *dataBuffer = 0; // Clear the data buffer
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	f04f 0200 	mov.w	r2, #0
 80010bc:	f04f 0300 	mov.w	r3, #0
 80010c0:	e9c1 2300 	strd	r2, r3, [r1]
    *dataIndex = 0;
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
    *rxData = 0;
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010d6:	480c      	ldr	r0, [pc, #48]	; (8001108 <resetUartState+0x6c>)
 80010d8:	f001 fe9c 	bl	8002e14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80010dc:	2200      	movs	r2, #0
 80010de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010e2:	4809      	ldr	r0, [pc, #36]	; (8001108 <resetUartState+0x6c>)
 80010e4:	f001 fe96 	bl	8002e14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80010e8:	2200      	movs	r2, #0
 80010ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010ee:	4806      	ldr	r0, [pc, #24]	; (8001108 <resetUartState+0x6c>)
 80010f0:	f001 fe90 	bl	8002e14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 80010f4:	2200      	movs	r2, #0
 80010f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010fa:	4803      	ldr	r0, [pc, #12]	; (8001108 <resetUartState+0x6c>)
 80010fc:	f001 fe8a 	bl	8002e14 <HAL_GPIO_WritePin>
}
 8001100:	bf00      	nop
 8001102:	3710      	adds	r7, #16
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40020c00 	.word	0x40020c00

0800110c <printData>:
//int validateCRC(const SensorDataPacket *packet) {
    // Placeholder function to validate CRC - replace with actual CRC calculation
////    return packet->crc == crc_calculated;
//}

void printData(const SensorDataPacket *packet) {
 800110c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001110:	b0a6      	sub	sp, #152	; 0x98
 8001112:	af04      	add	r7, sp, #16
 8001114:	6078      	str	r0, [r7, #4]
    char buffer[100]; // Ensure the buffer is large enough for all the data
    double data;
    // Assuming the data field is treated as fixed-point and needs to be converted back to float
    if(packet->datatype != VIBRATION){
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	785b      	ldrb	r3, [r3, #1]
 800111a:	2b03      	cmp	r3, #3
 800111c:	d00f      	beq.n	800113e <printData+0x32>
        data = packet->data / 100.0;  // Convert fixed-point back to double
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f7ff fa38 	bl	800059c <__aeabi_l2d>
 800112c:	f04f 0200 	mov.w	r2, #0
 8001130:	4b8b      	ldr	r3, [pc, #556]	; (8001360 <printData+0x254>)
 8001132:	f7ff fb8b 	bl	800084c <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
    }

    // Start of Packet (SOP) - Hexadecimal
    sprintf(buffer, "SOP: 0x%02X\r\n", packet->sop);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	461a      	mov	r2, r3
 8001144:	f107 0310 	add.w	r3, r7, #16
 8001148:	4986      	ldr	r1, [pc, #536]	; (8001364 <printData+0x258>)
 800114a:	4618      	mov	r0, r3
 800114c:	f00b fbd4 	bl	800c8f8 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 8001150:	f107 0310 	add.w	r3, r7, #16
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff f88b 	bl	8000270 <strlen>
 800115a:	4603      	mov	r3, r0
 800115c:	b29a      	uxth	r2, r3
 800115e:	f107 0110 	add.w	r1, r7, #16
 8001162:	2364      	movs	r3, #100	; 0x64
 8001164:	4880      	ldr	r0, [pc, #512]	; (8001368 <printData+0x25c>)
 8001166:	f006 f929 	bl	80073bc <HAL_UART_Transmit>

    // Data Type - Binary
    sprintf(buffer, "Data Type: %u\r\n", packet->datatype);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	785b      	ldrb	r3, [r3, #1]
 800116e:	461a      	mov	r2, r3
 8001170:	f107 0310 	add.w	r3, r7, #16
 8001174:	497d      	ldr	r1, [pc, #500]	; (800136c <printData+0x260>)
 8001176:	4618      	mov	r0, r3
 8001178:	f00b fbbe 	bl	800c8f8 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 800117c:	f107 0310 	add.w	r3, r7, #16
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff f875 	bl	8000270 <strlen>
 8001186:	4603      	mov	r3, r0
 8001188:	b29a      	uxth	r2, r3
 800118a:	f107 0110 	add.w	r1, r7, #16
 800118e:	2364      	movs	r3, #100	; 0x64
 8001190:	4875      	ldr	r0, [pc, #468]	; (8001368 <printData+0x25c>)
 8001192:	f006 f913 	bl	80073bc <HAL_UART_Transmit>

    // Sensor ID - Binary
    sprintf(buffer, "Sensor ID: %u\r\n", packet->sensorId);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	789b      	ldrb	r3, [r3, #2]
 800119a:	461a      	mov	r2, r3
 800119c:	f107 0310 	add.w	r3, r7, #16
 80011a0:	4973      	ldr	r1, [pc, #460]	; (8001370 <printData+0x264>)
 80011a2:	4618      	mov	r0, r3
 80011a4:	f00b fba8 	bl	800c8f8 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80011a8:	f107 0310 	add.w	r3, r7, #16
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f85f 	bl	8000270 <strlen>
 80011b2:	4603      	mov	r3, r0
 80011b4:	b29a      	uxth	r2, r3
 80011b6:	f107 0110 	add.w	r1, r7, #16
 80011ba:	2364      	movs	r3, #100	; 0x64
 80011bc:	486a      	ldr	r0, [pc, #424]	; (8001368 <printData+0x25c>)
 80011be:	f006 f8fd 	bl	80073bc <HAL_UART_Transmit>

    // Timestamp - Decimal
    sprintf(buffer, "Timestamp: %lu\r\n", packet->timestamp);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685a      	ldr	r2, [r3, #4]
 80011c6:	f107 0310 	add.w	r3, r7, #16
 80011ca:	496a      	ldr	r1, [pc, #424]	; (8001374 <printData+0x268>)
 80011cc:	4618      	mov	r0, r3
 80011ce:	f00b fb93 	bl	800c8f8 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80011d2:	f107 0310 	add.w	r3, r7, #16
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff f84a 	bl	8000270 <strlen>
 80011dc:	4603      	mov	r3, r0
 80011de:	b29a      	uxth	r2, r3
 80011e0:	f107 0110 	add.w	r1, r7, #16
 80011e4:	2364      	movs	r3, #100	; 0x64
 80011e6:	4860      	ldr	r0, [pc, #384]	; (8001368 <printData+0x25c>)
 80011e8:	f006 f8e8 	bl	80073bc <HAL_UART_Transmit>

//    // Data - Decimal
//    sprintf(buffer, "Data: %lu\r\n", packet->data);
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);

    if(packet->datatype == TEMPERATURE) {
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	785b      	ldrb	r3, [r3, #1]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d107      	bne.n	8001204 <printData+0xf8>
        // For non-vibration data, print as before
    	sprintf(buffer, "Temp: %.2f C\r\n", data);
 80011f4:	f107 0010 	add.w	r0, r7, #16
 80011f8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80011fc:	495e      	ldr	r1, [pc, #376]	; (8001378 <printData+0x26c>)
 80011fe:	f00b fb7b 	bl	800c8f8 <siprintf>
 8001202:	e068      	b.n	80012d6 <printData+0x1ca>
    }
    else if(packet->datatype == HUMIDITY){
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	785b      	ldrb	r3, [r3, #1]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d107      	bne.n	800121c <printData+0x110>
    	sprintf(buffer, "Hum: %.2f %%\r\n", data);
 800120c:	f107 0010 	add.w	r0, r7, #16
 8001210:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8001214:	4959      	ldr	r1, [pc, #356]	; (800137c <printData+0x270>)
 8001216:	f00b fb6f 	bl	800c8f8 <siprintf>
 800121a:	e05c      	b.n	80012d6 <printData+0x1ca>
    }
    else if(packet->datatype == SOUND){
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	785b      	ldrb	r3, [r3, #1]
 8001220:	2b02      	cmp	r3, #2
 8001222:	d107      	bne.n	8001234 <printData+0x128>
    	sprintf(buffer, "Sound: %.2f dB\r\n", data);
 8001224:	f107 0010 	add.w	r0, r7, #16
 8001228:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800122c:	4954      	ldr	r1, [pc, #336]	; (8001380 <printData+0x274>)
 800122e:	f00b fb63 	bl	800c8f8 <siprintf>
 8001232:	e050      	b.n	80012d6 <printData+0x1ca>
    }
    else if (packet->datatype == VIBRATION) {
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	785b      	ldrb	r3, [r3, #1]
 8001238:	2b03      	cmp	r3, #3
 800123a:	d14c      	bne.n	80012d6 <printData+0x1ca>
        int16_t x, y, z;
        unpackData(packet->data, &x, &y, &z);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001242:	4610      	mov	r0, r2
 8001244:	4619      	mov	r1, r3
 8001246:	f107 040c 	add.w	r4, r7, #12
 800124a:	f107 020e 	add.w	r2, r7, #14
 800124e:	f107 030a 	add.w	r3, r7, #10
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	4623      	mov	r3, r4
 8001256:	f000 f89f 	bl	8001398 <unpackData>
        // Display the scaled values with two decimal places as floating points
        float x_float = x / 100.0f;
 800125a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800125e:	ee07 3a90 	vmov	s15, r3
 8001262:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001266:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001384 <printData+0x278>
 800126a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800126e:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
        float y_float = y / 100.0f;
 8001272:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001276:	ee07 3a90 	vmov	s15, r3
 800127a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800127e:	eddf 6a41 	vldr	s13, [pc, #260]	; 8001384 <printData+0x278>
 8001282:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001286:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
        float z_float = z / 100.0f;
 800128a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800128e:	ee07 3a90 	vmov	s15, r3
 8001292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001296:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8001384 <printData+0x278>
 800129a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800129e:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
//        sprintf(buffer2, "Data: %lu\r\n", packet->data);
        sprintf(buffer, "X: %.2f G\tY: %.2f G\tZ: %.2f G\r\n", x_float, y_float, z_float);
 80012a2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80012a4:	f7ff f950 	bl	8000548 <__aeabi_f2d>
 80012a8:	4680      	mov	r8, r0
 80012aa:	4689      	mov	r9, r1
 80012ac:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80012ae:	f7ff f94b 	bl	8000548 <__aeabi_f2d>
 80012b2:	4604      	mov	r4, r0
 80012b4:	460d      	mov	r5, r1
 80012b6:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80012b8:	f7ff f946 	bl	8000548 <__aeabi_f2d>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	f107 0010 	add.w	r0, r7, #16
 80012c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012c8:	e9cd 4500 	strd	r4, r5, [sp]
 80012cc:	4642      	mov	r2, r8
 80012ce:	464b      	mov	r3, r9
 80012d0:	492d      	ldr	r1, [pc, #180]	; (8001388 <printData+0x27c>)
 80012d2:	f00b fb11 	bl	800c8f8 <siprintf>
    }
//    HAL_UART_Transmit(&huart3, (uint8_t*)buffer2, strlen(buffer), 100);
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4618      	mov	r0, r3
 80012dc:	f7fe ffc8 	bl	8000270 <strlen>
 80012e0:	4603      	mov	r3, r0
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	f107 0110 	add.w	r1, r7, #16
 80012e8:	2364      	movs	r3, #100	; 0x64
 80012ea:	481f      	ldr	r0, [pc, #124]	; (8001368 <printData+0x25c>)
 80012ec:	f006 f866 	bl	80073bc <HAL_UART_Transmit>

    // CRC - Hexadecimal
    sprintf(buffer, "CRC: 0x%02X\r\n", packet->crc);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	7c1b      	ldrb	r3, [r3, #16]
 80012f4:	461a      	mov	r2, r3
 80012f6:	f107 0310 	add.w	r3, r7, #16
 80012fa:	4924      	ldr	r1, [pc, #144]	; (800138c <printData+0x280>)
 80012fc:	4618      	mov	r0, r3
 80012fe:	f00b fafb 	bl	800c8f8 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 8001302:	f107 0310 	add.w	r3, r7, #16
 8001306:	4618      	mov	r0, r3
 8001308:	f7fe ffb2 	bl	8000270 <strlen>
 800130c:	4603      	mov	r3, r0
 800130e:	b29a      	uxth	r2, r3
 8001310:	f107 0110 	add.w	r1, r7, #16
 8001314:	2364      	movs	r3, #100	; 0x64
 8001316:	4814      	ldr	r0, [pc, #80]	; (8001368 <printData+0x25c>)
 8001318:	f006 f850 	bl	80073bc <HAL_UART_Transmit>

    // End of Packet (EOP) - Hexadecimal
    sprintf(buffer, "EOP: 0x%02X\r\n", packet->eop);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	7c5b      	ldrb	r3, [r3, #17]
 8001320:	461a      	mov	r2, r3
 8001322:	f107 0310 	add.w	r3, r7, #16
 8001326:	491a      	ldr	r1, [pc, #104]	; (8001390 <printData+0x284>)
 8001328:	4618      	mov	r0, r3
 800132a:	f00b fae5 	bl	800c8f8 <siprintf>
    HAL_UART_Transmit(&huart3, (uint8_t*)buffer, strlen(buffer), 100);
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	4618      	mov	r0, r3
 8001334:	f7fe ff9c 	bl	8000270 <strlen>
 8001338:	4603      	mov	r3, r0
 800133a:	b29a      	uxth	r2, r3
 800133c:	f107 0110 	add.w	r1, r7, #16
 8001340:	2364      	movs	r3, #100	; 0x64
 8001342:	4809      	ldr	r0, [pc, #36]	; (8001368 <printData+0x25c>)
 8001344:	f006 f83a 	bl	80073bc <HAL_UART_Transmit>

    // Separator
    HAL_UART_Transmit(&huart3, (uint8_t*)"--------\r\n", 10, 100);
 8001348:	2364      	movs	r3, #100	; 0x64
 800134a:	220a      	movs	r2, #10
 800134c:	4911      	ldr	r1, [pc, #68]	; (8001394 <printData+0x288>)
 800134e:	4806      	ldr	r0, [pc, #24]	; (8001368 <printData+0x25c>)
 8001350:	f006 f834 	bl	80073bc <HAL_UART_Transmit>
}
 8001354:	bf00      	nop
 8001356:	3788      	adds	r7, #136	; 0x88
 8001358:	46bd      	mov	sp, r7
 800135a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800135e:	bf00      	nop
 8001360:	40590000 	.word	0x40590000
 8001364:	0800ea60 	.word	0x0800ea60
 8001368:	20000368 	.word	0x20000368
 800136c:	0800ea70 	.word	0x0800ea70
 8001370:	0800ea80 	.word	0x0800ea80
 8001374:	0800ea90 	.word	0x0800ea90
 8001378:	0800eaa4 	.word	0x0800eaa4
 800137c:	0800eab4 	.word	0x0800eab4
 8001380:	0800eac4 	.word	0x0800eac4
 8001384:	42c80000 	.word	0x42c80000
 8001388:	0800ead8 	.word	0x0800ead8
 800138c:	0800eaf8 	.word	0x0800eaf8
 8001390:	0800eb08 	.word	0x0800eb08
 8001394:	0800eb18 	.word	0x0800eb18

08001398 <unpackData>:

void unpackData(uint64_t packedData, int16_t* x, int16_t* y, int16_t* z) {
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
 80013a4:	603b      	str	r3, [r7, #0]
    *x = (int16_t)((packedData >> 32) & 0xFFFF);
 80013a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	f04f 0300 	mov.w	r3, #0
 80013b2:	000a      	movs	r2, r1
 80013b4:	2300      	movs	r3, #0
 80013b6:	b212      	sxth	r2, r2
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	801a      	strh	r2, [r3, #0]
    *y = (int16_t)((packedData >> 16) & 0xFFFF);
 80013bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013c0:	f04f 0200 	mov.w	r2, #0
 80013c4:	f04f 0300 	mov.w	r3, #0
 80013c8:	0c02      	lsrs	r2, r0, #16
 80013ca:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013ce:	0c0b      	lsrs	r3, r1, #16
 80013d0:	b212      	sxth	r2, r2
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	801a      	strh	r2, [r3, #0]
    *z = (int16_t)(packedData & 0xFFFF);
 80013d6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	801a      	strh	r2, [r3, #0]
}
 80013de:	bf00      	nop
 80013e0:	3714      	adds	r7, #20
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
	...

080013ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013f0:	f000 fdca 	bl	8001f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f4:	f000 f81a 	bl	800142c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f8:	f000 f95c 	bl	80016b4 <MX_GPIO_Init>
  MX_DMA_Init();
 80013fc:	f000 f93a 	bl	8001674 <MX_DMA_Init>
  MX_I2C1_Init();
 8001400:	f000 f87e 	bl	8001500 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001404:	f000 f8aa 	bl	800155c <MX_I2S3_Init>
  MX_SPI1_Init();
 8001408:	f000 f8d8 	bl	80015bc <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800140c:	f00a f986 	bl	800b71c <MX_USB_HOST_Init>
  MX_USART3_UART_Init();
 8001410:	f000 f906 	bl	8001620 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_SPI_Receive_DMA(&hspi1, rx_data1, 1);
 8001414:	2201      	movs	r2, #1
 8001416:	4903      	ldr	r1, [pc, #12]	; (8001424 <main+0x38>)
 8001418:	4803      	ldr	r0, [pc, #12]	; (8001428 <main+0x3c>)
 800141a:	f005 fa77 	bl	800690c <HAL_SPI_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 800141e:	f00a f9a3 	bl	800b768 <MX_USB_HOST_Process>
 8001422:	e7fc      	b.n	800141e <main+0x32>
 8001424:	200003b0 	.word	0x200003b0
 8001428:	200002b0 	.word	0x200002b0

0800142c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b094      	sub	sp, #80	; 0x50
 8001430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001432:	f107 0320 	add.w	r3, r7, #32
 8001436:	2230      	movs	r2, #48	; 0x30
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f00b fabf 	bl	800c9be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001450:	2300      	movs	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	4b28      	ldr	r3, [pc, #160]	; (80014f8 <SystemClock_Config+0xcc>)
 8001456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001458:	4a27      	ldr	r2, [pc, #156]	; (80014f8 <SystemClock_Config+0xcc>)
 800145a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145e:	6413      	str	r3, [r2, #64]	; 0x40
 8001460:	4b25      	ldr	r3, [pc, #148]	; (80014f8 <SystemClock_Config+0xcc>)
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800146c:	2300      	movs	r3, #0
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	4b22      	ldr	r3, [pc, #136]	; (80014fc <SystemClock_Config+0xd0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a21      	ldr	r2, [pc, #132]	; (80014fc <SystemClock_Config+0xd0>)
 8001476:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800147a:	6013      	str	r3, [r2, #0]
 800147c:	4b1f      	ldr	r3, [pc, #124]	; (80014fc <SystemClock_Config+0xd0>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001488:	2301      	movs	r3, #1
 800148a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800148c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001490:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001492:	2302      	movs	r3, #2
 8001494:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001496:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800149a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800149c:	2308      	movs	r3, #8
 800149e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80014a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014a6:	2302      	movs	r3, #2
 80014a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014aa:	2307      	movs	r3, #7
 80014ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ae:	f107 0320 	add.w	r3, r7, #32
 80014b2:	4618      	mov	r0, r3
 80014b4:	f004 fbc6 	bl	8005c44 <HAL_RCC_OscConfig>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80014be:	f000 fa25 	bl	800190c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c2:	230f      	movs	r3, #15
 80014c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c6:	2302      	movs	r3, #2
 80014c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80014ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80014d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80014da:	f107 030c 	add.w	r3, r7, #12
 80014de:	2105      	movs	r1, #5
 80014e0:	4618      	mov	r0, r3
 80014e2:	f004 fe27 	bl	8006134 <HAL_RCC_ClockConfig>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80014ec:	f000 fa0e 	bl	800190c <Error_Handler>
  }
}
 80014f0:	bf00      	nop
 80014f2:	3750      	adds	r7, #80	; 0x50
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40007000 	.word	0x40007000

08001500 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001504:	4b12      	ldr	r3, [pc, #72]	; (8001550 <MX_I2C1_Init+0x50>)
 8001506:	4a13      	ldr	r2, [pc, #76]	; (8001554 <MX_I2C1_Init+0x54>)
 8001508:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800150a:	4b11      	ldr	r3, [pc, #68]	; (8001550 <MX_I2C1_Init+0x50>)
 800150c:	4a12      	ldr	r2, [pc, #72]	; (8001558 <MX_I2C1_Init+0x58>)
 800150e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001510:	4b0f      	ldr	r3, [pc, #60]	; (8001550 <MX_I2C1_Init+0x50>)
 8001512:	2200      	movs	r2, #0
 8001514:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001516:	4b0e      	ldr	r3, [pc, #56]	; (8001550 <MX_I2C1_Init+0x50>)
 8001518:	2200      	movs	r2, #0
 800151a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800151c:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_I2C1_Init+0x50>)
 800151e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001522:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001524:	4b0a      	ldr	r3, [pc, #40]	; (8001550 <MX_I2C1_Init+0x50>)
 8001526:	2200      	movs	r2, #0
 8001528:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_I2C1_Init+0x50>)
 800152c:	2200      	movs	r2, #0
 800152e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001530:	4b07      	ldr	r3, [pc, #28]	; (8001550 <MX_I2C1_Init+0x50>)
 8001532:	2200      	movs	r2, #0
 8001534:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001536:	4b06      	ldr	r3, [pc, #24]	; (8001550 <MX_I2C1_Init+0x50>)
 8001538:	2200      	movs	r2, #0
 800153a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800153c:	4804      	ldr	r0, [pc, #16]	; (8001550 <MX_I2C1_Init+0x50>)
 800153e:	f003 fd9d 	bl	800507c <HAL_I2C_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001548:	f000 f9e0 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20000214 	.word	0x20000214
 8001554:	40005400 	.word	0x40005400
 8001558:	000186a0 	.word	0x000186a0

0800155c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001562:	4a14      	ldr	r2, [pc, #80]	; (80015b4 <MX_I2S3_Init+0x58>)
 8001564:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001568:	f44f 7200 	mov.w	r2, #512	; 0x200
 800156c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001574:	4b0e      	ldr	r3, [pc, #56]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <MX_I2S3_Init+0x54>)
 800157c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001580:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001582:	4b0b      	ldr	r3, [pc, #44]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001584:	4a0c      	ldr	r2, [pc, #48]	; (80015b8 <MX_I2S3_Init+0x5c>)
 8001586:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001588:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <MX_I2S3_Init+0x54>)
 800158a:	2200      	movs	r2, #0
 800158c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800158e:	4b08      	ldr	r3, [pc, #32]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001590:	2200      	movs	r2, #0
 8001592:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001594:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <MX_I2S3_Init+0x54>)
 8001596:	2200      	movs	r2, #0
 8001598:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800159a:	4805      	ldr	r0, [pc, #20]	; (80015b0 <MX_I2S3_Init+0x54>)
 800159c:	f003 feb2 	bl	8005304 <HAL_I2S_Init>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80015a6:	f000 f9b1 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80015aa:	bf00      	nop
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	20000268 	.word	0x20000268
 80015b4:	40003c00 	.word	0x40003c00
 80015b8:	00017700 	.word	0x00017700

080015bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015c0:	4b15      	ldr	r3, [pc, #84]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015c2:	4a16      	ldr	r2, [pc, #88]	; (800161c <MX_SPI1_Init+0x60>)
 80015c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80015c6:	4b14      	ldr	r3, [pc, #80]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015de:	4b0e      	ldr	r3, [pc, #56]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80015e4:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015ec:	4b0a      	ldr	r3, [pc, #40]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015f8:	4b07      	ldr	r3, [pc, #28]	; (8001618 <MX_SPI1_Init+0x5c>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <MX_SPI1_Init+0x5c>)
 8001600:	220a      	movs	r2, #10
 8001602:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001604:	4804      	ldr	r0, [pc, #16]	; (8001618 <MX_SPI1_Init+0x5c>)
 8001606:	f005 f8f7 	bl	80067f8 <HAL_SPI_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_SPI1_Init+0x58>
  {
    Error_Handler();
 8001610:	f000 f97c 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	200002b0 	.word	0x200002b0
 800161c:	40013000 	.word	0x40013000

08001620 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001626:	4a12      	ldr	r2, [pc, #72]	; (8001670 <MX_USART3_UART_Init+0x50>)
 8001628:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800162a:	4b10      	ldr	r3, [pc, #64]	; (800166c <MX_USART3_UART_Init+0x4c>)
 800162c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001630:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001632:	4b0e      	ldr	r3, [pc, #56]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001634:	2200      	movs	r2, #0
 8001636:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001638:	4b0c      	ldr	r3, [pc, #48]	; (800166c <MX_USART3_UART_Init+0x4c>)
 800163a:	2200      	movs	r2, #0
 800163c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800163e:	4b0b      	ldr	r3, [pc, #44]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001640:	2200      	movs	r2, #0
 8001642:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001644:	4b09      	ldr	r3, [pc, #36]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001646:	220c      	movs	r2, #12
 8001648:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <MX_USART3_UART_Init+0x4c>)
 800164c:	2200      	movs	r2, #0
 800164e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001650:	4b06      	ldr	r3, [pc, #24]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001652:	2200      	movs	r2, #0
 8001654:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001656:	4805      	ldr	r0, [pc, #20]	; (800166c <MX_USART3_UART_Init+0x4c>)
 8001658:	f005 fe60 	bl	800731c <HAL_UART_Init>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001662:	f000 f953 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001666:	bf00      	nop
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	20000368 	.word	0x20000368
 8001670:	40004800 	.word	0x40004800

08001674 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800167a:	2300      	movs	r3, #0
 800167c:	607b      	str	r3, [r7, #4]
 800167e:	4b0c      	ldr	r3, [pc, #48]	; (80016b0 <MX_DMA_Init+0x3c>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a0b      	ldr	r2, [pc, #44]	; (80016b0 <MX_DMA_Init+0x3c>)
 8001684:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b09      	ldr	r3, [pc, #36]	; (80016b0 <MX_DMA_Init+0x3c>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001692:	607b      	str	r3, [r7, #4]
 8001694:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001696:	2200      	movs	r2, #0
 8001698:	2100      	movs	r1, #0
 800169a:	2038      	movs	r0, #56	; 0x38
 800169c:	f000 fde5 	bl	800226a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80016a0:	2038      	movs	r0, #56	; 0x38
 80016a2:	f000 fdfe 	bl	80022a2 <HAL_NVIC_EnableIRQ>

}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800

080016b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b08c      	sub	sp, #48	; 0x30
 80016b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ba:	f107 031c 	add.w	r3, r7, #28
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
 80016c4:	609a      	str	r2, [r3, #8]
 80016c6:	60da      	str	r2, [r3, #12]
 80016c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
 80016ce:	4b72      	ldr	r3, [pc, #456]	; (8001898 <MX_GPIO_Init+0x1e4>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	4a71      	ldr	r2, [pc, #452]	; (8001898 <MX_GPIO_Init+0x1e4>)
 80016d4:	f043 0310 	orr.w	r3, r3, #16
 80016d8:	6313      	str	r3, [r2, #48]	; 0x30
 80016da:	4b6f      	ldr	r3, [pc, #444]	; (8001898 <MX_GPIO_Init+0x1e4>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	f003 0310 	and.w	r3, r3, #16
 80016e2:	61bb      	str	r3, [r7, #24]
 80016e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	4b6b      	ldr	r3, [pc, #428]	; (8001898 <MX_GPIO_Init+0x1e4>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	4a6a      	ldr	r2, [pc, #424]	; (8001898 <MX_GPIO_Init+0x1e4>)
 80016f0:	f043 0304 	orr.w	r3, r3, #4
 80016f4:	6313      	str	r3, [r2, #48]	; 0x30
 80016f6:	4b68      	ldr	r3, [pc, #416]	; (8001898 <MX_GPIO_Init+0x1e4>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	617b      	str	r3, [r7, #20]
 8001700:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	4b64      	ldr	r3, [pc, #400]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a63      	ldr	r2, [pc, #396]	; (8001898 <MX_GPIO_Init+0x1e4>)
 800170c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b61      	ldr	r3, [pc, #388]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	4b5d      	ldr	r3, [pc, #372]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a5c      	ldr	r2, [pc, #368]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b5a      	ldr	r3, [pc, #360]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	2300      	movs	r3, #0
 800173c:	60bb      	str	r3, [r7, #8]
 800173e:	4b56      	ldr	r3, [pc, #344]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001742:	4a55      	ldr	r2, [pc, #340]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	6313      	str	r3, [r2, #48]	; 0x30
 800174a:	4b53      	ldr	r3, [pc, #332]	; (8001898 <MX_GPIO_Init+0x1e4>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	60bb      	str	r3, [r7, #8]
 8001754:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	607b      	str	r3, [r7, #4]
 800175a:	4b4f      	ldr	r3, [pc, #316]	; (8001898 <MX_GPIO_Init+0x1e4>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175e:	4a4e      	ldr	r2, [pc, #312]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001760:	f043 0308 	orr.w	r3, r3, #8
 8001764:	6313      	str	r3, [r2, #48]	; 0x30
 8001766:	4b4c      	ldr	r3, [pc, #304]	; (8001898 <MX_GPIO_Init+0x1e4>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176a:	f003 0308 	and.w	r3, r3, #8
 800176e:	607b      	str	r3, [r7, #4]
 8001770:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	2108      	movs	r1, #8
 8001776:	4849      	ldr	r0, [pc, #292]	; (800189c <MX_GPIO_Init+0x1e8>)
 8001778:	f001 fb4c 	bl	8002e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800177c:	2201      	movs	r2, #1
 800177e:	2101      	movs	r1, #1
 8001780:	4847      	ldr	r0, [pc, #284]	; (80018a0 <MX_GPIO_Init+0x1ec>)
 8001782:	f001 fb47 	bl	8002e14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001786:	2200      	movs	r2, #0
 8001788:	f24f 0110 	movw	r1, #61456	; 0xf010
 800178c:	4845      	ldr	r0, [pc, #276]	; (80018a4 <MX_GPIO_Init+0x1f0>)
 800178e:	f001 fb41 	bl	8002e14 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001792:	2308      	movs	r3, #8
 8001794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001796:	2301      	movs	r3, #1
 8001798:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2300      	movs	r3, #0
 800179c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800179e:	2300      	movs	r3, #0
 80017a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80017a2:	f107 031c 	add.w	r3, r7, #28
 80017a6:	4619      	mov	r1, r3
 80017a8:	483c      	ldr	r0, [pc, #240]	; (800189c <MX_GPIO_Init+0x1e8>)
 80017aa:	f001 f997 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80017ae:	2301      	movs	r3, #1
 80017b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b2:	2301      	movs	r3, #1
 80017b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b6:	2300      	movs	r3, #0
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ba:	2300      	movs	r3, #0
 80017bc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80017be:	f107 031c 	add.w	r3, r7, #28
 80017c2:	4619      	mov	r1, r3
 80017c4:	4836      	ldr	r0, [pc, #216]	; (80018a0 <MX_GPIO_Init+0x1ec>)
 80017c6:	f001 f989 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80017ca:	2308      	movs	r3, #8
 80017cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ce:	2302      	movs	r3, #2
 80017d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d6:	2300      	movs	r3, #0
 80017d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80017da:	2305      	movs	r3, #5
 80017dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80017de:	f107 031c 	add.w	r3, r7, #28
 80017e2:	4619      	mov	r1, r3
 80017e4:	482e      	ldr	r0, [pc, #184]	; (80018a0 <MX_GPIO_Init+0x1ec>)
 80017e6:	f001 f979 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80017ea:	2301      	movs	r3, #1
 80017ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80017ee:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80017f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f4:	2300      	movs	r3, #0
 80017f6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	4619      	mov	r1, r3
 80017fe:	482a      	ldr	r0, [pc, #168]	; (80018a8 <MX_GPIO_Init+0x1f4>)
 8001800:	f001 f96c 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001804:	2304      	movs	r3, #4
 8001806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001808:	2300      	movs	r3, #0
 800180a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001810:	f107 031c 	add.w	r3, r7, #28
 8001814:	4619      	mov	r1, r3
 8001816:	4825      	ldr	r0, [pc, #148]	; (80018ac <MX_GPIO_Init+0x1f8>)
 8001818:	f001 f960 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800181c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001820:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001822:	2302      	movs	r3, #2
 8001824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182a:	2300      	movs	r3, #0
 800182c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800182e:	2305      	movs	r3, #5
 8001830:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001832:	f107 031c 	add.w	r3, r7, #28
 8001836:	4619      	mov	r1, r3
 8001838:	481c      	ldr	r0, [pc, #112]	; (80018ac <MX_GPIO_Init+0x1f8>)
 800183a:	f001 f94f 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800183e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001842:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001844:	2301      	movs	r3, #1
 8001846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	4619      	mov	r1, r3
 8001856:	4813      	ldr	r0, [pc, #76]	; (80018a4 <MX_GPIO_Init+0x1f0>)
 8001858:	f001 f940 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800185c:	2320      	movs	r3, #32
 800185e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001860:	2300      	movs	r3, #0
 8001862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001868:	f107 031c 	add.w	r3, r7, #28
 800186c:	4619      	mov	r1, r3
 800186e:	480d      	ldr	r0, [pc, #52]	; (80018a4 <MX_GPIO_Init+0x1f0>)
 8001870:	f001 f934 	bl	8002adc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001874:	2302      	movs	r3, #2
 8001876:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001878:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800187c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001882:	f107 031c 	add.w	r3, r7, #28
 8001886:	4619      	mov	r1, r3
 8001888:	4804      	ldr	r0, [pc, #16]	; (800189c <MX_GPIO_Init+0x1e8>)
 800188a:	f001 f927 	bl	8002adc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800188e:	bf00      	nop
 8001890:	3730      	adds	r7, #48	; 0x30
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	40023800 	.word	0x40023800
 800189c:	40021000 	.word	0x40021000
 80018a0:	40020800 	.word	0x40020800
 80018a4:	40020c00 	.word	0x40020c00
 80018a8:	40020000 	.word	0x40020000
 80018ac:	40020400 	.word	0x40020400

080018b0 <HAL_SPI_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef * hspi){
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af04      	add	r7, sp, #16
 80018b6:	6078      	str	r0, [r7, #4]
    if(hspi->Instance == SPI1) {
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4a0b      	ldr	r2, [pc, #44]	; (80018ec <HAL_SPI_RxCpltCallback+0x3c>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d10b      	bne.n	80018da <HAL_SPI_RxCpltCallback+0x2a>
        // Process data from USART1
    	//printData(&sensorData1);
//    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13); //orange
//    	HAL_UART_Transmit(&huart3, rx_data1, 1, 100);
//    	HAL_SPI_Receive_IT(&hspi1, rx_data1, 1);
    	processSPIData(hspi, &sensorData1, rx_data1, &uartState1, &timestampBuffer1, &dataBuffer1, &dataIndex1);
 80018c2:	4b0b      	ldr	r3, [pc, #44]	; (80018f0 <HAL_SPI_RxCpltCallback+0x40>)
 80018c4:	9302      	str	r3, [sp, #8]
 80018c6:	4b0b      	ldr	r3, [pc, #44]	; (80018f4 <HAL_SPI_RxCpltCallback+0x44>)
 80018c8:	9301      	str	r3, [sp, #4]
 80018ca:	4b0b      	ldr	r3, [pc, #44]	; (80018f8 <HAL_SPI_RxCpltCallback+0x48>)
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	4b0b      	ldr	r3, [pc, #44]	; (80018fc <HAL_SPI_RxCpltCallback+0x4c>)
 80018d0:	4a0b      	ldr	r2, [pc, #44]	; (8001900 <HAL_SPI_RxCpltCallback+0x50>)
 80018d2:	490c      	ldr	r1, [pc, #48]	; (8001904 <HAL_SPI_RxCpltCallback+0x54>)
 80018d4:	6878      	ldr	r0, [r7, #4]
 80018d6:	f7ff fae5 	bl	8000ea4 <processSPIData>
//    if(test_data_count == 1){
//    	test_data_count = 0;
////    	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13); //orange
//
//    }
    HAL_SPI_Receive_DMA(&hspi1, rx_data1, 1);
 80018da:	2201      	movs	r2, #1
 80018dc:	4908      	ldr	r1, [pc, #32]	; (8001900 <HAL_SPI_RxCpltCallback+0x50>)
 80018de:	480a      	ldr	r0, [pc, #40]	; (8001908 <HAL_SPI_RxCpltCallback+0x58>)
 80018e0:	f005 f814 	bl	800690c <HAL_SPI_Receive_DMA>


//    HAL_SPI_Receive_IT(&hspi1, (uint8_t*)&sensorData1, sizeof(sensorData1));

}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	40013000 	.word	0x40013000
 80018f0:	200003e0 	.word	0x200003e0
 80018f4:	200003d8 	.word	0x200003d8
 80018f8:	200003d4 	.word	0x200003d4
 80018fc:	200003d0 	.word	0x200003d0
 8001900:	200003b0 	.word	0x200003b0
 8001904:	200003b8 	.word	0x200003b8
 8001908:	200002b0 	.word	0x200002b0

0800190c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001910:	b672      	cpsid	i
}
 8001912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001914:	e7fe      	b.n	8001914 <Error_Handler+0x8>
	...

08001918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191e:	2300      	movs	r3, #0
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	4b10      	ldr	r3, [pc, #64]	; (8001964 <HAL_MspInit+0x4c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001926:	4a0f      	ldr	r2, [pc, #60]	; (8001964 <HAL_MspInit+0x4c>)
 8001928:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800192c:	6453      	str	r3, [r2, #68]	; 0x44
 800192e:	4b0d      	ldr	r3, [pc, #52]	; (8001964 <HAL_MspInit+0x4c>)
 8001930:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001936:	607b      	str	r3, [r7, #4]
 8001938:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	603b      	str	r3, [r7, #0]
 800193e:	4b09      	ldr	r3, [pc, #36]	; (8001964 <HAL_MspInit+0x4c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001942:	4a08      	ldr	r2, [pc, #32]	; (8001964 <HAL_MspInit+0x4c>)
 8001944:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001948:	6413      	str	r3, [r2, #64]	; 0x40
 800194a:	4b06      	ldr	r3, [pc, #24]	; (8001964 <HAL_MspInit+0x4c>)
 800194c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001952:	603b      	str	r3, [r7, #0]
 8001954:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001956:	2007      	movs	r0, #7
 8001958:	f000 fc7c 	bl	8002254 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40023800 	.word	0x40023800

08001968 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a19      	ldr	r2, [pc, #100]	; (80019ec <HAL_I2C_MspInit+0x84>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d12c      	bne.n	80019e4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_I2C_MspInit+0x88>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a17      	ldr	r2, [pc, #92]	; (80019f0 <HAL_I2C_MspInit+0x88>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_I2C_MspInit+0x88>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80019a6:	f44f 7310 	mov.w	r3, #576	; 0x240
 80019aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019ac:	2312      	movs	r3, #18
 80019ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019b0:	2301      	movs	r3, #1
 80019b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b4:	2300      	movs	r3, #0
 80019b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019b8:	2304      	movs	r3, #4
 80019ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	480c      	ldr	r0, [pc, #48]	; (80019f4 <HAL_I2C_MspInit+0x8c>)
 80019c4:	f001 f88a 	bl	8002adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c8:	2300      	movs	r3, #0
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	4b08      	ldr	r3, [pc, #32]	; (80019f0 <HAL_I2C_MspInit+0x88>)
 80019ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d0:	4a07      	ldr	r2, [pc, #28]	; (80019f0 <HAL_I2C_MspInit+0x88>)
 80019d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019d6:	6413      	str	r3, [r2, #64]	; 0x40
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <HAL_I2C_MspInit+0x88>)
 80019da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019e4:	bf00      	nop
 80019e6:	3728      	adds	r7, #40	; 0x28
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40005400 	.word	0x40005400
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020400 	.word	0x40020400

080019f8 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08e      	sub	sp, #56	; 0x38
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a31      	ldr	r2, [pc, #196]	; (8001ae8 <HAL_I2S_MspInit+0xf0>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d15a      	bne.n	8001ade <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001a2c:	23c0      	movs	r3, #192	; 0xc0
 8001a2e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001a30:	2302      	movs	r3, #2
 8001a32:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a34:	f107 0314 	add.w	r3, r7, #20
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f004 fd9b 	bl	8006574 <HAL_RCCEx_PeriphCLKConfig>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d001      	beq.n	8001a48 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001a44:	f7ff ff62 	bl	800190c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a48:	2300      	movs	r3, #0
 8001a4a:	613b      	str	r3, [r7, #16]
 8001a4c:	4b27      	ldr	r3, [pc, #156]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a50:	4a26      	ldr	r2, [pc, #152]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a56:	6413      	str	r3, [r2, #64]	; 0x40
 8001a58:	4b24      	ldr	r3, [pc, #144]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a60:	613b      	str	r3, [r7, #16]
 8001a62:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	4b20      	ldr	r3, [pc, #128]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6c:	4a1f      	ldr	r2, [pc, #124]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a6e:	f043 0301 	orr.w	r3, r3, #1
 8001a72:	6313      	str	r3, [r2, #48]	; 0x30
 8001a74:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	f003 0301 	and.w	r3, r3, #1
 8001a7c:	60fb      	str	r3, [r7, #12]
 8001a7e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a80:	2300      	movs	r3, #0
 8001a82:	60bb      	str	r3, [r7, #8]
 8001a84:	4b19      	ldr	r3, [pc, #100]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a88:	4a18      	ldr	r2, [pc, #96]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a8a:	f043 0304 	orr.w	r3, r3, #4
 8001a8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001a90:	4b16      	ldr	r3, [pc, #88]	; (8001aec <HAL_I2S_MspInit+0xf4>)
 8001a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a94:	f003 0304 	and.w	r3, r3, #4
 8001a98:	60bb      	str	r3, [r7, #8]
 8001a9a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001a9c:	2310      	movs	r3, #16
 8001a9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001aac:	2306      	movs	r3, #6
 8001aae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	480e      	ldr	r0, [pc, #56]	; (8001af0 <HAL_I2S_MspInit+0xf8>)
 8001ab8:	f001 f810 	bl	8002adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001abc:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001ac0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aca:	2300      	movs	r3, #0
 8001acc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ace:	2306      	movs	r3, #6
 8001ad0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4806      	ldr	r0, [pc, #24]	; (8001af4 <HAL_I2S_MspInit+0xfc>)
 8001ada:	f000 ffff 	bl	8002adc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001ade:	bf00      	nop
 8001ae0:	3738      	adds	r7, #56	; 0x38
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40003c00 	.word	0x40003c00
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000
 8001af4:	40020800 	.word	0x40020800

08001af8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b08a      	sub	sp, #40	; 0x28
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	2200      	movs	r2, #0
 8001b06:	601a      	str	r2, [r3, #0]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
 8001b0c:	60da      	str	r2, [r3, #12]
 8001b0e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a34      	ldr	r2, [pc, #208]	; (8001be8 <HAL_SPI_MspInit+0xf0>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d161      	bne.n	8001bde <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b33      	ldr	r3, [pc, #204]	; (8001bec <HAL_SPI_MspInit+0xf4>)
 8001b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b22:	4a32      	ldr	r2, [pc, #200]	; (8001bec <HAL_SPI_MspInit+0xf4>)
 8001b24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001b28:	6453      	str	r3, [r2, #68]	; 0x44
 8001b2a:	4b30      	ldr	r3, [pc, #192]	; (8001bec <HAL_SPI_MspInit+0xf4>)
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b2c      	ldr	r3, [pc, #176]	; (8001bec <HAL_SPI_MspInit+0xf4>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a2b      	ldr	r2, [pc, #172]	; (8001bec <HAL_SPI_MspInit+0xf4>)
 8001b40:	f043 0301 	orr.w	r3, r3, #1
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b29      	ldr	r3, [pc, #164]	; (8001bec <HAL_SPI_MspInit+0xf4>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0301 	and.w	r3, r3, #1
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001b52:	23e0      	movs	r3, #224	; 0xe0
 8001b54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b56:	2302      	movs	r3, #2
 8001b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b62:	2305      	movs	r3, #5
 8001b64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b66:	f107 0314 	add.w	r3, r7, #20
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4820      	ldr	r0, [pc, #128]	; (8001bf0 <HAL_SPI_MspInit+0xf8>)
 8001b6e:	f000 ffb5 	bl	8002adc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001b72:	4b20      	ldr	r3, [pc, #128]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b74:	4a20      	ldr	r2, [pc, #128]	; (8001bf8 <HAL_SPI_MspInit+0x100>)
 8001b76:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001b78:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b7a:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001b7e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b80:	4b1c      	ldr	r3, [pc, #112]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b86:	4b1b      	ldr	r3, [pc, #108]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b8c:	4b19      	ldr	r3, [pc, #100]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b92:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b94:	4b17      	ldr	r3, [pc, #92]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b9a:	4b16      	ldr	r3, [pc, #88]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001ba0:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001bb2:	4810      	ldr	r0, [pc, #64]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001bb4:	f000 fb90 	bl	80022d8 <HAL_DMA_Init>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8001bbe:	f7ff fea5 	bl	800190c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a0b      	ldr	r2, [pc, #44]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001bc6:	64da      	str	r2, [r3, #76]	; 0x4c
 8001bc8:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <HAL_SPI_MspInit+0xfc>)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	2023      	movs	r0, #35	; 0x23
 8001bd4:	f000 fb49 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001bd8:	2023      	movs	r0, #35	; 0x23
 8001bda:	f000 fb62 	bl	80022a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001bde:	bf00      	nop
 8001be0:	3728      	adds	r7, #40	; 0x28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40013000 	.word	0x40013000
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	40020000 	.word	0x40020000
 8001bf4:	20000308 	.word	0x20000308
 8001bf8:	40026410 	.word	0x40026410

08001bfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08a      	sub	sp, #40	; 0x28
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0314 	add.w	r3, r7, #20
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4a2d      	ldr	r2, [pc, #180]	; (8001cd0 <HAL_UART_MspInit+0xd4>)
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d153      	bne.n	8001cc6 <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	613b      	str	r3, [r7, #16]
 8001c22:	4b2c      	ldr	r3, [pc, #176]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	4a2b      	ldr	r2, [pc, #172]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b29      	ldr	r3, [pc, #164]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	4b25      	ldr	r3, [pc, #148]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	4a24      	ldr	r2, [pc, #144]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c44:	f043 0302 	orr.w	r3, r3, #2
 8001c48:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4a:	4b22      	ldr	r3, [pc, #136]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4e:	f003 0302 	and.w	r3, r3, #2
 8001c52:	60fb      	str	r3, [r7, #12]
 8001c54:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	4b1e      	ldr	r3, [pc, #120]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5e:	4a1d      	ldr	r2, [pc, #116]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c60:	f043 0308 	orr.w	r3, r3, #8
 8001c64:	6313      	str	r3, [r2, #48]	; 0x30
 8001c66:	4b1b      	ldr	r3, [pc, #108]	; (8001cd4 <HAL_UART_MspInit+0xd8>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	f003 0308 	and.w	r3, r3, #8
 8001c6e:	60bb      	str	r3, [r7, #8]
 8001c70:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c80:	2303      	movs	r3, #3
 8001c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c84:	2307      	movs	r3, #7
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4812      	ldr	r0, [pc, #72]	; (8001cd8 <HAL_UART_MspInit+0xdc>)
 8001c90:	f000 ff24 	bl	8002adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ca6:	2307      	movs	r3, #7
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480a      	ldr	r0, [pc, #40]	; (8001cdc <HAL_UART_MspInit+0xe0>)
 8001cb2:	f000 ff13 	bl	8002adc <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	2100      	movs	r1, #0
 8001cba:	2027      	movs	r0, #39	; 0x27
 8001cbc:	f000 fad5 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001cc0:	2027      	movs	r0, #39	; 0x27
 8001cc2:	f000 faee 	bl	80022a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001cc6:	bf00      	nop
 8001cc8:	3728      	adds	r7, #40	; 0x28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40004800 	.word	0x40004800
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	40020400 	.word	0x40020400
 8001cdc:	40020c00 	.word	0x40020c00

08001ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ce4:	e7fe      	b.n	8001ce4 <NMI_Handler+0x4>

08001ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ce6:	b480      	push	{r7}
 8001ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cea:	e7fe      	b.n	8001cea <HardFault_Handler+0x4>

08001cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cf0:	e7fe      	b.n	8001cf0 <MemManage_Handler+0x4>

08001cf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cf2:	b480      	push	{r7}
 8001cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cf6:	e7fe      	b.n	8001cf6 <BusFault_Handler+0x4>

08001cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cfc:	e7fe      	b.n	8001cfc <UsageFault_Handler+0x4>

08001cfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr

08001d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d2c:	f000 f97e 	bl	800202c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001d38:	4802      	ldr	r0, [pc, #8]	; (8001d44 <SPI1_IRQHandler+0x10>)
 8001d3a:	f004 ffa5 	bl	8006c88 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	200002b0 	.word	0x200002b0

08001d48 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001d4c:	4802      	ldr	r0, [pc, #8]	; (8001d58 <USART3_IRQHandler+0x10>)
 8001d4e:	f005 fbc1 	bl	80074d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001d52:	bf00      	nop
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	20000368 	.word	0x20000368

08001d5c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001d60:	4802      	ldr	r0, [pc, #8]	; (8001d6c <DMA2_Stream0_IRQHandler+0x10>)
 8001d62:	f000 fc51 	bl	8002608 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	20000308 	.word	0x20000308

08001d70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001d74:	4802      	ldr	r0, [pc, #8]	; (8001d80 <OTG_FS_IRQHandler+0x10>)
 8001d76:	f001 fb47 	bl	8003408 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	200007cc 	.word	0x200007cc

08001d84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return 1;
 8001d88:	2301      	movs	r3, #1
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d92:	4770      	bx	lr

08001d94 <_kill>:

int _kill(int pid, int sig)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d9e:	f00a fe71 	bl	800ca84 <__errno>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2216      	movs	r2, #22
 8001da6:	601a      	str	r2, [r3, #0]
  return -1;
 8001da8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <_exit>:

void _exit (int status)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f7ff ffe7 	bl	8001d94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dc6:	e7fe      	b.n	8001dc6 <_exit+0x12>

08001dc8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b086      	sub	sp, #24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	617b      	str	r3, [r7, #20]
 8001dd8:	e00a      	b.n	8001df0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dda:	f3af 8000 	nop.w
 8001dde:	4601      	mov	r1, r0
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	1c5a      	adds	r2, r3, #1
 8001de4:	60ba      	str	r2, [r7, #8]
 8001de6:	b2ca      	uxtb	r2, r1
 8001de8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	697b      	ldr	r3, [r7, #20]
 8001dec:	3301      	adds	r3, #1
 8001dee:	617b      	str	r3, [r7, #20]
 8001df0:	697a      	ldr	r2, [r7, #20]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	dbf0      	blt.n	8001dda <_read+0x12>
  }

  return len;
 8001df8:	687b      	ldr	r3, [r7, #4]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b086      	sub	sp, #24
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e0e:	2300      	movs	r3, #0
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	e009      	b.n	8001e28 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	60ba      	str	r2, [r7, #8]
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	3301      	adds	r3, #1
 8001e26:	617b      	str	r3, [r7, #20]
 8001e28:	697a      	ldr	r2, [r7, #20]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	429a      	cmp	r2, r3
 8001e2e:	dbf1      	blt.n	8001e14 <_write+0x12>
  }
  return len;
 8001e30:	687b      	ldr	r3, [r7, #4]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3718      	adds	r7, #24
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}

08001e3a <_close>:

int _close(int file)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	b083      	sub	sp, #12
 8001e3e:	af00      	add	r7, sp, #0
 8001e40:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	370c      	adds	r7, #12
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e52:	b480      	push	{r7}
 8001e54:	b083      	sub	sp, #12
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
 8001e5a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e62:	605a      	str	r2, [r3, #4]
  return 0;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <_isatty>:

int _isatty(int file)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e7a:	2301      	movs	r3, #1
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b085      	sub	sp, #20
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3714      	adds	r7, #20
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
	...

08001ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b086      	sub	sp, #24
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eac:	4a14      	ldr	r2, [pc, #80]	; (8001f00 <_sbrk+0x5c>)
 8001eae:	4b15      	ldr	r3, [pc, #84]	; (8001f04 <_sbrk+0x60>)
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eb8:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <_sbrk+0x64>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d102      	bne.n	8001ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec0:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <_sbrk+0x64>)
 8001ec2:	4a12      	ldr	r2, [pc, #72]	; (8001f0c <_sbrk+0x68>)
 8001ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ec6:	4b10      	ldr	r3, [pc, #64]	; (8001f08 <_sbrk+0x64>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	693a      	ldr	r2, [r7, #16]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d207      	bcs.n	8001ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ed4:	f00a fdd6 	bl	800ca84 <__errno>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	220c      	movs	r2, #12
 8001edc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ede:	f04f 33ff 	mov.w	r3, #4294967295
 8001ee2:	e009      	b.n	8001ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ee4:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <_sbrk+0x64>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eea:	4b07      	ldr	r3, [pc, #28]	; (8001f08 <_sbrk+0x64>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4413      	add	r3, r2
 8001ef2:	4a05      	ldr	r2, [pc, #20]	; (8001f08 <_sbrk+0x64>)
 8001ef4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20020000 	.word	0x20020000
 8001f04:	00000400 	.word	0x00000400
 8001f08:	200003e8 	.word	0x200003e8
 8001f0c:	20000cf8 	.word	0x20000cf8

08001f10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f10:	b480      	push	{r7}
 8001f12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f14:	4b06      	ldr	r3, [pc, #24]	; (8001f30 <SystemInit+0x20>)
 8001f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f1a:	4a05      	ldr	r2, [pc, #20]	; (8001f30 <SystemInit+0x20>)
 8001f1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f24:	bf00      	nop
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	e000ed00 	.word	0xe000ed00

08001f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f6c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001f38:	f7ff ffea 	bl	8001f10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f3c:	480c      	ldr	r0, [pc, #48]	; (8001f70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001f3e:	490d      	ldr	r1, [pc, #52]	; (8001f74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001f40:	4a0d      	ldr	r2, [pc, #52]	; (8001f78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f44:	e002      	b.n	8001f4c <LoopCopyDataInit>

08001f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4a:	3304      	adds	r3, #4

08001f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f50:	d3f9      	bcc.n	8001f46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f52:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f54:	4c0a      	ldr	r4, [pc, #40]	; (8001f80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f58:	e001      	b.n	8001f5e <LoopFillZerobss>

08001f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f5c:	3204      	adds	r2, #4

08001f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f60:	d3fb      	bcc.n	8001f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f62:	f00a fd95 	bl	800ca90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f66:	f7ff fa41 	bl	80013ec <main>
  bx  lr    
 8001f6a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f6c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f74:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 8001f78:	0800eecc 	.word	0x0800eecc
  ldr r2, =_sbss
 8001f7c:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8001f80:	20000cf8 	.word	0x20000cf8

08001f84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f84:	e7fe      	b.n	8001f84 <ADC_IRQHandler>
	...

08001f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f8c:	4b0e      	ldr	r3, [pc, #56]	; (8001fc8 <HAL_Init+0x40>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a0d      	ldr	r2, [pc, #52]	; (8001fc8 <HAL_Init+0x40>)
 8001f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f98:	4b0b      	ldr	r3, [pc, #44]	; (8001fc8 <HAL_Init+0x40>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <HAL_Init+0x40>)
 8001f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fa4:	4b08      	ldr	r3, [pc, #32]	; (8001fc8 <HAL_Init+0x40>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a07      	ldr	r2, [pc, #28]	; (8001fc8 <HAL_Init+0x40>)
 8001faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb0:	2003      	movs	r0, #3
 8001fb2:	f000 f94f 	bl	8002254 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f000 f808 	bl	8001fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fbc:	f7ff fcac 	bl	8001918 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc0:	2300      	movs	r3, #0
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40023c00 	.word	0x40023c00

08001fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b082      	sub	sp, #8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fd4:	4b12      	ldr	r3, [pc, #72]	; (8002020 <HAL_InitTick+0x54>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b12      	ldr	r3, [pc, #72]	; (8002024 <HAL_InitTick+0x58>)
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fea:	4618      	mov	r0, r3
 8001fec:	f000 f967 	bl	80022be <HAL_SYSTICK_Config>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e00e      	b.n	8002018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b0f      	cmp	r3, #15
 8001ffe:	d80a      	bhi.n	8002016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002000:	2200      	movs	r2, #0
 8002002:	6879      	ldr	r1, [r7, #4]
 8002004:	f04f 30ff 	mov.w	r0, #4294967295
 8002008:	f000 f92f 	bl	800226a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800200c:	4a06      	ldr	r2, [pc, #24]	; (8002028 <HAL_InitTick+0x5c>)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002012:	2300      	movs	r3, #0
 8002014:	e000      	b.n	8002018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	20000000 	.word	0x20000000
 8002024:	20000008 	.word	0x20000008
 8002028:	20000004 	.word	0x20000004

0800202c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002030:	4b06      	ldr	r3, [pc, #24]	; (800204c <HAL_IncTick+0x20>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	461a      	mov	r2, r3
 8002036:	4b06      	ldr	r3, [pc, #24]	; (8002050 <HAL_IncTick+0x24>)
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4413      	add	r3, r2
 800203c:	4a04      	ldr	r2, [pc, #16]	; (8002050 <HAL_IncTick+0x24>)
 800203e:	6013      	str	r3, [r2, #0]
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	20000008 	.word	0x20000008
 8002050:	200003ec 	.word	0x200003ec

08002054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
  return uwTick;
 8002058:	4b03      	ldr	r3, [pc, #12]	; (8002068 <HAL_GetTick+0x14>)
 800205a:	681b      	ldr	r3, [r3, #0]
}
 800205c:	4618      	mov	r0, r3
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	200003ec 	.word	0x200003ec

0800206c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002074:	f7ff ffee 	bl	8002054 <HAL_GetTick>
 8002078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002084:	d005      	beq.n	8002092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002086:	4b0a      	ldr	r3, [pc, #40]	; (80020b0 <HAL_Delay+0x44>)
 8002088:	781b      	ldrb	r3, [r3, #0]
 800208a:	461a      	mov	r2, r3
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	4413      	add	r3, r2
 8002090:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002092:	bf00      	nop
 8002094:	f7ff ffde 	bl	8002054 <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	429a      	cmp	r2, r3
 80020a2:	d8f7      	bhi.n	8002094 <HAL_Delay+0x28>
  {
  }
}
 80020a4:	bf00      	nop
 80020a6:	bf00      	nop
 80020a8:	3710      	adds	r7, #16
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000008 	.word	0x20000008

080020b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b085      	sub	sp, #20
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f003 0307 	and.w	r3, r3, #7
 80020c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020c4:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020ca:	68ba      	ldr	r2, [r7, #8]
 80020cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020d0:	4013      	ands	r3, r2
 80020d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020e6:	4a04      	ldr	r2, [pc, #16]	; (80020f8 <__NVIC_SetPriorityGrouping+0x44>)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	60d3      	str	r3, [r2, #12]
}
 80020ec:	bf00      	nop
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr
 80020f8:	e000ed00 	.word	0xe000ed00

080020fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002100:	4b04      	ldr	r3, [pc, #16]	; (8002114 <__NVIC_GetPriorityGrouping+0x18>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	0a1b      	lsrs	r3, r3, #8
 8002106:	f003 0307 	and.w	r3, r3, #7
}
 800210a:	4618      	mov	r0, r3
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	e000ed00 	.word	0xe000ed00

08002118 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002118:	b480      	push	{r7}
 800211a:	b083      	sub	sp, #12
 800211c:	af00      	add	r7, sp, #0
 800211e:	4603      	mov	r3, r0
 8002120:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002122:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002126:	2b00      	cmp	r3, #0
 8002128:	db0b      	blt.n	8002142 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	f003 021f 	and.w	r2, r3, #31
 8002130:	4907      	ldr	r1, [pc, #28]	; (8002150 <__NVIC_EnableIRQ+0x38>)
 8002132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002136:	095b      	lsrs	r3, r3, #5
 8002138:	2001      	movs	r0, #1
 800213a:	fa00 f202 	lsl.w	r2, r0, r2
 800213e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000e100 	.word	0xe000e100

08002154 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	6039      	str	r1, [r7, #0]
 800215e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002164:	2b00      	cmp	r3, #0
 8002166:	db0a      	blt.n	800217e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	b2da      	uxtb	r2, r3
 800216c:	490c      	ldr	r1, [pc, #48]	; (80021a0 <__NVIC_SetPriority+0x4c>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	0112      	lsls	r2, r2, #4
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	440b      	add	r3, r1
 8002178:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800217c:	e00a      	b.n	8002194 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	b2da      	uxtb	r2, r3
 8002182:	4908      	ldr	r1, [pc, #32]	; (80021a4 <__NVIC_SetPriority+0x50>)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	f003 030f 	and.w	r3, r3, #15
 800218a:	3b04      	subs	r3, #4
 800218c:	0112      	lsls	r2, r2, #4
 800218e:	b2d2      	uxtb	r2, r2
 8002190:	440b      	add	r3, r1
 8002192:	761a      	strb	r2, [r3, #24]
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	e000e100 	.word	0xe000e100
 80021a4:	e000ed00 	.word	0xe000ed00

080021a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b089      	sub	sp, #36	; 0x24
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	60f8      	str	r0, [r7, #12]
 80021b0:	60b9      	str	r1, [r7, #8]
 80021b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f003 0307 	and.w	r3, r3, #7
 80021ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	f1c3 0307 	rsb	r3, r3, #7
 80021c2:	2b04      	cmp	r3, #4
 80021c4:	bf28      	it	cs
 80021c6:	2304      	movcs	r3, #4
 80021c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	3304      	adds	r3, #4
 80021ce:	2b06      	cmp	r3, #6
 80021d0:	d902      	bls.n	80021d8 <NVIC_EncodePriority+0x30>
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3b03      	subs	r3, #3
 80021d6:	e000      	b.n	80021da <NVIC_EncodePriority+0x32>
 80021d8:	2300      	movs	r3, #0
 80021da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021dc:	f04f 32ff 	mov.w	r2, #4294967295
 80021e0:	69bb      	ldr	r3, [r7, #24]
 80021e2:	fa02 f303 	lsl.w	r3, r2, r3
 80021e6:	43da      	mvns	r2, r3
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	401a      	ands	r2, r3
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f0:	f04f 31ff 	mov.w	r1, #4294967295
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa01 f303 	lsl.w	r3, r1, r3
 80021fa:	43d9      	mvns	r1, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002200:	4313      	orrs	r3, r2
         );
}
 8002202:	4618      	mov	r0, r3
 8002204:	3724      	adds	r7, #36	; 0x24
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr
	...

08002210 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b082      	sub	sp, #8
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3b01      	subs	r3, #1
 800221c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002220:	d301      	bcc.n	8002226 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002222:	2301      	movs	r3, #1
 8002224:	e00f      	b.n	8002246 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002226:	4a0a      	ldr	r2, [pc, #40]	; (8002250 <SysTick_Config+0x40>)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3b01      	subs	r3, #1
 800222c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800222e:	210f      	movs	r1, #15
 8002230:	f04f 30ff 	mov.w	r0, #4294967295
 8002234:	f7ff ff8e 	bl	8002154 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002238:	4b05      	ldr	r3, [pc, #20]	; (8002250 <SysTick_Config+0x40>)
 800223a:	2200      	movs	r2, #0
 800223c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223e:	4b04      	ldr	r3, [pc, #16]	; (8002250 <SysTick_Config+0x40>)
 8002240:	2207      	movs	r2, #7
 8002242:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002244:	2300      	movs	r3, #0
}
 8002246:	4618      	mov	r0, r3
 8002248:	3708      	adds	r7, #8
 800224a:	46bd      	mov	sp, r7
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	e000e010 	.word	0xe000e010

08002254 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	f7ff ff29 	bl	80020b4 <__NVIC_SetPriorityGrouping>
}
 8002262:	bf00      	nop
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}

0800226a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800226a:	b580      	push	{r7, lr}
 800226c:	b086      	sub	sp, #24
 800226e:	af00      	add	r7, sp, #0
 8002270:	4603      	mov	r3, r0
 8002272:	60b9      	str	r1, [r7, #8]
 8002274:	607a      	str	r2, [r7, #4]
 8002276:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002278:	2300      	movs	r3, #0
 800227a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800227c:	f7ff ff3e 	bl	80020fc <__NVIC_GetPriorityGrouping>
 8002280:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002282:	687a      	ldr	r2, [r7, #4]
 8002284:	68b9      	ldr	r1, [r7, #8]
 8002286:	6978      	ldr	r0, [r7, #20]
 8002288:	f7ff ff8e 	bl	80021a8 <NVIC_EncodePriority>
 800228c:	4602      	mov	r2, r0
 800228e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002292:	4611      	mov	r1, r2
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff5d 	bl	8002154 <__NVIC_SetPriority>
}
 800229a:	bf00      	nop
 800229c:	3718      	adds	r7, #24
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	4603      	mov	r3, r0
 80022aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f7ff ff31 	bl	8002118 <__NVIC_EnableIRQ>
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022be:	b580      	push	{r7, lr}
 80022c0:	b082      	sub	sp, #8
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022c6:	6878      	ldr	r0, [r7, #4]
 80022c8:	f7ff ffa2 	bl	8002210 <SysTick_Config>
 80022cc:	4603      	mov	r3, r0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
	...

080022d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022e4:	f7ff feb6 	bl	8002054 <HAL_GetTick>
 80022e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e099      	b.n	8002428 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2202      	movs	r2, #2
 80022f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f022 0201 	bic.w	r2, r2, #1
 8002312:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002314:	e00f      	b.n	8002336 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002316:	f7ff fe9d 	bl	8002054 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b05      	cmp	r3, #5
 8002322:	d908      	bls.n	8002336 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2220      	movs	r2, #32
 8002328:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2203      	movs	r2, #3
 800232e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002332:	2303      	movs	r3, #3
 8002334:	e078      	b.n	8002428 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e8      	bne.n	8002316 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	4b38      	ldr	r3, [pc, #224]	; (8002430 <HAL_DMA_Init+0x158>)
 8002350:	4013      	ands	r3, r2
 8002352:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685a      	ldr	r2, [r3, #4]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002362:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691b      	ldr	r3, [r3, #16]
 8002368:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800237a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6a1b      	ldr	r3, [r3, #32]
 8002380:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	4313      	orrs	r3, r2
 8002386:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800238c:	2b04      	cmp	r3, #4
 800238e:	d107      	bne.n	80023a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002398:	4313      	orrs	r3, r2
 800239a:	697a      	ldr	r2, [r7, #20]
 800239c:	4313      	orrs	r3, r2
 800239e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	697a      	ldr	r2, [r7, #20]
 80023a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	695b      	ldr	r3, [r3, #20]
 80023ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	f023 0307 	bic.w	r3, r3, #7
 80023b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023bc:	697a      	ldr	r2, [r7, #20]
 80023be:	4313      	orrs	r3, r2
 80023c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	2b04      	cmp	r3, #4
 80023c8:	d117      	bne.n	80023fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ce:	697a      	ldr	r2, [r7, #20]
 80023d0:	4313      	orrs	r3, r2
 80023d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d00e      	beq.n	80023fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f000 fb01 	bl	80029e4 <DMA_CheckFifoParam>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d008      	beq.n	80023fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2240      	movs	r2, #64	; 0x40
 80023ec:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2201      	movs	r2, #1
 80023f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80023f6:	2301      	movs	r3, #1
 80023f8:	e016      	b.n	8002428 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f000 fab8 	bl	8002978 <DMA_CalcBaseAndBitshift>
 8002408:	4603      	mov	r3, r0
 800240a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002410:	223f      	movs	r2, #63	; 0x3f
 8002412:	409a      	lsls	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2201      	movs	r2, #1
 8002422:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	4618      	mov	r0, r3
 800242a:	3718      	adds	r7, #24
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	f010803f 	.word	0xf010803f

08002434 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800244a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002452:	2b01      	cmp	r3, #1
 8002454:	d101      	bne.n	800245a <HAL_DMA_Start_IT+0x26>
 8002456:	2302      	movs	r3, #2
 8002458:	e040      	b.n	80024dc <HAL_DMA_Start_IT+0xa8>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	2201      	movs	r2, #1
 800245e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002468:	b2db      	uxtb	r3, r3
 800246a:	2b01      	cmp	r3, #1
 800246c:	d12f      	bne.n	80024ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	2202      	movs	r2, #2
 8002472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	2200      	movs	r2, #0
 800247a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	687a      	ldr	r2, [r7, #4]
 8002480:	68b9      	ldr	r1, [r7, #8]
 8002482:	68f8      	ldr	r0, [r7, #12]
 8002484:	f000 fa4a 	bl	800291c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800248c:	223f      	movs	r2, #63	; 0x3f
 800248e:	409a      	lsls	r2, r3
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f042 0216 	orr.w	r2, r2, #22
 80024a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d007      	beq.n	80024bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f042 0208 	orr.w	r2, r2, #8
 80024ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f042 0201 	orr.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
 80024cc:	e005      	b.n	80024da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80024d6:	2302      	movs	r3, #2
 80024d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80024da:	7dfb      	ldrb	r3, [r7, #23]
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3718      	adds	r7, #24
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80024f2:	f7ff fdaf 	bl	8002054 <HAL_GetTick>
 80024f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b02      	cmp	r3, #2
 8002502:	d008      	beq.n	8002516 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2280      	movs	r2, #128	; 0x80
 8002508:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e052      	b.n	80025bc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f022 0216 	bic.w	r2, r2, #22
 8002524:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	695a      	ldr	r2, [r3, #20]
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002534:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	2b00      	cmp	r3, #0
 800253c:	d103      	bne.n	8002546 <HAL_DMA_Abort+0x62>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002542:	2b00      	cmp	r3, #0
 8002544:	d007      	beq.n	8002556 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 0208 	bic.w	r2, r2, #8
 8002554:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f022 0201 	bic.w	r2, r2, #1
 8002564:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002566:	e013      	b.n	8002590 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002568:	f7ff fd74 	bl	8002054 <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	68bb      	ldr	r3, [r7, #8]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b05      	cmp	r3, #5
 8002574:	d90c      	bls.n	8002590 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2220      	movs	r2, #32
 800257a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2203      	movs	r2, #3
 8002580:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800258c:	2303      	movs	r3, #3
 800258e:	e015      	b.n	80025bc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d1e4      	bne.n	8002568 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025a2:	223f      	movs	r2, #63	; 0x3f
 80025a4:	409a      	lsls	r2, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2201      	movs	r2, #1
 80025ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2200      	movs	r2, #0
 80025b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80025ba:	2300      	movs	r3, #0
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d004      	beq.n	80025e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2280      	movs	r2, #128	; 0x80
 80025dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e00c      	b.n	80025fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2205      	movs	r2, #5
 80025e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f022 0201 	bic.w	r2, r2, #1
 80025f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002610:	2300      	movs	r3, #0
 8002612:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002614:	4b8e      	ldr	r3, [pc, #568]	; (8002850 <HAL_DMA_IRQHandler+0x248>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a8e      	ldr	r2, [pc, #568]	; (8002854 <HAL_DMA_IRQHandler+0x24c>)
 800261a:	fba2 2303 	umull	r2, r3, r2, r3
 800261e:	0a9b      	lsrs	r3, r3, #10
 8002620:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002626:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002632:	2208      	movs	r2, #8
 8002634:	409a      	lsls	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	4013      	ands	r3, r2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01a      	beq.n	8002674 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0304 	and.w	r3, r3, #4
 8002648:	2b00      	cmp	r3, #0
 800264a:	d013      	beq.n	8002674 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 0204 	bic.w	r2, r2, #4
 800265a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002660:	2208      	movs	r2, #8
 8002662:	409a      	lsls	r2, r3
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800266c:	f043 0201 	orr.w	r2, r3, #1
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002678:	2201      	movs	r2, #1
 800267a:	409a      	lsls	r2, r3
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4013      	ands	r3, r2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d012      	beq.n	80026aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	695b      	ldr	r3, [r3, #20]
 800268a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800268e:	2b00      	cmp	r3, #0
 8002690:	d00b      	beq.n	80026aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002696:	2201      	movs	r2, #1
 8002698:	409a      	lsls	r2, r3
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a2:	f043 0202 	orr.w	r2, r3, #2
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ae:	2204      	movs	r2, #4
 80026b0:	409a      	lsls	r2, r3
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d012      	beq.n	80026e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00b      	beq.n	80026e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	2204      	movs	r2, #4
 80026ce:	409a      	lsls	r2, r3
 80026d0:	693b      	ldr	r3, [r7, #16]
 80026d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026d8:	f043 0204 	orr.w	r2, r3, #4
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e4:	2210      	movs	r2, #16
 80026e6:	409a      	lsls	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d043      	beq.n	8002778 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d03c      	beq.n	8002778 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002702:	2210      	movs	r2, #16
 8002704:	409a      	lsls	r2, r3
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002714:	2b00      	cmp	r3, #0
 8002716:	d018      	beq.n	800274a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d108      	bne.n	8002738 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d024      	beq.n	8002778 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
 8002736:	e01f      	b.n	8002778 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800273c:	2b00      	cmp	r3, #0
 800273e:	d01b      	beq.n	8002778 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	4798      	blx	r3
 8002748:	e016      	b.n	8002778 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002754:	2b00      	cmp	r3, #0
 8002756:	d107      	bne.n	8002768 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0208 	bic.w	r2, r2, #8
 8002766:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800277c:	2220      	movs	r2, #32
 800277e:	409a      	lsls	r2, r3
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4013      	ands	r3, r2
 8002784:	2b00      	cmp	r3, #0
 8002786:	f000 808f 	beq.w	80028a8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f003 0310 	and.w	r3, r3, #16
 8002794:	2b00      	cmp	r3, #0
 8002796:	f000 8087 	beq.w	80028a8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800279e:	2220      	movs	r2, #32
 80027a0:	409a      	lsls	r2, r3
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	2b05      	cmp	r3, #5
 80027b0:	d136      	bne.n	8002820 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0216 	bic.w	r2, r2, #22
 80027c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	695a      	ldr	r2, [r3, #20]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d103      	bne.n	80027e2 <HAL_DMA_IRQHandler+0x1da>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d007      	beq.n	80027f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 0208 	bic.w	r2, r2, #8
 80027f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f6:	223f      	movs	r2, #63	; 0x3f
 80027f8:	409a      	lsls	r2, r3
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002812:	2b00      	cmp	r3, #0
 8002814:	d07e      	beq.n	8002914 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	4798      	blx	r3
        }
        return;
 800281e:	e079      	b.n	8002914 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d01d      	beq.n	800286a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d10d      	bne.n	8002858 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002840:	2b00      	cmp	r3, #0
 8002842:	d031      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	4798      	blx	r3
 800284c:	e02c      	b.n	80028a8 <HAL_DMA_IRQHandler+0x2a0>
 800284e:	bf00      	nop
 8002850:	20000000 	.word	0x20000000
 8002854:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285c:	2b00      	cmp	r3, #0
 800285e:	d023      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002864:	6878      	ldr	r0, [r7, #4]
 8002866:	4798      	blx	r3
 8002868:	e01e      	b.n	80028a8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002874:	2b00      	cmp	r3, #0
 8002876:	d10f      	bne.n	8002898 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f022 0210 	bic.w	r2, r2, #16
 8002886:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028a4:	6878      	ldr	r0, [r7, #4]
 80028a6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d032      	beq.n	8002916 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028b4:	f003 0301 	and.w	r3, r3, #1
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d022      	beq.n	8002902 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2205      	movs	r2, #5
 80028c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f022 0201 	bic.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	3301      	adds	r3, #1
 80028d8:	60bb      	str	r3, [r7, #8]
 80028da:	697a      	ldr	r2, [r7, #20]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d307      	bcc.n	80028f0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f2      	bne.n	80028d4 <HAL_DMA_IRQHandler+0x2cc>
 80028ee:	e000      	b.n	80028f2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80028f0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002906:	2b00      	cmp	r3, #0
 8002908:	d005      	beq.n	8002916 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	4798      	blx	r3
 8002912:	e000      	b.n	8002916 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002914:	bf00      	nop
    }
  }
}
 8002916:	3718      	adds	r7, #24
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}

0800291c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	60f8      	str	r0, [r7, #12]
 8002924:	60b9      	str	r1, [r7, #8]
 8002926:	607a      	str	r2, [r7, #4]
 8002928:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002938:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	683a      	ldr	r2, [r7, #0]
 8002940:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	2b40      	cmp	r3, #64	; 0x40
 8002948:	d108      	bne.n	800295c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800295a:	e007      	b.n	800296c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	68ba      	ldr	r2, [r7, #8]
 8002962:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	60da      	str	r2, [r3, #12]
}
 800296c:	bf00      	nop
 800296e:	3714      	adds	r7, #20
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	b2db      	uxtb	r3, r3
 8002986:	3b10      	subs	r3, #16
 8002988:	4a14      	ldr	r2, [pc, #80]	; (80029dc <DMA_CalcBaseAndBitshift+0x64>)
 800298a:	fba2 2303 	umull	r2, r3, r2, r3
 800298e:	091b      	lsrs	r3, r3, #4
 8002990:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002992:	4a13      	ldr	r2, [pc, #76]	; (80029e0 <DMA_CalcBaseAndBitshift+0x68>)
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4413      	add	r3, r2
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	461a      	mov	r2, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	2b03      	cmp	r3, #3
 80029a4:	d909      	bls.n	80029ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029ae:	f023 0303 	bic.w	r3, r3, #3
 80029b2:	1d1a      	adds	r2, r3, #4
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	659a      	str	r2, [r3, #88]	; 0x58
 80029b8:	e007      	b.n	80029ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029c2:	f023 0303 	bic.w	r3, r3, #3
 80029c6:	687a      	ldr	r2, [r7, #4]
 80029c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3714      	adds	r7, #20
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	aaaaaaab 	.word	0xaaaaaaab
 80029e0:	0800eb40 	.word	0x0800eb40

080029e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	699b      	ldr	r3, [r3, #24]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d11f      	bne.n	8002a3e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	2b03      	cmp	r3, #3
 8002a02:	d856      	bhi.n	8002ab2 <DMA_CheckFifoParam+0xce>
 8002a04:	a201      	add	r2, pc, #4	; (adr r2, 8002a0c <DMA_CheckFifoParam+0x28>)
 8002a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a0a:	bf00      	nop
 8002a0c:	08002a1d 	.word	0x08002a1d
 8002a10:	08002a2f 	.word	0x08002a2f
 8002a14:	08002a1d 	.word	0x08002a1d
 8002a18:	08002ab3 	.word	0x08002ab3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d046      	beq.n	8002ab6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a2c:	e043      	b.n	8002ab6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a36:	d140      	bne.n	8002aba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a3c:	e03d      	b.n	8002aba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	699b      	ldr	r3, [r3, #24]
 8002a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a46:	d121      	bne.n	8002a8c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	2b03      	cmp	r3, #3
 8002a4c:	d837      	bhi.n	8002abe <DMA_CheckFifoParam+0xda>
 8002a4e:	a201      	add	r2, pc, #4	; (adr r2, 8002a54 <DMA_CheckFifoParam+0x70>)
 8002a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a54:	08002a65 	.word	0x08002a65
 8002a58:	08002a6b 	.word	0x08002a6b
 8002a5c:	08002a65 	.word	0x08002a65
 8002a60:	08002a7d 	.word	0x08002a7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a64:	2301      	movs	r3, #1
 8002a66:	73fb      	strb	r3, [r7, #15]
      break;
 8002a68:	e030      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d025      	beq.n	8002ac2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a7a:	e022      	b.n	8002ac2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a80:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a84:	d11f      	bne.n	8002ac6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a8a:	e01c      	b.n	8002ac6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	2b02      	cmp	r3, #2
 8002a90:	d903      	bls.n	8002a9a <DMA_CheckFifoParam+0xb6>
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d003      	beq.n	8002aa0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002a98:	e018      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	73fb      	strb	r3, [r7, #15]
      break;
 8002a9e:	e015      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d00e      	beq.n	8002aca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab0:	e00b      	b.n	8002aca <DMA_CheckFifoParam+0xe6>
      break;
 8002ab2:	bf00      	nop
 8002ab4:	e00a      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      break;
 8002ab6:	bf00      	nop
 8002ab8:	e008      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      break;
 8002aba:	bf00      	nop
 8002abc:	e006      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      break;
 8002abe:	bf00      	nop
 8002ac0:	e004      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      break;
 8002ac2:	bf00      	nop
 8002ac4:	e002      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      break;   
 8002ac6:	bf00      	nop
 8002ac8:	e000      	b.n	8002acc <DMA_CheckFifoParam+0xe8>
      break;
 8002aca:	bf00      	nop
    }
  } 
  
  return status; 
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3714      	adds	r7, #20
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop

08002adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	; 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
 8002ae4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002aea:	2300      	movs	r3, #0
 8002aec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002aee:	2300      	movs	r3, #0
 8002af0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	e16b      	b.n	8002dd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002af8:	2201      	movs	r2, #1
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	4013      	ands	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b0c:	693a      	ldr	r2, [r7, #16]
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	f040 815a 	bne.w	8002dca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f003 0303 	and.w	r3, r3, #3
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d005      	beq.n	8002b2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d130      	bne.n	8002b90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	2203      	movs	r2, #3
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4013      	ands	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	68da      	ldr	r2, [r3, #12]
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b64:	2201      	movs	r2, #1
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4013      	ands	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	091b      	lsrs	r3, r3, #4
 8002b7a:	f003 0201 	and.w	r2, r3, #1
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	fa02 f303 	lsl.w	r3, r2, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	69ba      	ldr	r2, [r7, #24]
 8002b8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f003 0303 	and.w	r3, r3, #3
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d017      	beq.n	8002bcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	69ba      	ldr	r2, [r7, #24]
 8002bca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d123      	bne.n	8002c20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	08da      	lsrs	r2, r3, #3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	3208      	adds	r2, #8
 8002be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	220f      	movs	r2, #15
 8002bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	691a      	ldr	r2, [r3, #16]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	f003 0307 	and.w	r3, r3, #7
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c12:	69fb      	ldr	r3, [r7, #28]
 8002c14:	08da      	lsrs	r2, r3, #3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	3208      	adds	r2, #8
 8002c1a:	69b9      	ldr	r1, [r7, #24]
 8002c1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	2203      	movs	r2, #3
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	4013      	ands	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	f003 0203 	and.w	r2, r3, #3
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	005b      	lsls	r3, r3, #1
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	69ba      	ldr	r2, [r7, #24]
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	f000 80b4 	beq.w	8002dca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b60      	ldr	r3, [pc, #384]	; (8002de8 <HAL_GPIO_Init+0x30c>)
 8002c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6a:	4a5f      	ldr	r2, [pc, #380]	; (8002de8 <HAL_GPIO_Init+0x30c>)
 8002c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c70:	6453      	str	r3, [r2, #68]	; 0x44
 8002c72:	4b5d      	ldr	r3, [pc, #372]	; (8002de8 <HAL_GPIO_Init+0x30c>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c7e:	4a5b      	ldr	r2, [pc, #364]	; (8002dec <HAL_GPIO_Init+0x310>)
 8002c80:	69fb      	ldr	r3, [r7, #28]
 8002c82:	089b      	lsrs	r3, r3, #2
 8002c84:	3302      	adds	r3, #2
 8002c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	220f      	movs	r2, #15
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	69ba      	ldr	r2, [r7, #24]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a52      	ldr	r2, [pc, #328]	; (8002df0 <HAL_GPIO_Init+0x314>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d02b      	beq.n	8002d02 <HAL_GPIO_Init+0x226>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a51      	ldr	r2, [pc, #324]	; (8002df4 <HAL_GPIO_Init+0x318>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d025      	beq.n	8002cfe <HAL_GPIO_Init+0x222>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a50      	ldr	r2, [pc, #320]	; (8002df8 <HAL_GPIO_Init+0x31c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d01f      	beq.n	8002cfa <HAL_GPIO_Init+0x21e>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a4f      	ldr	r2, [pc, #316]	; (8002dfc <HAL_GPIO_Init+0x320>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d019      	beq.n	8002cf6 <HAL_GPIO_Init+0x21a>
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	4a4e      	ldr	r2, [pc, #312]	; (8002e00 <HAL_GPIO_Init+0x324>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d013      	beq.n	8002cf2 <HAL_GPIO_Init+0x216>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a4d      	ldr	r2, [pc, #308]	; (8002e04 <HAL_GPIO_Init+0x328>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d00d      	beq.n	8002cee <HAL_GPIO_Init+0x212>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a4c      	ldr	r2, [pc, #304]	; (8002e08 <HAL_GPIO_Init+0x32c>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d007      	beq.n	8002cea <HAL_GPIO_Init+0x20e>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a4b      	ldr	r2, [pc, #300]	; (8002e0c <HAL_GPIO_Init+0x330>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d101      	bne.n	8002ce6 <HAL_GPIO_Init+0x20a>
 8002ce2:	2307      	movs	r3, #7
 8002ce4:	e00e      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002ce6:	2308      	movs	r3, #8
 8002ce8:	e00c      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002cea:	2306      	movs	r3, #6
 8002cec:	e00a      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002cee:	2305      	movs	r3, #5
 8002cf0:	e008      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002cf2:	2304      	movs	r3, #4
 8002cf4:	e006      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e004      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	e002      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e000      	b.n	8002d04 <HAL_GPIO_Init+0x228>
 8002d02:	2300      	movs	r3, #0
 8002d04:	69fa      	ldr	r2, [r7, #28]
 8002d06:	f002 0203 	and.w	r2, r2, #3
 8002d0a:	0092      	lsls	r2, r2, #2
 8002d0c:	4093      	lsls	r3, r2
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d14:	4935      	ldr	r1, [pc, #212]	; (8002dec <HAL_GPIO_Init+0x310>)
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	089b      	lsrs	r3, r3, #2
 8002d1a:	3302      	adds	r3, #2
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d22:	4b3b      	ldr	r3, [pc, #236]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d46:	4a32      	ldr	r2, [pc, #200]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d4c:	4b30      	ldr	r3, [pc, #192]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d70:	4a27      	ldr	r2, [pc, #156]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d76:	4b26      	ldr	r3, [pc, #152]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	4013      	ands	r3, r2
 8002d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d9a:	4a1d      	ldr	r2, [pc, #116]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002da0:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	43db      	mvns	r3, r3
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4013      	ands	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d003      	beq.n	8002dc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dc4:	4a12      	ldr	r2, [pc, #72]	; (8002e10 <HAL_GPIO_Init+0x334>)
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	61fb      	str	r3, [r7, #28]
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	2b0f      	cmp	r3, #15
 8002dd4:	f67f ae90 	bls.w	8002af8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	3724      	adds	r7, #36	; 0x24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40013800 	.word	0x40013800
 8002df0:	40020000 	.word	0x40020000
 8002df4:	40020400 	.word	0x40020400
 8002df8:	40020800 	.word	0x40020800
 8002dfc:	40020c00 	.word	0x40020c00
 8002e00:	40021000 	.word	0x40021000
 8002e04:	40021400 	.word	0x40021400
 8002e08:	40021800 	.word	0x40021800
 8002e0c:	40021c00 	.word	0x40021c00
 8002e10:	40013c00 	.word	0x40013c00

08002e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	6078      	str	r0, [r7, #4]
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	807b      	strh	r3, [r7, #2]
 8002e20:	4613      	mov	r3, r2
 8002e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e24:	787b      	ldrb	r3, [r7, #1]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d003      	beq.n	8002e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e2a:	887a      	ldrh	r2, [r7, #2]
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e30:	e003      	b.n	8002e3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e32:	887b      	ldrh	r3, [r7, #2]
 8002e34:	041a      	lsls	r2, r3, #16
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	619a      	str	r2, [r3, #24]
}
 8002e3a:	bf00      	nop
 8002e3c:	370c      	adds	r7, #12
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af02      	add	r7, sp, #8
 8002e4c:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d101      	bne.n	8002e58 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e059      	b.n	8002f0c <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 33d5 	ldrb.w	r3, [r3, #981]	; 0x3d5
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d106      	bne.n	8002e78 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f008 fcb0 	bl	800b7d8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2203      	movs	r2, #3
 8002e7c:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e86:	d102      	bne.n	8002e8e <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f005 fab9 	bl	800840a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	7c1a      	ldrb	r2, [r3, #16]
 8002ea0:	f88d 2000 	strb.w	r2, [sp]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ea8:	f005 fa3a 	bl	8008320 <USB_CoreInit>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d005      	beq.n	8002ebe <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e026      	b.n	8002f0c <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f005 fab1 	bl	800842c <USB_SetCurrentMode>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d005      	beq.n	8002edc <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	e017      	b.n	8002f0c <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	7c1a      	ldrb	r2, [r3, #16]
 8002ee4:	f88d 2000 	strb.w	r2, [sp]
 8002ee8:	3304      	adds	r3, #4
 8002eea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002eec:	f005 fc54 	bl	8008798 <USB_HostInit>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d005      	beq.n	8002f02 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2202      	movs	r2, #2
 8002efa:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e004      	b.n	8002f0c <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2201      	movs	r2, #1
 8002f06:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

  return HAL_OK;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3710      	adds	r7, #16
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002f14:	b590      	push	{r4, r7, lr}
 8002f16:	b08b      	sub	sp, #44	; 0x2c
 8002f18:	af04      	add	r7, sp, #16
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	4608      	mov	r0, r1
 8002f1e:	4611      	mov	r1, r2
 8002f20:	461a      	mov	r2, r3
 8002f22:	4603      	mov	r3, r0
 8002f24:	70fb      	strb	r3, [r7, #3]
 8002f26:	460b      	mov	r3, r1
 8002f28:	70bb      	strb	r3, [r7, #2]
 8002f2a:	4613      	mov	r3, r2
 8002f2c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002f2e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002f30:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d101      	bne.n	8002f40 <HAL_HCD_HC_Init+0x2c>
 8002f3c:	2302      	movs	r3, #2
 8002f3e:	e09d      	b.n	800307c <HAL_HCD_HC_Init+0x168>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2201      	movs	r2, #1
 8002f44:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002f48:	78fa      	ldrb	r2, [r7, #3]
 8002f4a:	6879      	ldr	r1, [r7, #4]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	011b      	lsls	r3, r3, #4
 8002f50:	1a9b      	subs	r3, r3, r2
 8002f52:	009b      	lsls	r3, r3, #2
 8002f54:	440b      	add	r3, r1
 8002f56:	3319      	adds	r3, #25
 8002f58:	2200      	movs	r2, #0
 8002f5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002f5c:	78fa      	ldrb	r2, [r7, #3]
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4613      	mov	r3, r2
 8002f62:	011b      	lsls	r3, r3, #4
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	3314      	adds	r3, #20
 8002f6c:	787a      	ldrb	r2, [r7, #1]
 8002f6e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002f70:	78fa      	ldrb	r2, [r7, #3]
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	011b      	lsls	r3, r3, #4
 8002f78:	1a9b      	subs	r3, r3, r2
 8002f7a:	009b      	lsls	r3, r3, #2
 8002f7c:	440b      	add	r3, r1
 8002f7e:	3315      	adds	r3, #21
 8002f80:	78fa      	ldrb	r2, [r7, #3]
 8002f82:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002f84:	78fa      	ldrb	r2, [r7, #3]
 8002f86:	6879      	ldr	r1, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	011b      	lsls	r3, r3, #4
 8002f8c:	1a9b      	subs	r3, r3, r2
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	440b      	add	r3, r1
 8002f92:	3326      	adds	r3, #38	; 0x26
 8002f94:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002f98:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002f9a:	78fa      	ldrb	r2, [r7, #3]
 8002f9c:	78bb      	ldrb	r3, [r7, #2]
 8002f9e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002fa2:	b2d8      	uxtb	r0, r3
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4613      	mov	r3, r2
 8002fa8:	011b      	lsls	r3, r3, #4
 8002faa:	1a9b      	subs	r3, r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	440b      	add	r3, r1
 8002fb0:	3316      	adds	r3, #22
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002fb6:	78fb      	ldrb	r3, [r7, #3]
 8002fb8:	4619      	mov	r1, r3
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fbc8 	bl	8003750 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002fc0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	da0a      	bge.n	8002fde <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002fc8:	78fa      	ldrb	r2, [r7, #3]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	011b      	lsls	r3, r3, #4
 8002fd0:	1a9b      	subs	r3, r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	3317      	adds	r3, #23
 8002fd8:	2201      	movs	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
 8002fdc:	e009      	b.n	8002ff2 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002fde:	78fa      	ldrb	r2, [r7, #3]
 8002fe0:	6879      	ldr	r1, [r7, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	011b      	lsls	r3, r3, #4
 8002fe6:	1a9b      	subs	r3, r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3317      	adds	r3, #23
 8002fee:	2200      	movs	r2, #0
 8002ff0:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f005 fd32 	bl	8008a60 <USB_GetHostSpeed>
 8002ffc:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002ffe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003002:	2b01      	cmp	r3, #1
 8003004:	d10b      	bne.n	800301e <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8003006:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800300a:	2b01      	cmp	r3, #1
 800300c:	d107      	bne.n	800301e <HAL_HCD_HC_Init+0x10a>
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d104      	bne.n	800301e <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	2bbc      	cmp	r3, #188	; 0xbc
 8003018:	d901      	bls.n	800301e <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 800301a:	23bc      	movs	r3, #188	; 0xbc
 800301c:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800301e:	78fa      	ldrb	r2, [r7, #3]
 8003020:	6879      	ldr	r1, [r7, #4]
 8003022:	4613      	mov	r3, r2
 8003024:	011b      	lsls	r3, r3, #4
 8003026:	1a9b      	subs	r3, r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	3318      	adds	r3, #24
 800302e:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8003032:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	b298      	uxth	r0, r3
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	4613      	mov	r3, r2
 800303e:	011b      	lsls	r3, r3, #4
 8003040:	1a9b      	subs	r3, r3, r2
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	440b      	add	r3, r1
 8003046:	3328      	adds	r3, #40	; 0x28
 8003048:	4602      	mov	r2, r0
 800304a:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6818      	ldr	r0, [r3, #0]
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	b29b      	uxth	r3, r3
 8003054:	787c      	ldrb	r4, [r7, #1]
 8003056:	78ba      	ldrb	r2, [r7, #2]
 8003058:	78f9      	ldrb	r1, [r7, #3]
 800305a:	9302      	str	r3, [sp, #8]
 800305c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8003060:	9301      	str	r3, [sp, #4]
 8003062:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	4623      	mov	r3, r4
 800306a:	f005 fd21 	bl	8008ab0 <USB_HC_Init>
 800306e:	4603      	mov	r3, r0
 8003070:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 800307a:	7bfb      	ldrb	r3, [r7, #15]
}
 800307c:	4618      	mov	r0, r3
 800307e:	371c      	adds	r7, #28
 8003080:	46bd      	mov	sp, r7
 8003082:	bd90      	pop	{r4, r7, pc}

08003084 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8003090:	2300      	movs	r3, #0
 8003092:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_HCD_HC_Halt+0x1e>
 800309e:	2302      	movs	r3, #2
 80030a0:	e00f      	b.n	80030c2 <HAL_HCD_HC_Halt+0x3e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	78fa      	ldrb	r2, [r7, #3]
 80030b0:	4611      	mov	r1, r2
 80030b2:	4618      	mov	r0, r3
 80030b4:	f006 f8b3 	bl	800921e <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 80030c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3710      	adds	r7, #16
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
	...

080030cc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	4608      	mov	r0, r1
 80030d6:	4611      	mov	r1, r2
 80030d8:	461a      	mov	r2, r3
 80030da:	4603      	mov	r3, r0
 80030dc:	70fb      	strb	r3, [r7, #3]
 80030de:	460b      	mov	r3, r1
 80030e0:	70bb      	strb	r3, [r7, #2]
 80030e2:	4613      	mov	r3, r2
 80030e4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	4613      	mov	r3, r2
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	1a9b      	subs	r3, r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	440b      	add	r3, r1
 80030f4:	3317      	adds	r3, #23
 80030f6:	78ba      	ldrb	r2, [r7, #2]
 80030f8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80030fa:	78fa      	ldrb	r2, [r7, #3]
 80030fc:	6879      	ldr	r1, [r7, #4]
 80030fe:	4613      	mov	r3, r2
 8003100:	011b      	lsls	r3, r3, #4
 8003102:	1a9b      	subs	r3, r3, r2
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	440b      	add	r3, r1
 8003108:	3326      	adds	r3, #38	; 0x26
 800310a:	787a      	ldrb	r2, [r7, #1]
 800310c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800310e:	7c3b      	ldrb	r3, [r7, #16]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d114      	bne.n	800313e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	332a      	adds	r3, #42	; 0x2a
 8003124:	2203      	movs	r2, #3
 8003126:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	3319      	adds	r3, #25
 8003138:	7f3a      	ldrb	r2, [r7, #28]
 800313a:	701a      	strb	r2, [r3, #0]
 800313c:	e009      	b.n	8003152 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	6879      	ldr	r1, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	011b      	lsls	r3, r3, #4
 8003146:	1a9b      	subs	r3, r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	440b      	add	r3, r1
 800314c:	332a      	adds	r3, #42	; 0x2a
 800314e:	2202      	movs	r2, #2
 8003150:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003152:	787b      	ldrb	r3, [r7, #1]
 8003154:	2b03      	cmp	r3, #3
 8003156:	f200 8102 	bhi.w	800335e <HAL_HCD_HC_SubmitRequest+0x292>
 800315a:	a201      	add	r2, pc, #4	; (adr r2, 8003160 <HAL_HCD_HC_SubmitRequest+0x94>)
 800315c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003160:	08003171 	.word	0x08003171
 8003164:	08003349 	.word	0x08003349
 8003168:	08003235 	.word	0x08003235
 800316c:	080032bf 	.word	0x080032bf
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003170:	7c3b      	ldrb	r3, [r7, #16]
 8003172:	2b01      	cmp	r3, #1
 8003174:	f040 80f5 	bne.w	8003362 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003178:	78bb      	ldrb	r3, [r7, #2]
 800317a:	2b00      	cmp	r3, #0
 800317c:	d12d      	bne.n	80031da <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800317e:	8b3b      	ldrh	r3, [r7, #24]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d109      	bne.n	8003198 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003184:	78fa      	ldrb	r2, [r7, #3]
 8003186:	6879      	ldr	r1, [r7, #4]
 8003188:	4613      	mov	r3, r2
 800318a:	011b      	lsls	r3, r3, #4
 800318c:	1a9b      	subs	r3, r3, r2
 800318e:	009b      	lsls	r3, r3, #2
 8003190:	440b      	add	r3, r1
 8003192:	333d      	adds	r3, #61	; 0x3d
 8003194:	2201      	movs	r2, #1
 8003196:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	333d      	adds	r3, #61	; 0x3d
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10a      	bne.n	80031c4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	332a      	adds	r3, #42	; 0x2a
 80031be:	2200      	movs	r2, #0
 80031c0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80031c2:	e0ce      	b.n	8003362 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80031c4:	78fa      	ldrb	r2, [r7, #3]
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4613      	mov	r3, r2
 80031ca:	011b      	lsls	r3, r3, #4
 80031cc:	1a9b      	subs	r3, r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	440b      	add	r3, r1
 80031d2:	332a      	adds	r3, #42	; 0x2a
 80031d4:	2202      	movs	r2, #2
 80031d6:	701a      	strb	r2, [r3, #0]
      break;
 80031d8:	e0c3      	b.n	8003362 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80031da:	78fa      	ldrb	r2, [r7, #3]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	1a9b      	subs	r3, r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	440b      	add	r3, r1
 80031e8:	331a      	adds	r3, #26
 80031ea:	781b      	ldrb	r3, [r3, #0]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	f040 80b8 	bne.w	8003362 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80031f2:	78fa      	ldrb	r2, [r7, #3]
 80031f4:	6879      	ldr	r1, [r7, #4]
 80031f6:	4613      	mov	r3, r2
 80031f8:	011b      	lsls	r3, r3, #4
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	009b      	lsls	r3, r3, #2
 80031fe:	440b      	add	r3, r1
 8003200:	333c      	adds	r3, #60	; 0x3c
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d10a      	bne.n	800321e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003208:	78fa      	ldrb	r2, [r7, #3]
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4613      	mov	r3, r2
 800320e:	011b      	lsls	r3, r3, #4
 8003210:	1a9b      	subs	r3, r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	440b      	add	r3, r1
 8003216:	332a      	adds	r3, #42	; 0x2a
 8003218:	2200      	movs	r2, #0
 800321a:	701a      	strb	r2, [r3, #0]
      break;
 800321c:	e0a1      	b.n	8003362 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800321e:	78fa      	ldrb	r2, [r7, #3]
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	4613      	mov	r3, r2
 8003224:	011b      	lsls	r3, r3, #4
 8003226:	1a9b      	subs	r3, r3, r2
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	440b      	add	r3, r1
 800322c:	332a      	adds	r3, #42	; 0x2a
 800322e:	2202      	movs	r2, #2
 8003230:	701a      	strb	r2, [r3, #0]
      break;
 8003232:	e096      	b.n	8003362 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003234:	78bb      	ldrb	r3, [r7, #2]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d120      	bne.n	800327c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800323a:	78fa      	ldrb	r2, [r7, #3]
 800323c:	6879      	ldr	r1, [r7, #4]
 800323e:	4613      	mov	r3, r2
 8003240:	011b      	lsls	r3, r3, #4
 8003242:	1a9b      	subs	r3, r3, r2
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	440b      	add	r3, r1
 8003248:	333d      	adds	r3, #61	; 0x3d
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	2b00      	cmp	r3, #0
 800324e:	d10a      	bne.n	8003266 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	332a      	adds	r3, #42	; 0x2a
 8003260:	2200      	movs	r2, #0
 8003262:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003264:	e07e      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	332a      	adds	r3, #42	; 0x2a
 8003276:	2202      	movs	r2, #2
 8003278:	701a      	strb	r2, [r3, #0]
      break;
 800327a:	e073      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	6879      	ldr	r1, [r7, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	011b      	lsls	r3, r3, #4
 8003284:	1a9b      	subs	r3, r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	333c      	adds	r3, #60	; 0x3c
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10a      	bne.n	80032a8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	440b      	add	r3, r1
 80032a0:	332a      	adds	r3, #42	; 0x2a
 80032a2:	2200      	movs	r2, #0
 80032a4:	701a      	strb	r2, [r3, #0]
      break;
 80032a6:	e05d      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032a8:	78fa      	ldrb	r2, [r7, #3]
 80032aa:	6879      	ldr	r1, [r7, #4]
 80032ac:	4613      	mov	r3, r2
 80032ae:	011b      	lsls	r3, r3, #4
 80032b0:	1a9b      	subs	r3, r3, r2
 80032b2:	009b      	lsls	r3, r3, #2
 80032b4:	440b      	add	r3, r1
 80032b6:	332a      	adds	r3, #42	; 0x2a
 80032b8:	2202      	movs	r2, #2
 80032ba:	701a      	strb	r2, [r3, #0]
      break;
 80032bc:	e052      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80032be:	78bb      	ldrb	r3, [r7, #2]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d120      	bne.n	8003306 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80032c4:	78fa      	ldrb	r2, [r7, #3]
 80032c6:	6879      	ldr	r1, [r7, #4]
 80032c8:	4613      	mov	r3, r2
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	1a9b      	subs	r3, r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	333d      	adds	r3, #61	; 0x3d
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10a      	bne.n	80032f0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80032da:	78fa      	ldrb	r2, [r7, #3]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	011b      	lsls	r3, r3, #4
 80032e2:	1a9b      	subs	r3, r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	332a      	adds	r3, #42	; 0x2a
 80032ea:	2200      	movs	r2, #0
 80032ec:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80032ee:	e039      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80032f0:	78fa      	ldrb	r2, [r7, #3]
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	4613      	mov	r3, r2
 80032f6:	011b      	lsls	r3, r3, #4
 80032f8:	1a9b      	subs	r3, r3, r2
 80032fa:	009b      	lsls	r3, r3, #2
 80032fc:	440b      	add	r3, r1
 80032fe:	332a      	adds	r3, #42	; 0x2a
 8003300:	2202      	movs	r2, #2
 8003302:	701a      	strb	r2, [r3, #0]
      break;
 8003304:	e02e      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003306:	78fa      	ldrb	r2, [r7, #3]
 8003308:	6879      	ldr	r1, [r7, #4]
 800330a:	4613      	mov	r3, r2
 800330c:	011b      	lsls	r3, r3, #4
 800330e:	1a9b      	subs	r3, r3, r2
 8003310:	009b      	lsls	r3, r3, #2
 8003312:	440b      	add	r3, r1
 8003314:	333c      	adds	r3, #60	; 0x3c
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d10a      	bne.n	8003332 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800331c:	78fa      	ldrb	r2, [r7, #3]
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	4613      	mov	r3, r2
 8003322:	011b      	lsls	r3, r3, #4
 8003324:	1a9b      	subs	r3, r3, r2
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	332a      	adds	r3, #42	; 0x2a
 800332c:	2200      	movs	r2, #0
 800332e:	701a      	strb	r2, [r3, #0]
      break;
 8003330:	e018      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003332:	78fa      	ldrb	r2, [r7, #3]
 8003334:	6879      	ldr	r1, [r7, #4]
 8003336:	4613      	mov	r3, r2
 8003338:	011b      	lsls	r3, r3, #4
 800333a:	1a9b      	subs	r3, r3, r2
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	440b      	add	r3, r1
 8003340:	332a      	adds	r3, #42	; 0x2a
 8003342:	2202      	movs	r2, #2
 8003344:	701a      	strb	r2, [r3, #0]
      break;
 8003346:	e00d      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003348:	78fa      	ldrb	r2, [r7, #3]
 800334a:	6879      	ldr	r1, [r7, #4]
 800334c:	4613      	mov	r3, r2
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	1a9b      	subs	r3, r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	440b      	add	r3, r1
 8003356:	332a      	adds	r3, #42	; 0x2a
 8003358:	2200      	movs	r2, #0
 800335a:	701a      	strb	r2, [r3, #0]
      break;
 800335c:	e002      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800335e:	bf00      	nop
 8003360:	e000      	b.n	8003364 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003362:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	332c      	adds	r3, #44	; 0x2c
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003378:	78fa      	ldrb	r2, [r7, #3]
 800337a:	8b39      	ldrh	r1, [r7, #24]
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4403      	add	r3, r0
 8003388:	3334      	adds	r3, #52	; 0x34
 800338a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800338c:	78fa      	ldrb	r2, [r7, #3]
 800338e:	6879      	ldr	r1, [r7, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	011b      	lsls	r3, r3, #4
 8003394:	1a9b      	subs	r3, r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	440b      	add	r3, r1
 800339a:	334c      	adds	r3, #76	; 0x4c
 800339c:	2200      	movs	r2, #0
 800339e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	3338      	adds	r3, #56	; 0x38
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	440b      	add	r3, r1
 80033c2:	3315      	adds	r3, #21
 80033c4:	78fa      	ldrb	r2, [r7, #3]
 80033c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80033c8:	78fa      	ldrb	r2, [r7, #3]
 80033ca:	6879      	ldr	r1, [r7, #4]
 80033cc:	4613      	mov	r3, r2
 80033ce:	011b      	lsls	r3, r3, #4
 80033d0:	1a9b      	subs	r3, r3, r2
 80033d2:	009b      	lsls	r3, r3, #2
 80033d4:	440b      	add	r3, r1
 80033d6:	334d      	adds	r3, #77	; 0x4d
 80033d8:	2200      	movs	r2, #0
 80033da:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6818      	ldr	r0, [r3, #0]
 80033e0:	78fa      	ldrb	r2, [r7, #3]
 80033e2:	4613      	mov	r3, r2
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	1a9b      	subs	r3, r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	3310      	adds	r3, #16
 80033ec:	687a      	ldr	r2, [r7, #4]
 80033ee:	4413      	add	r3, r2
 80033f0:	1d19      	adds	r1, r3, #4
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	799b      	ldrb	r3, [r3, #6]
 80033f6:	461a      	mov	r2, r3
 80033f8:	f005 fc86 	bl	8008d08 <USB_HC_StartXfer>
 80033fc:	4603      	mov	r3, r0
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3708      	adds	r7, #8
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	bf00      	nop

08003408 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b086      	sub	sp, #24
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4618      	mov	r0, r3
 8003420:	f005 f97a 	bl	8008718 <USB_GetMode>
 8003424:	4603      	mov	r3, r0
 8003426:	2b01      	cmp	r3, #1
 8003428:	f040 80fb 	bne.w	8003622 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f005 f93d 	bl	80086b0 <USB_ReadInterrupts>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 80f1 	beq.w	8003620 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4618      	mov	r0, r3
 8003444:	f005 f934 	bl	80086b0 <USB_ReadInterrupts>
 8003448:	4603      	mov	r3, r0
 800344a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800344e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003452:	d104      	bne.n	800345e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800345c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4618      	mov	r0, r3
 8003464:	f005 f924 	bl	80086b0 <USB_ReadInterrupts>
 8003468:	4603      	mov	r3, r0
 800346a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800346e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003472:	d104      	bne.n	800347e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800347c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f005 f914 	bl	80086b0 <USB_ReadInterrupts>
 8003488:	4603      	mov	r3, r0
 800348a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800348e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003492:	d104      	bne.n	800349e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800349c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f005 f904 	bl	80086b0 <USB_ReadInterrupts>
 80034a8:	4603      	mov	r3, r0
 80034aa:	f003 0302 	and.w	r3, r3, #2
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d103      	bne.n	80034ba <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2202      	movs	r2, #2
 80034b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4618      	mov	r0, r3
 80034c0:	f005 f8f6 	bl	80086b0 <USB_ReadInterrupts>
 80034c4:	4603      	mov	r3, r0
 80034c6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034ce:	d120      	bne.n	8003512 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80034d8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d113      	bne.n	8003512 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80034ea:	2110      	movs	r1, #16
 80034ec:	6938      	ldr	r0, [r7, #16]
 80034ee:	f004 ffe9 	bl	80084c4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80034f2:	6938      	ldr	r0, [r7, #16]
 80034f4:	f005 f818 	bl	8008528 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	7a5b      	ldrb	r3, [r3, #9]
 80034fc:	2b02      	cmp	r3, #2
 80034fe:	d105      	bne.n	800350c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2101      	movs	r1, #1
 8003506:	4618      	mov	r0, r3
 8003508:	f005 fa0a 	bl	8008920 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f008 f9e1 	bl	800b8d4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4618      	mov	r0, r3
 8003518:	f005 f8ca 	bl	80086b0 <USB_ReadInterrupts>
 800351c:	4603      	mov	r3, r0
 800351e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003522:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003526:	d102      	bne.n	800352e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f001 fd33 	bl	8004f94 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	f005 f8bc 	bl	80086b0 <USB_ReadInterrupts>
 8003538:	4603      	mov	r3, r0
 800353a:	f003 0308 	and.w	r3, r3, #8
 800353e:	2b08      	cmp	r3, #8
 8003540:	d106      	bne.n	8003550 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f008 f9aa 	bl	800b89c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2208      	movs	r2, #8
 800354e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4618      	mov	r0, r3
 8003556:	f005 f8ab 	bl	80086b0 <USB_ReadInterrupts>
 800355a:	4603      	mov	r3, r0
 800355c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003560:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003564:	d139      	bne.n	80035da <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f005 fe46 	bl	80091fc <USB_HC_ReadInterrupt>
 8003570:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003572:	2300      	movs	r3, #0
 8003574:	617b      	str	r3, [r7, #20]
 8003576:	e025      	b.n	80035c4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	f003 030f 	and.w	r3, r3, #15
 800357e:	68ba      	ldr	r2, [r7, #8]
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d018      	beq.n	80035be <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	015a      	lsls	r2, r3, #5
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	4413      	add	r3, r2
 8003594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800359e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035a2:	d106      	bne.n	80035b2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	4619      	mov	r1, r3
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f905 	bl	80037ba <HCD_HC_IN_IRQHandler>
 80035b0:	e005      	b.n	80035be <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	4619      	mov	r1, r3
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f000 ff67 	bl	800448c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	3301      	adds	r3, #1
 80035c2:	617b      	str	r3, [r7, #20]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	795b      	ldrb	r3, [r3, #5]
 80035c8:	461a      	mov	r2, r3
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d3d3      	bcc.n	8003578 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80035d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f005 f866 	bl	80086b0 <USB_ReadInterrupts>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f003 0310 	and.w	r3, r3, #16
 80035ea:	2b10      	cmp	r3, #16
 80035ec:	d101      	bne.n	80035f2 <HAL_HCD_IRQHandler+0x1ea>
 80035ee:	2301      	movs	r3, #1
 80035f0:	e000      	b.n	80035f4 <HAL_HCD_IRQHandler+0x1ec>
 80035f2:	2300      	movs	r3, #0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d014      	beq.n	8003622 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699a      	ldr	r2, [r3, #24]
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f022 0210 	bic.w	r2, r2, #16
 8003606:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f001 fbe4 	bl	8004dd6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	699a      	ldr	r2, [r3, #24]
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f042 0210 	orr.w	r2, r2, #16
 800361c:	619a      	str	r2, [r3, #24]
 800361e:	e000      	b.n	8003622 <HAL_HCD_IRQHandler+0x21a>
      return;
 8003620:	bf00      	nop
    }
  }
}
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b082      	sub	sp, #8
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8003636:	2b01      	cmp	r3, #1
 8003638:	d101      	bne.n	800363e <HAL_HCD_Start+0x16>
 800363a:	2302      	movs	r3, #2
 800363c:	e013      	b.n	8003666 <HAL_HCD_Start+0x3e>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	2101      	movs	r1, #1
 800364c:	4618      	mov	r0, r3
 800364e:	f005 f9ce 	bl	80089ee <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f004 fec6 	bl	80083e8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8003664:	2300      	movs	r3, #0
}
 8003666:	4618      	mov	r0, r3
 8003668:	3708      	adds	r7, #8
 800366a:	46bd      	mov	sp, r7
 800366c:	bd80      	pop	{r7, pc}

0800366e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800366e:	b580      	push	{r7, lr}
 8003670:	b082      	sub	sp, #8
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 800367c:	2b01      	cmp	r3, #1
 800367e:	d101      	bne.n	8003684 <HAL_HCD_Stop+0x16>
 8003680:	2302      	movs	r3, #2
 8003682:	e00d      	b.n	80036a0 <HAL_HCD_Stop+0x32>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2201      	movs	r2, #1
 8003688:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4618      	mov	r0, r3
 8003692:	f005 ff21 	bl	80094d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 800369e:	2300      	movs	r3, #0
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4618      	mov	r0, r3
 80036b6:	f005 f970 	bl	800899a <USB_ResetPort>
 80036ba:	4603      	mov	r3, r0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3708      	adds	r7, #8
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}

080036c4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	460b      	mov	r3, r1
 80036ce:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80036d0:	78fa      	ldrb	r2, [r7, #3]
 80036d2:	6879      	ldr	r1, [r7, #4]
 80036d4:	4613      	mov	r3, r2
 80036d6:	011b      	lsls	r3, r3, #4
 80036d8:	1a9b      	subs	r3, r3, r2
 80036da:	009b      	lsls	r3, r3, #2
 80036dc:	440b      	add	r3, r1
 80036de:	334c      	adds	r3, #76	; 0x4c
 80036e0:	781b      	ldrb	r3, [r3, #0]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr

080036ee <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80036ee:	b480      	push	{r7}
 80036f0:	b083      	sub	sp, #12
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	6078      	str	r0, [r7, #4]
 80036f6:	460b      	mov	r3, r1
 80036f8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80036fa:	78fa      	ldrb	r2, [r7, #3]
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	4613      	mov	r3, r2
 8003700:	011b      	lsls	r3, r3, #4
 8003702:	1a9b      	subs	r3, r3, r2
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	440b      	add	r3, r1
 8003708:	3338      	adds	r3, #56	; 0x38
 800370a:	681b      	ldr	r3, [r3, #0]
}
 800370c:	4618      	mov	r0, r3
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b082      	sub	sp, #8
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f005 f9b2 	bl	8008a8e <USB_GetCurrentFrame>
 800372a:	4603      	mov	r3, r0
}
 800372c:	4618      	mov	r0, r3
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b082      	sub	sp, #8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f005 f98d 	bl	8008a60 <USB_GetHostSpeed>
 8003746:	4603      	mov	r3, r0
}
 8003748:	4618      	mov	r0, r3
 800374a:	3708      	adds	r7, #8
 800374c:	46bd      	mov	sp, r7
 800374e:	bd80      	pop	{r7, pc}

08003750 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003750:	b480      	push	{r7}
 8003752:	b083      	sub	sp, #12
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800375c:	78fa      	ldrb	r2, [r7, #3]
 800375e:	6879      	ldr	r1, [r7, #4]
 8003760:	4613      	mov	r3, r2
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	1a9b      	subs	r3, r3, r2
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	440b      	add	r3, r1
 800376a:	331a      	adds	r3, #26
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003770:	78fa      	ldrb	r2, [r7, #3]
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	4613      	mov	r3, r2
 8003776:	011b      	lsls	r3, r3, #4
 8003778:	1a9b      	subs	r3, r3, r2
 800377a:	009b      	lsls	r3, r3, #2
 800377c:	440b      	add	r3, r1
 800377e:	331b      	adds	r3, #27
 8003780:	2200      	movs	r2, #0
 8003782:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003784:	78fa      	ldrb	r2, [r7, #3]
 8003786:	6879      	ldr	r1, [r7, #4]
 8003788:	4613      	mov	r3, r2
 800378a:	011b      	lsls	r3, r3, #4
 800378c:	1a9b      	subs	r3, r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	440b      	add	r3, r1
 8003792:	3325      	adds	r3, #37	; 0x25
 8003794:	2200      	movs	r2, #0
 8003796:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003798:	78fa      	ldrb	r2, [r7, #3]
 800379a:	6879      	ldr	r1, [r7, #4]
 800379c:	4613      	mov	r3, r2
 800379e:	011b      	lsls	r3, r3, #4
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	3324      	adds	r3, #36	; 0x24
 80037a8:	2200      	movs	r2, #0
 80037aa:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80037ac:	2300      	movs	r3, #0
}
 80037ae:	4618      	mov	r0, r3
 80037b0:	370c      	adds	r7, #12
 80037b2:	46bd      	mov	sp, r7
 80037b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b8:	4770      	bx	lr

080037ba <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b086      	sub	sp, #24
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
 80037c2:	460b      	mov	r3, r1
 80037c4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	78fa      	ldrb	r2, [r7, #3]
 80037d6:	4611      	mov	r1, r2
 80037d8:	4618      	mov	r0, r3
 80037da:	f004 ff7c 	bl	80086d6 <USB_ReadChInterrupts>
 80037de:	4603      	mov	r3, r0
 80037e0:	f003 0304 	and.w	r3, r3, #4
 80037e4:	2b04      	cmp	r3, #4
 80037e6:	d11a      	bne.n	800381e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80037e8:	78fb      	ldrb	r3, [r7, #3]
 80037ea:	015a      	lsls	r2, r3, #5
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	4413      	add	r3, r2
 80037f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80037f4:	461a      	mov	r2, r3
 80037f6:	2304      	movs	r3, #4
 80037f8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80037fa:	78fa      	ldrb	r2, [r7, #3]
 80037fc:	6879      	ldr	r1, [r7, #4]
 80037fe:	4613      	mov	r3, r2
 8003800:	011b      	lsls	r3, r3, #4
 8003802:	1a9b      	subs	r3, r3, r2
 8003804:	009b      	lsls	r3, r3, #2
 8003806:	440b      	add	r3, r1
 8003808:	334d      	adds	r3, #77	; 0x4d
 800380a:	2207      	movs	r2, #7
 800380c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	78fa      	ldrb	r2, [r7, #3]
 8003814:	4611      	mov	r1, r2
 8003816:	4618      	mov	r0, r3
 8003818:	f005 fd01 	bl	800921e <USB_HC_Halt>
 800381c:	e09e      	b.n	800395c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	4611      	mov	r1, r2
 8003826:	4618      	mov	r0, r3
 8003828:	f004 ff55 	bl	80086d6 <USB_ReadChInterrupts>
 800382c:	4603      	mov	r3, r0
 800382e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003832:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003836:	d11b      	bne.n	8003870 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003838:	78fb      	ldrb	r3, [r7, #3]
 800383a:	015a      	lsls	r2, r3, #5
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	4413      	add	r3, r2
 8003840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003844:	461a      	mov	r2, r3
 8003846:	f44f 7380 	mov.w	r3, #256	; 0x100
 800384a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800384c:	78fa      	ldrb	r2, [r7, #3]
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	4613      	mov	r3, r2
 8003852:	011b      	lsls	r3, r3, #4
 8003854:	1a9b      	subs	r3, r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	440b      	add	r3, r1
 800385a:	334d      	adds	r3, #77	; 0x4d
 800385c:	2208      	movs	r2, #8
 800385e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	78fa      	ldrb	r2, [r7, #3]
 8003866:	4611      	mov	r1, r2
 8003868:	4618      	mov	r0, r3
 800386a:	f005 fcd8 	bl	800921e <USB_HC_Halt>
 800386e:	e075      	b.n	800395c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	78fa      	ldrb	r2, [r7, #3]
 8003876:	4611      	mov	r1, r2
 8003878:	4618      	mov	r0, r3
 800387a:	f004 ff2c 	bl	80086d6 <USB_ReadChInterrupts>
 800387e:	4603      	mov	r3, r0
 8003880:	f003 0308 	and.w	r3, r3, #8
 8003884:	2b08      	cmp	r3, #8
 8003886:	d11a      	bne.n	80038be <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003888:	78fb      	ldrb	r3, [r7, #3]
 800388a:	015a      	lsls	r2, r3, #5
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	4413      	add	r3, r2
 8003890:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003894:	461a      	mov	r2, r3
 8003896:	2308      	movs	r3, #8
 8003898:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800389a:	78fa      	ldrb	r2, [r7, #3]
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	4613      	mov	r3, r2
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	1a9b      	subs	r3, r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	334d      	adds	r3, #77	; 0x4d
 80038aa:	2206      	movs	r2, #6
 80038ac:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	78fa      	ldrb	r2, [r7, #3]
 80038b4:	4611      	mov	r1, r2
 80038b6:	4618      	mov	r0, r3
 80038b8:	f005 fcb1 	bl	800921e <USB_HC_Halt>
 80038bc:	e04e      	b.n	800395c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	78fa      	ldrb	r2, [r7, #3]
 80038c4:	4611      	mov	r1, r2
 80038c6:	4618      	mov	r0, r3
 80038c8:	f004 ff05 	bl	80086d6 <USB_ReadChInterrupts>
 80038cc:	4603      	mov	r3, r0
 80038ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038d6:	d11b      	bne.n	8003910 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80038d8:	78fb      	ldrb	r3, [r7, #3]
 80038da:	015a      	lsls	r2, r3, #5
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	4413      	add	r3, r2
 80038e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80038e4:	461a      	mov	r2, r3
 80038e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038ea:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80038ec:	78fa      	ldrb	r2, [r7, #3]
 80038ee:	6879      	ldr	r1, [r7, #4]
 80038f0:	4613      	mov	r3, r2
 80038f2:	011b      	lsls	r3, r3, #4
 80038f4:	1a9b      	subs	r3, r3, r2
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	440b      	add	r3, r1
 80038fa:	334d      	adds	r3, #77	; 0x4d
 80038fc:	2209      	movs	r2, #9
 80038fe:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	78fa      	ldrb	r2, [r7, #3]
 8003906:	4611      	mov	r1, r2
 8003908:	4618      	mov	r0, r3
 800390a:	f005 fc88 	bl	800921e <USB_HC_Halt>
 800390e:	e025      	b.n	800395c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	78fa      	ldrb	r2, [r7, #3]
 8003916:	4611      	mov	r1, r2
 8003918:	4618      	mov	r0, r3
 800391a:	f004 fedc 	bl	80086d6 <USB_ReadChInterrupts>
 800391e:	4603      	mov	r3, r0
 8003920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003924:	2b80      	cmp	r3, #128	; 0x80
 8003926:	d119      	bne.n	800395c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003928:	78fb      	ldrb	r3, [r7, #3]
 800392a:	015a      	lsls	r2, r3, #5
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	4413      	add	r3, r2
 8003930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003934:	461a      	mov	r2, r3
 8003936:	2380      	movs	r3, #128	; 0x80
 8003938:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800393a:	78fa      	ldrb	r2, [r7, #3]
 800393c:	6879      	ldr	r1, [r7, #4]
 800393e:	4613      	mov	r3, r2
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	1a9b      	subs	r3, r3, r2
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	440b      	add	r3, r1
 8003948:	334d      	adds	r3, #77	; 0x4d
 800394a:	2207      	movs	r2, #7
 800394c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	78fa      	ldrb	r2, [r7, #3]
 8003954:	4611      	mov	r1, r2
 8003956:	4618      	mov	r0, r3
 8003958:	f005 fc61 	bl	800921e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	78fa      	ldrb	r2, [r7, #3]
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f004 feb6 	bl	80086d6 <USB_ReadChInterrupts>
 800396a:	4603      	mov	r3, r0
 800396c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003970:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003974:	d112      	bne.n	800399c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	78fa      	ldrb	r2, [r7, #3]
 800397c:	4611      	mov	r1, r2
 800397e:	4618      	mov	r0, r3
 8003980:	f005 fc4d 	bl	800921e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003984:	78fb      	ldrb	r3, [r7, #3]
 8003986:	015a      	lsls	r2, r3, #5
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	4413      	add	r3, r2
 800398c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003990:	461a      	mov	r2, r3
 8003992:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003996:	6093      	str	r3, [r2, #8]
 8003998:	f000 bd75 	b.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	78fa      	ldrb	r2, [r7, #3]
 80039a2:	4611      	mov	r1, r2
 80039a4:	4618      	mov	r0, r3
 80039a6:	f004 fe96 	bl	80086d6 <USB_ReadChInterrupts>
 80039aa:	4603      	mov	r3, r0
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	f040 8128 	bne.w	8003c06 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80039b6:	78fb      	ldrb	r3, [r7, #3]
 80039b8:	015a      	lsls	r2, r3, #5
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	4413      	add	r3, r2
 80039be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039c2:	461a      	mov	r2, r3
 80039c4:	2320      	movs	r3, #32
 80039c6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	1a9b      	subs	r3, r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	331b      	adds	r3, #27
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d119      	bne.n	8003a12 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80039de:	78fa      	ldrb	r2, [r7, #3]
 80039e0:	6879      	ldr	r1, [r7, #4]
 80039e2:	4613      	mov	r3, r2
 80039e4:	011b      	lsls	r3, r3, #4
 80039e6:	1a9b      	subs	r3, r3, r2
 80039e8:	009b      	lsls	r3, r3, #2
 80039ea:	440b      	add	r3, r1
 80039ec:	331b      	adds	r3, #27
 80039ee:	2200      	movs	r2, #0
 80039f0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80039f2:	78fb      	ldrb	r3, [r7, #3]
 80039f4:	015a      	lsls	r2, r3, #5
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4413      	add	r3, r2
 80039fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	78fa      	ldrb	r2, [r7, #3]
 8003a02:	0151      	lsls	r1, r2, #5
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	440a      	add	r2, r1
 8003a08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003a0c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a10:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	799b      	ldrb	r3, [r3, #6]
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d01b      	beq.n	8003a52 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003a1a:	78fa      	ldrb	r2, [r7, #3]
 8003a1c:	6879      	ldr	r1, [r7, #4]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	1a9b      	subs	r3, r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	440b      	add	r3, r1
 8003a28:	3330      	adds	r3, #48	; 0x30
 8003a2a:	6819      	ldr	r1, [r3, #0]
 8003a2c:	78fb      	ldrb	r3, [r7, #3]
 8003a2e:	015a      	lsls	r2, r3, #5
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	4413      	add	r3, r2
 8003a34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a3e:	78fa      	ldrb	r2, [r7, #3]
 8003a40:	1ac9      	subs	r1, r1, r3
 8003a42:	6878      	ldr	r0, [r7, #4]
 8003a44:	4613      	mov	r3, r2
 8003a46:	011b      	lsls	r3, r3, #4
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4403      	add	r3, r0
 8003a4e:	3338      	adds	r3, #56	; 0x38
 8003a50:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003a52:	78fa      	ldrb	r2, [r7, #3]
 8003a54:	6879      	ldr	r1, [r7, #4]
 8003a56:	4613      	mov	r3, r2
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	1a9b      	subs	r3, r3, r2
 8003a5c:	009b      	lsls	r3, r3, #2
 8003a5e:	440b      	add	r3, r1
 8003a60:	334d      	adds	r3, #77	; 0x4d
 8003a62:	2201      	movs	r2, #1
 8003a64:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003a66:	78fa      	ldrb	r2, [r7, #3]
 8003a68:	6879      	ldr	r1, [r7, #4]
 8003a6a:	4613      	mov	r3, r2
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	009b      	lsls	r3, r3, #2
 8003a72:	440b      	add	r3, r1
 8003a74:	3344      	adds	r3, #68	; 0x44
 8003a76:	2200      	movs	r2, #0
 8003a78:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003a7a:	78fb      	ldrb	r3, [r7, #3]
 8003a7c:	015a      	lsls	r2, r3, #5
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	4413      	add	r3, r2
 8003a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a86:	461a      	mov	r2, r3
 8003a88:	2301      	movs	r3, #1
 8003a8a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003a8c:	78fa      	ldrb	r2, [r7, #3]
 8003a8e:	6879      	ldr	r1, [r7, #4]
 8003a90:	4613      	mov	r3, r2
 8003a92:	011b      	lsls	r3, r3, #4
 8003a94:	1a9b      	subs	r3, r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	440b      	add	r3, r1
 8003a9a:	3326      	adds	r3, #38	; 0x26
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003aa2:	78fa      	ldrb	r2, [r7, #3]
 8003aa4:	6879      	ldr	r1, [r7, #4]
 8003aa6:	4613      	mov	r3, r2
 8003aa8:	011b      	lsls	r3, r3, #4
 8003aaa:	1a9b      	subs	r3, r3, r2
 8003aac:	009b      	lsls	r3, r3, #2
 8003aae:	440b      	add	r3, r1
 8003ab0:	3326      	adds	r3, #38	; 0x26
 8003ab2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d110      	bne.n	8003ada <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	4611      	mov	r1, r2
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f005 fbac 	bl	800921e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003ac6:	78fb      	ldrb	r3, [r7, #3]
 8003ac8:	015a      	lsls	r2, r3, #5
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	4413      	add	r3, r2
 8003ace:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	2310      	movs	r3, #16
 8003ad6:	6093      	str	r3, [r2, #8]
 8003ad8:	e03d      	b.n	8003b56 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003ada:	78fa      	ldrb	r2, [r7, #3]
 8003adc:	6879      	ldr	r1, [r7, #4]
 8003ade:	4613      	mov	r3, r2
 8003ae0:	011b      	lsls	r3, r3, #4
 8003ae2:	1a9b      	subs	r3, r3, r2
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	440b      	add	r3, r1
 8003ae8:	3326      	adds	r3, #38	; 0x26
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b03      	cmp	r3, #3
 8003aee:	d00a      	beq.n	8003b06 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003af0:	78fa      	ldrb	r2, [r7, #3]
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	4613      	mov	r3, r2
 8003af6:	011b      	lsls	r3, r3, #4
 8003af8:	1a9b      	subs	r3, r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	440b      	add	r3, r1
 8003afe:	3326      	adds	r3, #38	; 0x26
 8003b00:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d127      	bne.n	8003b56 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003b06:	78fb      	ldrb	r3, [r7, #3]
 8003b08:	015a      	lsls	r2, r3, #5
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	78fa      	ldrb	r2, [r7, #3]
 8003b16:	0151      	lsls	r1, r2, #5
 8003b18:	693a      	ldr	r2, [r7, #16]
 8003b1a:	440a      	add	r2, r1
 8003b1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003b20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003b24:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003b26:	78fa      	ldrb	r2, [r7, #3]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	1a9b      	subs	r3, r3, r2
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	440b      	add	r3, r1
 8003b34:	334c      	adds	r3, #76	; 0x4c
 8003b36:	2201      	movs	r2, #1
 8003b38:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	1a9b      	subs	r3, r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	334c      	adds	r3, #76	; 0x4c
 8003b4a:	781a      	ldrb	r2, [r3, #0]
 8003b4c:	78fb      	ldrb	r3, [r7, #3]
 8003b4e:	4619      	mov	r1, r3
 8003b50:	6878      	ldr	r0, [r7, #4]
 8003b52:	f007 fecd 	bl	800b8f0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	799b      	ldrb	r3, [r3, #6]
 8003b5a:	2b01      	cmp	r3, #1
 8003b5c:	d13b      	bne.n	8003bd6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003b5e:	78fa      	ldrb	r2, [r7, #3]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4613      	mov	r3, r2
 8003b64:	011b      	lsls	r3, r3, #4
 8003b66:	1a9b      	subs	r3, r3, r2
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	440b      	add	r3, r1
 8003b6c:	3338      	adds	r3, #56	; 0x38
 8003b6e:	6819      	ldr	r1, [r3, #0]
 8003b70:	78fa      	ldrb	r2, [r7, #3]
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	4613      	mov	r3, r2
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	1a9b      	subs	r3, r3, r2
 8003b7a:	009b      	lsls	r3, r3, #2
 8003b7c:	4403      	add	r3, r0
 8003b7e:	3328      	adds	r3, #40	; 0x28
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	440b      	add	r3, r1
 8003b84:	1e59      	subs	r1, r3, #1
 8003b86:	78fa      	ldrb	r2, [r7, #3]
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	1a9b      	subs	r3, r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	4403      	add	r3, r0
 8003b94:	3328      	adds	r3, #40	; 0x28
 8003b96:	881b      	ldrh	r3, [r3, #0]
 8003b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b9c:	f003 0301 	and.w	r3, r3, #1
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8470 	beq.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003ba6:	78fa      	ldrb	r2, [r7, #3]
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	4613      	mov	r3, r2
 8003bac:	011b      	lsls	r3, r3, #4
 8003bae:	1a9b      	subs	r3, r3, r2
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	440b      	add	r3, r1
 8003bb4:	333c      	adds	r3, #60	; 0x3c
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	f083 0301 	eor.w	r3, r3, #1
 8003bbe:	b2d8      	uxtb	r0, r3
 8003bc0:	6879      	ldr	r1, [r7, #4]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	1a9b      	subs	r3, r3, r2
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	440b      	add	r3, r1
 8003bcc:	333c      	adds	r3, #60	; 0x3c
 8003bce:	4602      	mov	r2, r0
 8003bd0:	701a      	strb	r2, [r3, #0]
 8003bd2:	f000 bc58 	b.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003bd6:	78fa      	ldrb	r2, [r7, #3]
 8003bd8:	6879      	ldr	r1, [r7, #4]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	011b      	lsls	r3, r3, #4
 8003bde:	1a9b      	subs	r3, r3, r2
 8003be0:	009b      	lsls	r3, r3, #2
 8003be2:	440b      	add	r3, r1
 8003be4:	333c      	adds	r3, #60	; 0x3c
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	f083 0301 	eor.w	r3, r3, #1
 8003bee:	b2d8      	uxtb	r0, r3
 8003bf0:	6879      	ldr	r1, [r7, #4]
 8003bf2:	4613      	mov	r3, r2
 8003bf4:	011b      	lsls	r3, r3, #4
 8003bf6:	1a9b      	subs	r3, r3, r2
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	440b      	add	r3, r1
 8003bfc:	333c      	adds	r3, #60	; 0x3c
 8003bfe:	4602      	mov	r2, r0
 8003c00:	701a      	strb	r2, [r3, #0]
 8003c02:	f000 bc40 	b.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	78fa      	ldrb	r2, [r7, #3]
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f004 fd61 	bl	80086d6 <USB_ReadChInterrupts>
 8003c14:	4603      	mov	r3, r0
 8003c16:	f003 0320 	and.w	r3, r3, #32
 8003c1a:	2b20      	cmp	r3, #32
 8003c1c:	d131      	bne.n	8003c82 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	015a      	lsls	r2, r3, #5
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	4413      	add	r3, r2
 8003c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003c2a:	461a      	mov	r2, r3
 8003c2c:	2320      	movs	r3, #32
 8003c2e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003c30:	78fa      	ldrb	r2, [r7, #3]
 8003c32:	6879      	ldr	r1, [r7, #4]
 8003c34:	4613      	mov	r3, r2
 8003c36:	011b      	lsls	r3, r3, #4
 8003c38:	1a9b      	subs	r3, r3, r2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	331a      	adds	r3, #26
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	f040 841f 	bne.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003c48:	78fa      	ldrb	r2, [r7, #3]
 8003c4a:	6879      	ldr	r1, [r7, #4]
 8003c4c:	4613      	mov	r3, r2
 8003c4e:	011b      	lsls	r3, r3, #4
 8003c50:	1a9b      	subs	r3, r3, r2
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	440b      	add	r3, r1
 8003c56:	331b      	adds	r3, #27
 8003c58:	2201      	movs	r2, #1
 8003c5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003c5c:	78fa      	ldrb	r2, [r7, #3]
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	4613      	mov	r3, r2
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	1a9b      	subs	r3, r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	440b      	add	r3, r1
 8003c6a:	334d      	adds	r3, #77	; 0x4d
 8003c6c:	2203      	movs	r2, #3
 8003c6e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	78fa      	ldrb	r2, [r7, #3]
 8003c76:	4611      	mov	r1, r2
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f005 fad0 	bl	800921e <USB_HC_Halt>
 8003c7e:	f000 bc02 	b.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	78fa      	ldrb	r2, [r7, #3]
 8003c88:	4611      	mov	r1, r2
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f004 fd23 	bl	80086d6 <USB_ReadChInterrupts>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f003 0302 	and.w	r3, r3, #2
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	f040 8305 	bne.w	80042a6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003c9c:	78fb      	ldrb	r3, [r7, #3]
 8003c9e:	015a      	lsls	r2, r3, #5
 8003ca0:	693b      	ldr	r3, [r7, #16]
 8003ca2:	4413      	add	r3, r2
 8003ca4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ca8:	461a      	mov	r2, r3
 8003caa:	2302      	movs	r3, #2
 8003cac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003cae:	78fa      	ldrb	r2, [r7, #3]
 8003cb0:	6879      	ldr	r1, [r7, #4]
 8003cb2:	4613      	mov	r3, r2
 8003cb4:	011b      	lsls	r3, r3, #4
 8003cb6:	1a9b      	subs	r3, r3, r2
 8003cb8:	009b      	lsls	r3, r3, #2
 8003cba:	440b      	add	r3, r1
 8003cbc:	334d      	adds	r3, #77	; 0x4d
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d114      	bne.n	8003cee <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003cc4:	78fa      	ldrb	r2, [r7, #3]
 8003cc6:	6879      	ldr	r1, [r7, #4]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	011b      	lsls	r3, r3, #4
 8003ccc:	1a9b      	subs	r3, r3, r2
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	334d      	adds	r3, #77	; 0x4d
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cd8:	78fa      	ldrb	r2, [r7, #3]
 8003cda:	6879      	ldr	r1, [r7, #4]
 8003cdc:	4613      	mov	r3, r2
 8003cde:	011b      	lsls	r3, r3, #4
 8003ce0:	1a9b      	subs	r3, r3, r2
 8003ce2:	009b      	lsls	r3, r3, #2
 8003ce4:	440b      	add	r3, r1
 8003ce6:	334c      	adds	r3, #76	; 0x4c
 8003ce8:	2201      	movs	r2, #1
 8003cea:	701a      	strb	r2, [r3, #0]
 8003cec:	e2cc      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003cee:	78fa      	ldrb	r2, [r7, #3]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4613      	mov	r3, r2
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	1a9b      	subs	r3, r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	440b      	add	r3, r1
 8003cfc:	334d      	adds	r3, #77	; 0x4d
 8003cfe:	781b      	ldrb	r3, [r3, #0]
 8003d00:	2b06      	cmp	r3, #6
 8003d02:	d114      	bne.n	8003d2e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d04:	78fa      	ldrb	r2, [r7, #3]
 8003d06:	6879      	ldr	r1, [r7, #4]
 8003d08:	4613      	mov	r3, r2
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	1a9b      	subs	r3, r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	440b      	add	r3, r1
 8003d12:	334d      	adds	r3, #77	; 0x4d
 8003d14:	2202      	movs	r2, #2
 8003d16:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003d18:	78fa      	ldrb	r2, [r7, #3]
 8003d1a:	6879      	ldr	r1, [r7, #4]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	011b      	lsls	r3, r3, #4
 8003d20:	1a9b      	subs	r3, r3, r2
 8003d22:	009b      	lsls	r3, r3, #2
 8003d24:	440b      	add	r3, r1
 8003d26:	334c      	adds	r3, #76	; 0x4c
 8003d28:	2205      	movs	r2, #5
 8003d2a:	701a      	strb	r2, [r3, #0]
 8003d2c:	e2ac      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d2e:	78fa      	ldrb	r2, [r7, #3]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	1a9b      	subs	r3, r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	334d      	adds	r3, #77	; 0x4d
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	2b07      	cmp	r3, #7
 8003d42:	d00b      	beq.n	8003d5c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	011b      	lsls	r3, r3, #4
 8003d4c:	1a9b      	subs	r3, r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	334d      	adds	r3, #77	; 0x4d
 8003d54:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003d56:	2b09      	cmp	r3, #9
 8003d58:	f040 80a6 	bne.w	8003ea8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d5c:	78fa      	ldrb	r2, [r7, #3]
 8003d5e:	6879      	ldr	r1, [r7, #4]
 8003d60:	4613      	mov	r3, r2
 8003d62:	011b      	lsls	r3, r3, #4
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	440b      	add	r3, r1
 8003d6a:	334d      	adds	r3, #77	; 0x4d
 8003d6c:	2202      	movs	r2, #2
 8003d6e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003d70:	78fa      	ldrb	r2, [r7, #3]
 8003d72:	6879      	ldr	r1, [r7, #4]
 8003d74:	4613      	mov	r3, r2
 8003d76:	011b      	lsls	r3, r3, #4
 8003d78:	1a9b      	subs	r3, r3, r2
 8003d7a:	009b      	lsls	r3, r3, #2
 8003d7c:	440b      	add	r3, r1
 8003d7e:	3344      	adds	r3, #68	; 0x44
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	1c59      	adds	r1, r3, #1
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	4613      	mov	r3, r2
 8003d88:	011b      	lsls	r3, r3, #4
 8003d8a:	1a9b      	subs	r3, r3, r2
 8003d8c:	009b      	lsls	r3, r3, #2
 8003d8e:	4403      	add	r3, r0
 8003d90:	3344      	adds	r3, #68	; 0x44
 8003d92:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003d94:	78fa      	ldrb	r2, [r7, #3]
 8003d96:	6879      	ldr	r1, [r7, #4]
 8003d98:	4613      	mov	r3, r2
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	1a9b      	subs	r3, r3, r2
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	440b      	add	r3, r1
 8003da2:	3344      	adds	r3, #68	; 0x44
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d943      	bls.n	8003e32 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003daa:	78fa      	ldrb	r2, [r7, #3]
 8003dac:	6879      	ldr	r1, [r7, #4]
 8003dae:	4613      	mov	r3, r2
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	1a9b      	subs	r3, r3, r2
 8003db4:	009b      	lsls	r3, r3, #2
 8003db6:	440b      	add	r3, r1
 8003db8:	3344      	adds	r3, #68	; 0x44
 8003dba:	2200      	movs	r2, #0
 8003dbc:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003dbe:	78fa      	ldrb	r2, [r7, #3]
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	331a      	adds	r3, #26
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b01      	cmp	r3, #1
 8003dd2:	d123      	bne.n	8003e1c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003dd4:	78fa      	ldrb	r2, [r7, #3]
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	011b      	lsls	r3, r3, #4
 8003ddc:	1a9b      	subs	r3, r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	331b      	adds	r3, #27
 8003de4:	2200      	movs	r2, #0
 8003de6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003de8:	78fa      	ldrb	r2, [r7, #3]
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	4613      	mov	r3, r2
 8003dee:	011b      	lsls	r3, r3, #4
 8003df0:	1a9b      	subs	r3, r3, r2
 8003df2:	009b      	lsls	r3, r3, #2
 8003df4:	440b      	add	r3, r1
 8003df6:	331c      	adds	r3, #28
 8003df8:	2200      	movs	r2, #0
 8003dfa:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003dfc:	78fb      	ldrb	r3, [r7, #3]
 8003dfe:	015a      	lsls	r2, r3, #5
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	4413      	add	r3, r2
 8003e04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	0151      	lsls	r1, r2, #5
 8003e0e:	693a      	ldr	r2, [r7, #16]
 8003e10:	440a      	add	r2, r1
 8003e12:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003e16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e1a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003e1c:	78fa      	ldrb	r2, [r7, #3]
 8003e1e:	6879      	ldr	r1, [r7, #4]
 8003e20:	4613      	mov	r3, r2
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	1a9b      	subs	r3, r3, r2
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	440b      	add	r3, r1
 8003e2a:	334c      	adds	r3, #76	; 0x4c
 8003e2c:	2204      	movs	r2, #4
 8003e2e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003e30:	e229      	b.n	8004286 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e32:	78fa      	ldrb	r2, [r7, #3]
 8003e34:	6879      	ldr	r1, [r7, #4]
 8003e36:	4613      	mov	r3, r2
 8003e38:	011b      	lsls	r3, r3, #4
 8003e3a:	1a9b      	subs	r3, r3, r2
 8003e3c:	009b      	lsls	r3, r3, #2
 8003e3e:	440b      	add	r3, r1
 8003e40:	334c      	adds	r3, #76	; 0x4c
 8003e42:	2202      	movs	r2, #2
 8003e44:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e46:	78fa      	ldrb	r2, [r7, #3]
 8003e48:	6879      	ldr	r1, [r7, #4]
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	011b      	lsls	r3, r3, #4
 8003e4e:	1a9b      	subs	r3, r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	3326      	adds	r3, #38	; 0x26
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00b      	beq.n	8003e74 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e5c:	78fa      	ldrb	r2, [r7, #3]
 8003e5e:	6879      	ldr	r1, [r7, #4]
 8003e60:	4613      	mov	r3, r2
 8003e62:	011b      	lsls	r3, r3, #4
 8003e64:	1a9b      	subs	r3, r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	440b      	add	r3, r1
 8003e6a:	3326      	adds	r3, #38	; 0x26
 8003e6c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	f040 8209 	bne.w	8004286 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e74:	78fb      	ldrb	r3, [r7, #3]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003e8a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003e92:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e94:	78fb      	ldrb	r3, [r7, #3]
 8003e96:	015a      	lsls	r2, r3, #5
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ea6:	e1ee      	b.n	8004286 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334d      	adds	r3, #77	; 0x4d
 8003eb8:	781b      	ldrb	r3, [r3, #0]
 8003eba:	2b05      	cmp	r3, #5
 8003ebc:	f040 80c8 	bne.w	8004050 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ec0:	78fa      	ldrb	r2, [r7, #3]
 8003ec2:	6879      	ldr	r1, [r7, #4]
 8003ec4:	4613      	mov	r3, r2
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	1a9b      	subs	r3, r3, r2
 8003eca:	009b      	lsls	r3, r3, #2
 8003ecc:	440b      	add	r3, r1
 8003ece:	334d      	adds	r3, #77	; 0x4d
 8003ed0:	2202      	movs	r2, #2
 8003ed2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003ed4:	78fa      	ldrb	r2, [r7, #3]
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	331b      	adds	r3, #27
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	f040 81ce 	bne.w	8004288 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003eec:	78fa      	ldrb	r2, [r7, #3]
 8003eee:	6879      	ldr	r1, [r7, #4]
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	1a9b      	subs	r3, r3, r2
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	440b      	add	r3, r1
 8003efa:	3326      	adds	r3, #38	; 0x26
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b03      	cmp	r3, #3
 8003f00:	d16b      	bne.n	8003fda <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003f02:	78fa      	ldrb	r2, [r7, #3]
 8003f04:	6879      	ldr	r1, [r7, #4]
 8003f06:	4613      	mov	r3, r2
 8003f08:	011b      	lsls	r3, r3, #4
 8003f0a:	1a9b      	subs	r3, r3, r2
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	440b      	add	r3, r1
 8003f10:	3348      	adds	r3, #72	; 0x48
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	1c59      	adds	r1, r3, #1
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4403      	add	r3, r0
 8003f22:	3348      	adds	r3, #72	; 0x48
 8003f24:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003f26:	78fa      	ldrb	r2, [r7, #3]
 8003f28:	6879      	ldr	r1, [r7, #4]
 8003f2a:	4613      	mov	r3, r2
 8003f2c:	011b      	lsls	r3, r3, #4
 8003f2e:	1a9b      	subs	r3, r3, r2
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	440b      	add	r3, r1
 8003f34:	3348      	adds	r3, #72	; 0x48
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2b02      	cmp	r3, #2
 8003f3a:	d943      	bls.n	8003fc4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003f3c:	78fa      	ldrb	r2, [r7, #3]
 8003f3e:	6879      	ldr	r1, [r7, #4]
 8003f40:	4613      	mov	r3, r2
 8003f42:	011b      	lsls	r3, r3, #4
 8003f44:	1a9b      	subs	r3, r3, r2
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	440b      	add	r3, r1
 8003f4a:	3348      	adds	r3, #72	; 0x48
 8003f4c:	2200      	movs	r2, #0
 8003f4e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003f50:	78fa      	ldrb	r2, [r7, #3]
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	4613      	mov	r3, r2
 8003f56:	011b      	lsls	r3, r3, #4
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	331b      	adds	r3, #27
 8003f60:	2200      	movs	r2, #0
 8003f62:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	3344      	adds	r3, #68	; 0x44
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d809      	bhi.n	8003f8e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	331c      	adds	r3, #28
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f8e:	78fb      	ldrb	r3, [r7, #3]
 8003f90:	015a      	lsls	r2, r3, #5
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	4413      	add	r3, r2
 8003f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	78fa      	ldrb	r2, [r7, #3]
 8003f9e:	0151      	lsls	r1, r2, #5
 8003fa0:	693a      	ldr	r2, [r7, #16]
 8003fa2:	440a      	add	r2, r1
 8003fa4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fac:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fae:	78fa      	ldrb	r2, [r7, #3]
 8003fb0:	6879      	ldr	r1, [r7, #4]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	011b      	lsls	r3, r3, #4
 8003fb6:	1a9b      	subs	r3, r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	440b      	add	r3, r1
 8003fbc:	334c      	adds	r3, #76	; 0x4c
 8003fbe:	2204      	movs	r2, #4
 8003fc0:	701a      	strb	r2, [r3, #0]
 8003fc2:	e014      	b.n	8003fee <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fc4:	78fa      	ldrb	r2, [r7, #3]
 8003fc6:	6879      	ldr	r1, [r7, #4]
 8003fc8:	4613      	mov	r3, r2
 8003fca:	011b      	lsls	r3, r3, #4
 8003fcc:	1a9b      	subs	r3, r3, r2
 8003fce:	009b      	lsls	r3, r3, #2
 8003fd0:	440b      	add	r3, r1
 8003fd2:	334c      	adds	r3, #76	; 0x4c
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	701a      	strb	r2, [r3, #0]
 8003fd8:	e009      	b.n	8003fee <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003fda:	78fa      	ldrb	r2, [r7, #3]
 8003fdc:	6879      	ldr	r1, [r7, #4]
 8003fde:	4613      	mov	r3, r2
 8003fe0:	011b      	lsls	r3, r3, #4
 8003fe2:	1a9b      	subs	r3, r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	440b      	add	r3, r1
 8003fe8:	334c      	adds	r3, #76	; 0x4c
 8003fea:	2202      	movs	r2, #2
 8003fec:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fee:	78fa      	ldrb	r2, [r7, #3]
 8003ff0:	6879      	ldr	r1, [r7, #4]
 8003ff2:	4613      	mov	r3, r2
 8003ff4:	011b      	lsls	r3, r3, #4
 8003ff6:	1a9b      	subs	r3, r3, r2
 8003ff8:	009b      	lsls	r3, r3, #2
 8003ffa:	440b      	add	r3, r1
 8003ffc:	3326      	adds	r3, #38	; 0x26
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00b      	beq.n	800401c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004004:	78fa      	ldrb	r2, [r7, #3]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	3326      	adds	r3, #38	; 0x26
 8004014:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004016:	2b02      	cmp	r3, #2
 8004018:	f040 8136 	bne.w	8004288 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800401c:	78fb      	ldrb	r3, [r7, #3]
 800401e:	015a      	lsls	r2, r3, #5
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	4413      	add	r3, r2
 8004024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004032:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800403a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800403c:	78fb      	ldrb	r3, [r7, #3]
 800403e:	015a      	lsls	r2, r3, #5
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4413      	add	r3, r2
 8004044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004048:	461a      	mov	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	6013      	str	r3, [r2, #0]
 800404e:	e11b      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004050:	78fa      	ldrb	r2, [r7, #3]
 8004052:	6879      	ldr	r1, [r7, #4]
 8004054:	4613      	mov	r3, r2
 8004056:	011b      	lsls	r3, r3, #4
 8004058:	1a9b      	subs	r3, r3, r2
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	440b      	add	r3, r1
 800405e:	334d      	adds	r3, #77	; 0x4d
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	2b03      	cmp	r3, #3
 8004064:	f040 8081 	bne.w	800416a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004068:	78fa      	ldrb	r2, [r7, #3]
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	4613      	mov	r3, r2
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	1a9b      	subs	r3, r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	334d      	adds	r3, #77	; 0x4d
 8004078:	2202      	movs	r2, #2
 800407a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800407c:	78fa      	ldrb	r2, [r7, #3]
 800407e:	6879      	ldr	r1, [r7, #4]
 8004080:	4613      	mov	r3, r2
 8004082:	011b      	lsls	r3, r3, #4
 8004084:	1a9b      	subs	r3, r3, r2
 8004086:	009b      	lsls	r3, r3, #2
 8004088:	440b      	add	r3, r1
 800408a:	331b      	adds	r3, #27
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	2b01      	cmp	r3, #1
 8004090:	f040 80fa 	bne.w	8004288 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	6879      	ldr	r1, [r7, #4]
 8004098:	4613      	mov	r3, r2
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	1a9b      	subs	r3, r3, r2
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	440b      	add	r3, r1
 80040a2:	334c      	adds	r3, #76	; 0x4c
 80040a4:	2202      	movs	r2, #2
 80040a6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80040a8:	78fb      	ldrb	r3, [r7, #3]
 80040aa:	015a      	lsls	r2, r3, #5
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	4413      	add	r3, r2
 80040b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	78fa      	ldrb	r2, [r7, #3]
 80040b8:	0151      	lsls	r1, r2, #5
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	440a      	add	r2, r1
 80040be:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040c6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 80040c8:	78fb      	ldrb	r3, [r7, #3]
 80040ca:	015a      	lsls	r2, r3, #5
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	4413      	add	r3, r2
 80040d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	78fa      	ldrb	r2, [r7, #3]
 80040d8:	0151      	lsls	r1, r2, #5
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	440a      	add	r2, r1
 80040de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80040e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80040e8:	78fb      	ldrb	r3, [r7, #3]
 80040ea:	015a      	lsls	r2, r3, #5
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	4413      	add	r3, r2
 80040f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	78fa      	ldrb	r2, [r7, #3]
 80040f8:	0151      	lsls	r1, r2, #5
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	440a      	add	r2, r1
 80040fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004102:	f023 0320 	bic.w	r3, r3, #32
 8004106:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004108:	78fa      	ldrb	r2, [r7, #3]
 800410a:	6879      	ldr	r1, [r7, #4]
 800410c:	4613      	mov	r3, r2
 800410e:	011b      	lsls	r3, r3, #4
 8004110:	1a9b      	subs	r3, r3, r2
 8004112:	009b      	lsls	r3, r3, #2
 8004114:	440b      	add	r3, r1
 8004116:	3326      	adds	r3, #38	; 0x26
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800411e:	78fa      	ldrb	r2, [r7, #3]
 8004120:	6879      	ldr	r1, [r7, #4]
 8004122:	4613      	mov	r3, r2
 8004124:	011b      	lsls	r3, r3, #4
 8004126:	1a9b      	subs	r3, r3, r2
 8004128:	009b      	lsls	r3, r3, #2
 800412a:	440b      	add	r3, r1
 800412c:	3326      	adds	r3, #38	; 0x26
 800412e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004130:	2b02      	cmp	r3, #2
 8004132:	f040 80a9 	bne.w	8004288 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004136:	78fb      	ldrb	r3, [r7, #3]
 8004138:	015a      	lsls	r2, r3, #5
 800413a:	693b      	ldr	r3, [r7, #16]
 800413c:	4413      	add	r3, r2
 800413e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800414c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004154:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004156:	78fb      	ldrb	r3, [r7, #3]
 8004158:	015a      	lsls	r2, r3, #5
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	4413      	add	r3, r2
 800415e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004162:	461a      	mov	r2, r3
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6013      	str	r3, [r2, #0]
 8004168:	e08e      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800416a:	78fa      	ldrb	r2, [r7, #3]
 800416c:	6879      	ldr	r1, [r7, #4]
 800416e:	4613      	mov	r3, r2
 8004170:	011b      	lsls	r3, r3, #4
 8004172:	1a9b      	subs	r3, r3, r2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	440b      	add	r3, r1
 8004178:	334d      	adds	r3, #77	; 0x4d
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	2b04      	cmp	r3, #4
 800417e:	d143      	bne.n	8004208 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004180:	78fa      	ldrb	r2, [r7, #3]
 8004182:	6879      	ldr	r1, [r7, #4]
 8004184:	4613      	mov	r3, r2
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	1a9b      	subs	r3, r3, r2
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	440b      	add	r3, r1
 800418e:	334d      	adds	r3, #77	; 0x4d
 8004190:	2202      	movs	r2, #2
 8004192:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004194:	78fa      	ldrb	r2, [r7, #3]
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	334c      	adds	r3, #76	; 0x4c
 80041a4:	2202      	movs	r2, #2
 80041a6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4613      	mov	r3, r2
 80041ae:	011b      	lsls	r3, r3, #4
 80041b0:	1a9b      	subs	r3, r3, r2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	440b      	add	r3, r1
 80041b6:	3326      	adds	r3, #38	; 0x26
 80041b8:	781b      	ldrb	r3, [r3, #0]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	3326      	adds	r3, #38	; 0x26
 80041ce:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041d0:	2b02      	cmp	r3, #2
 80041d2:	d159      	bne.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80041d4:	78fb      	ldrb	r3, [r7, #3]
 80041d6:	015a      	lsls	r2, r3, #5
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	4413      	add	r3, r2
 80041dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80041ea:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80041f2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80041f4:	78fb      	ldrb	r3, [r7, #3]
 80041f6:	015a      	lsls	r2, r3, #5
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	4413      	add	r3, r2
 80041fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004200:	461a      	mov	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	e03f      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004208:	78fa      	ldrb	r2, [r7, #3]
 800420a:	6879      	ldr	r1, [r7, #4]
 800420c:	4613      	mov	r3, r2
 800420e:	011b      	lsls	r3, r3, #4
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	009b      	lsls	r3, r3, #2
 8004214:	440b      	add	r3, r1
 8004216:	334d      	adds	r3, #77	; 0x4d
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	2b08      	cmp	r3, #8
 800421c:	d126      	bne.n	800426c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800421e:	78fa      	ldrb	r2, [r7, #3]
 8004220:	6879      	ldr	r1, [r7, #4]
 8004222:	4613      	mov	r3, r2
 8004224:	011b      	lsls	r3, r3, #4
 8004226:	1a9b      	subs	r3, r3, r2
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	440b      	add	r3, r1
 800422c:	334d      	adds	r3, #77	; 0x4d
 800422e:	2202      	movs	r2, #2
 8004230:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	6879      	ldr	r1, [r7, #4]
 8004236:	4613      	mov	r3, r2
 8004238:	011b      	lsls	r3, r3, #4
 800423a:	1a9b      	subs	r3, r3, r2
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	440b      	add	r3, r1
 8004240:	3344      	adds	r3, #68	; 0x44
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	1c59      	adds	r1, r3, #1
 8004246:	6878      	ldr	r0, [r7, #4]
 8004248:	4613      	mov	r3, r2
 800424a:	011b      	lsls	r3, r3, #4
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	009b      	lsls	r3, r3, #2
 8004250:	4403      	add	r3, r0
 8004252:	3344      	adds	r3, #68	; 0x44
 8004254:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004256:	78fa      	ldrb	r2, [r7, #3]
 8004258:	6879      	ldr	r1, [r7, #4]
 800425a:	4613      	mov	r3, r2
 800425c:	011b      	lsls	r3, r3, #4
 800425e:	1a9b      	subs	r3, r3, r2
 8004260:	009b      	lsls	r3, r3, #2
 8004262:	440b      	add	r3, r1
 8004264:	334c      	adds	r3, #76	; 0x4c
 8004266:	2204      	movs	r2, #4
 8004268:	701a      	strb	r2, [r3, #0]
 800426a:	e00d      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800426c:	78fa      	ldrb	r2, [r7, #3]
 800426e:	6879      	ldr	r1, [r7, #4]
 8004270:	4613      	mov	r3, r2
 8004272:	011b      	lsls	r3, r3, #4
 8004274:	1a9b      	subs	r3, r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	440b      	add	r3, r1
 800427a:	334d      	adds	r3, #77	; 0x4d
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	2b02      	cmp	r3, #2
 8004280:	f000 8100 	beq.w	8004484 <HCD_HC_IN_IRQHandler+0xcca>
 8004284:	e000      	b.n	8004288 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004286:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004288:	78fa      	ldrb	r2, [r7, #3]
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	334c      	adds	r3, #76	; 0x4c
 8004298:	781a      	ldrb	r2, [r3, #0]
 800429a:	78fb      	ldrb	r3, [r7, #3]
 800429c:	4619      	mov	r1, r3
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f007 fb26 	bl	800b8f0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80042a4:	e0ef      	b.n	8004486 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	78fa      	ldrb	r2, [r7, #3]
 80042ac:	4611      	mov	r1, r2
 80042ae:	4618      	mov	r0, r3
 80042b0:	f004 fa11 	bl	80086d6 <USB_ReadChInterrupts>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042ba:	2b40      	cmp	r3, #64	; 0x40
 80042bc:	d12f      	bne.n	800431e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80042be:	78fb      	ldrb	r3, [r7, #3]
 80042c0:	015a      	lsls	r2, r3, #5
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	4413      	add	r3, r2
 80042c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042ca:	461a      	mov	r2, r3
 80042cc:	2340      	movs	r3, #64	; 0x40
 80042ce:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80042d0:	78fa      	ldrb	r2, [r7, #3]
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4613      	mov	r3, r2
 80042d6:	011b      	lsls	r3, r3, #4
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	440b      	add	r3, r1
 80042de:	334d      	adds	r3, #77	; 0x4d
 80042e0:	2205      	movs	r2, #5
 80042e2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80042e4:	78fa      	ldrb	r2, [r7, #3]
 80042e6:	6879      	ldr	r1, [r7, #4]
 80042e8:	4613      	mov	r3, r2
 80042ea:	011b      	lsls	r3, r3, #4
 80042ec:	1a9b      	subs	r3, r3, r2
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	440b      	add	r3, r1
 80042f2:	331a      	adds	r3, #26
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d109      	bne.n	800430e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80042fa:	78fa      	ldrb	r2, [r7, #3]
 80042fc:	6879      	ldr	r1, [r7, #4]
 80042fe:	4613      	mov	r3, r2
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	1a9b      	subs	r3, r3, r2
 8004304:	009b      	lsls	r3, r3, #2
 8004306:	440b      	add	r3, r1
 8004308:	3344      	adds	r3, #68	; 0x44
 800430a:	2200      	movs	r2, #0
 800430c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	78fa      	ldrb	r2, [r7, #3]
 8004314:	4611      	mov	r1, r2
 8004316:	4618      	mov	r0, r3
 8004318:	f004 ff81 	bl	800921e <USB_HC_Halt>
 800431c:	e0b3      	b.n	8004486 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	78fa      	ldrb	r2, [r7, #3]
 8004324:	4611      	mov	r1, r2
 8004326:	4618      	mov	r0, r3
 8004328:	f004 f9d5 	bl	80086d6 <USB_ReadChInterrupts>
 800432c:	4603      	mov	r3, r0
 800432e:	f003 0310 	and.w	r3, r3, #16
 8004332:	2b10      	cmp	r3, #16
 8004334:	f040 80a7 	bne.w	8004486 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004338:	78fa      	ldrb	r2, [r7, #3]
 800433a:	6879      	ldr	r1, [r7, #4]
 800433c:	4613      	mov	r3, r2
 800433e:	011b      	lsls	r3, r3, #4
 8004340:	1a9b      	subs	r3, r3, r2
 8004342:	009b      	lsls	r3, r3, #2
 8004344:	440b      	add	r3, r1
 8004346:	3326      	adds	r3, #38	; 0x26
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	2b03      	cmp	r3, #3
 800434c:	d11b      	bne.n	8004386 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800434e:	78fa      	ldrb	r2, [r7, #3]
 8004350:	6879      	ldr	r1, [r7, #4]
 8004352:	4613      	mov	r3, r2
 8004354:	011b      	lsls	r3, r3, #4
 8004356:	1a9b      	subs	r3, r3, r2
 8004358:	009b      	lsls	r3, r3, #2
 800435a:	440b      	add	r3, r1
 800435c:	3344      	adds	r3, #68	; 0x44
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004362:	78fa      	ldrb	r2, [r7, #3]
 8004364:	6879      	ldr	r1, [r7, #4]
 8004366:	4613      	mov	r3, r2
 8004368:	011b      	lsls	r3, r3, #4
 800436a:	1a9b      	subs	r3, r3, r2
 800436c:	009b      	lsls	r3, r3, #2
 800436e:	440b      	add	r3, r1
 8004370:	334d      	adds	r3, #77	; 0x4d
 8004372:	2204      	movs	r2, #4
 8004374:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	4611      	mov	r1, r2
 800437e:	4618      	mov	r0, r3
 8004380:	f004 ff4d 	bl	800921e <USB_HC_Halt>
 8004384:	e03f      	b.n	8004406 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004386:	78fa      	ldrb	r2, [r7, #3]
 8004388:	6879      	ldr	r1, [r7, #4]
 800438a:	4613      	mov	r3, r2
 800438c:	011b      	lsls	r3, r3, #4
 800438e:	1a9b      	subs	r3, r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	440b      	add	r3, r1
 8004394:	3326      	adds	r3, #38	; 0x26
 8004396:	781b      	ldrb	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d00a      	beq.n	80043b2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800439c:	78fa      	ldrb	r2, [r7, #3]
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	4613      	mov	r3, r2
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	1a9b      	subs	r3, r3, r2
 80043a6:	009b      	lsls	r3, r3, #2
 80043a8:	440b      	add	r3, r1
 80043aa:	3326      	adds	r3, #38	; 0x26
 80043ac:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043ae:	2b02      	cmp	r3, #2
 80043b0:	d129      	bne.n	8004406 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80043b2:	78fa      	ldrb	r2, [r7, #3]
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	440b      	add	r3, r1
 80043c0:	3344      	adds	r3, #68	; 0x44
 80043c2:	2200      	movs	r2, #0
 80043c4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	799b      	ldrb	r3, [r3, #6]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00a      	beq.n	80043e4 <HCD_HC_IN_IRQHandler+0xc2a>
 80043ce:	78fa      	ldrb	r2, [r7, #3]
 80043d0:	6879      	ldr	r1, [r7, #4]
 80043d2:	4613      	mov	r3, r2
 80043d4:	011b      	lsls	r3, r3, #4
 80043d6:	1a9b      	subs	r3, r3, r2
 80043d8:	009b      	lsls	r3, r3, #2
 80043da:	440b      	add	r3, r1
 80043dc:	331b      	adds	r3, #27
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d110      	bne.n	8004406 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80043e4:	78fa      	ldrb	r2, [r7, #3]
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	4613      	mov	r3, r2
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	1a9b      	subs	r3, r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	440b      	add	r3, r1
 80043f2:	334d      	adds	r3, #77	; 0x4d
 80043f4:	2204      	movs	r2, #4
 80043f6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	78fa      	ldrb	r2, [r7, #3]
 80043fe:	4611      	mov	r1, r2
 8004400:	4618      	mov	r0, r3
 8004402:	f004 ff0c 	bl	800921e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004406:	78fa      	ldrb	r2, [r7, #3]
 8004408:	6879      	ldr	r1, [r7, #4]
 800440a:	4613      	mov	r3, r2
 800440c:	011b      	lsls	r3, r3, #4
 800440e:	1a9b      	subs	r3, r3, r2
 8004410:	009b      	lsls	r3, r3, #2
 8004412:	440b      	add	r3, r1
 8004414:	331b      	adds	r3, #27
 8004416:	781b      	ldrb	r3, [r3, #0]
 8004418:	2b01      	cmp	r3, #1
 800441a:	d129      	bne.n	8004470 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800441c:	78fa      	ldrb	r2, [r7, #3]
 800441e:	6879      	ldr	r1, [r7, #4]
 8004420:	4613      	mov	r3, r2
 8004422:	011b      	lsls	r3, r3, #4
 8004424:	1a9b      	subs	r3, r3, r2
 8004426:	009b      	lsls	r3, r3, #2
 8004428:	440b      	add	r3, r1
 800442a:	331b      	adds	r3, #27
 800442c:	2200      	movs	r2, #0
 800442e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004430:	78fb      	ldrb	r3, [r7, #3]
 8004432:	015a      	lsls	r2, r3, #5
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	4413      	add	r3, r2
 8004438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	0151      	lsls	r1, r2, #5
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	440a      	add	r2, r1
 8004446:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800444a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800444e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	015a      	lsls	r2, r3, #5
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	4413      	add	r3, r2
 8004458:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	78fa      	ldrb	r2, [r7, #3]
 8004460:	0151      	lsls	r1, r2, #5
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	440a      	add	r2, r1
 8004466:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800446a:	f043 0320 	orr.w	r3, r3, #32
 800446e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004470:	78fb      	ldrb	r3, [r7, #3]
 8004472:	015a      	lsls	r2, r3, #5
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	4413      	add	r3, r2
 8004478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800447c:	461a      	mov	r2, r3
 800447e:	2310      	movs	r3, #16
 8004480:	6093      	str	r3, [r2, #8]
 8004482:	e000      	b.n	8004486 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004484:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004486:	3718      	adds	r7, #24
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b086      	sub	sp, #24
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	78fa      	ldrb	r2, [r7, #3]
 80044a8:	4611      	mov	r1, r2
 80044aa:	4618      	mov	r0, r3
 80044ac:	f004 f913 	bl	80086d6 <USB_ReadChInterrupts>
 80044b0:	4603      	mov	r3, r0
 80044b2:	f003 0304 	and.w	r3, r3, #4
 80044b6:	2b04      	cmp	r3, #4
 80044b8:	d11b      	bne.n	80044f2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80044ba:	78fb      	ldrb	r3, [r7, #3]
 80044bc:	015a      	lsls	r2, r3, #5
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044c6:	461a      	mov	r2, r3
 80044c8:	2304      	movs	r3, #4
 80044ca:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80044cc:	78fa      	ldrb	r2, [r7, #3]
 80044ce:	6879      	ldr	r1, [r7, #4]
 80044d0:	4613      	mov	r3, r2
 80044d2:	011b      	lsls	r3, r3, #4
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	440b      	add	r3, r1
 80044da:	334d      	adds	r3, #77	; 0x4d
 80044dc:	2207      	movs	r2, #7
 80044de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	78fa      	ldrb	r2, [r7, #3]
 80044e6:	4611      	mov	r1, r2
 80044e8:	4618      	mov	r0, r3
 80044ea:	f004 fe98 	bl	800921e <USB_HC_Halt>
 80044ee:	f000 bc6f 	b.w	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	78fa      	ldrb	r2, [r7, #3]
 80044f8:	4611      	mov	r1, r2
 80044fa:	4618      	mov	r0, r3
 80044fc:	f004 f8eb 	bl	80086d6 <USB_ReadChInterrupts>
 8004500:	4603      	mov	r3, r0
 8004502:	f003 0320 	and.w	r3, r3, #32
 8004506:	2b20      	cmp	r3, #32
 8004508:	f040 8082 	bne.w	8004610 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800450c:	78fb      	ldrb	r3, [r7, #3]
 800450e:	015a      	lsls	r2, r3, #5
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	4413      	add	r3, r2
 8004514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004518:	461a      	mov	r2, r3
 800451a:	2320      	movs	r3, #32
 800451c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	3319      	adds	r3, #25
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	2b01      	cmp	r3, #1
 8004532:	d124      	bne.n	800457e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004534:	78fa      	ldrb	r2, [r7, #3]
 8004536:	6879      	ldr	r1, [r7, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	011b      	lsls	r3, r3, #4
 800453c:	1a9b      	subs	r3, r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	440b      	add	r3, r1
 8004542:	3319      	adds	r3, #25
 8004544:	2200      	movs	r2, #0
 8004546:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004548:	78fa      	ldrb	r2, [r7, #3]
 800454a:	6879      	ldr	r1, [r7, #4]
 800454c:	4613      	mov	r3, r2
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	1a9b      	subs	r3, r3, r2
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	440b      	add	r3, r1
 8004556:	334c      	adds	r3, #76	; 0x4c
 8004558:	2202      	movs	r2, #2
 800455a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800455c:	78fa      	ldrb	r2, [r7, #3]
 800455e:	6879      	ldr	r1, [r7, #4]
 8004560:	4613      	mov	r3, r2
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	1a9b      	subs	r3, r3, r2
 8004566:	009b      	lsls	r3, r3, #2
 8004568:	440b      	add	r3, r1
 800456a:	334d      	adds	r3, #77	; 0x4d
 800456c:	2203      	movs	r2, #3
 800456e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	78fa      	ldrb	r2, [r7, #3]
 8004576:	4611      	mov	r1, r2
 8004578:	4618      	mov	r0, r3
 800457a:	f004 fe50 	bl	800921e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800457e:	78fa      	ldrb	r2, [r7, #3]
 8004580:	6879      	ldr	r1, [r7, #4]
 8004582:	4613      	mov	r3, r2
 8004584:	011b      	lsls	r3, r3, #4
 8004586:	1a9b      	subs	r3, r3, r2
 8004588:	009b      	lsls	r3, r3, #2
 800458a:	440b      	add	r3, r1
 800458c:	331a      	adds	r3, #26
 800458e:	781b      	ldrb	r3, [r3, #0]
 8004590:	2b01      	cmp	r3, #1
 8004592:	f040 841d 	bne.w	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
 8004596:	78fa      	ldrb	r2, [r7, #3]
 8004598:	6879      	ldr	r1, [r7, #4]
 800459a:	4613      	mov	r3, r2
 800459c:	011b      	lsls	r3, r3, #4
 800459e:	1a9b      	subs	r3, r3, r2
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	440b      	add	r3, r1
 80045a4:	331b      	adds	r3, #27
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f040 8411 	bne.w	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80045ae:	78fa      	ldrb	r2, [r7, #3]
 80045b0:	6879      	ldr	r1, [r7, #4]
 80045b2:	4613      	mov	r3, r2
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	1a9b      	subs	r3, r3, r2
 80045b8:	009b      	lsls	r3, r3, #2
 80045ba:	440b      	add	r3, r1
 80045bc:	3326      	adds	r3, #38	; 0x26
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d009      	beq.n	80045d8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80045c4:	78fa      	ldrb	r2, [r7, #3]
 80045c6:	6879      	ldr	r1, [r7, #4]
 80045c8:	4613      	mov	r3, r2
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	1a9b      	subs	r3, r3, r2
 80045ce:	009b      	lsls	r3, r3, #2
 80045d0:	440b      	add	r3, r1
 80045d2:	331b      	adds	r3, #27
 80045d4:	2201      	movs	r2, #1
 80045d6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80045d8:	78fa      	ldrb	r2, [r7, #3]
 80045da:	6879      	ldr	r1, [r7, #4]
 80045dc:	4613      	mov	r3, r2
 80045de:	011b      	lsls	r3, r3, #4
 80045e0:	1a9b      	subs	r3, r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	440b      	add	r3, r1
 80045e6:	334d      	adds	r3, #77	; 0x4d
 80045e8:	2203      	movs	r2, #3
 80045ea:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	78fa      	ldrb	r2, [r7, #3]
 80045f2:	4611      	mov	r1, r2
 80045f4:	4618      	mov	r0, r3
 80045f6:	f004 fe12 	bl	800921e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80045fa:	78fa      	ldrb	r2, [r7, #3]
 80045fc:	6879      	ldr	r1, [r7, #4]
 80045fe:	4613      	mov	r3, r2
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	1a9b      	subs	r3, r3, r2
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	440b      	add	r3, r1
 8004608:	3344      	adds	r3, #68	; 0x44
 800460a:	2200      	movs	r2, #0
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	e3df      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	78fa      	ldrb	r2, [r7, #3]
 8004616:	4611      	mov	r1, r2
 8004618:	4618      	mov	r0, r3
 800461a:	f004 f85c 	bl	80086d6 <USB_ReadChInterrupts>
 800461e:	4603      	mov	r3, r0
 8004620:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004624:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004628:	d111      	bne.n	800464e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800462a:	78fb      	ldrb	r3, [r7, #3]
 800462c:	015a      	lsls	r2, r3, #5
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	4413      	add	r3, r2
 8004632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004636:	461a      	mov	r2, r3
 8004638:	f44f 7300 	mov.w	r3, #512	; 0x200
 800463c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	78fa      	ldrb	r2, [r7, #3]
 8004644:	4611      	mov	r1, r2
 8004646:	4618      	mov	r0, r3
 8004648:	f004 fde9 	bl	800921e <USB_HC_Halt>
 800464c:	e3c0      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	4611      	mov	r1, r2
 8004656:	4618      	mov	r0, r3
 8004658:	f004 f83d 	bl	80086d6 <USB_ReadChInterrupts>
 800465c:	4603      	mov	r3, r0
 800465e:	f003 0301 	and.w	r3, r3, #1
 8004662:	2b01      	cmp	r3, #1
 8004664:	d168      	bne.n	8004738 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004666:	78fa      	ldrb	r2, [r7, #3]
 8004668:	6879      	ldr	r1, [r7, #4]
 800466a:	4613      	mov	r3, r2
 800466c:	011b      	lsls	r3, r3, #4
 800466e:	1a9b      	subs	r3, r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	440b      	add	r3, r1
 8004674:	3344      	adds	r3, #68	; 0x44
 8004676:	2200      	movs	r2, #0
 8004678:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	78fa      	ldrb	r2, [r7, #3]
 8004680:	4611      	mov	r1, r2
 8004682:	4618      	mov	r0, r3
 8004684:	f004 f827 	bl	80086d6 <USB_ReadChInterrupts>
 8004688:	4603      	mov	r3, r0
 800468a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800468e:	2b40      	cmp	r3, #64	; 0x40
 8004690:	d112      	bne.n	80046b8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004692:	78fa      	ldrb	r2, [r7, #3]
 8004694:	6879      	ldr	r1, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	011b      	lsls	r3, r3, #4
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	3319      	adds	r3, #25
 80046a2:	2201      	movs	r2, #1
 80046a4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80046a6:	78fb      	ldrb	r3, [r7, #3]
 80046a8:	015a      	lsls	r2, r3, #5
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	4413      	add	r3, r2
 80046ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046b2:	461a      	mov	r2, r3
 80046b4:	2340      	movs	r3, #64	; 0x40
 80046b6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80046b8:	78fa      	ldrb	r2, [r7, #3]
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	4613      	mov	r3, r2
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	1a9b      	subs	r3, r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	331b      	adds	r3, #27
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d019      	beq.n	8004702 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80046ce:	78fa      	ldrb	r2, [r7, #3]
 80046d0:	6879      	ldr	r1, [r7, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	011b      	lsls	r3, r3, #4
 80046d6:	1a9b      	subs	r3, r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	440b      	add	r3, r1
 80046dc:	331b      	adds	r3, #27
 80046de:	2200      	movs	r2, #0
 80046e0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80046e2:	78fb      	ldrb	r3, [r7, #3]
 80046e4:	015a      	lsls	r2, r3, #5
 80046e6:	693b      	ldr	r3, [r7, #16]
 80046e8:	4413      	add	r3, r2
 80046ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	78fa      	ldrb	r2, [r7, #3]
 80046f2:	0151      	lsls	r1, r2, #5
 80046f4:	693a      	ldr	r2, [r7, #16]
 80046f6:	440a      	add	r2, r1
 80046f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80046fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004700:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8004702:	78fb      	ldrb	r3, [r7, #3]
 8004704:	015a      	lsls	r2, r3, #5
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	4413      	add	r3, r2
 800470a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800470e:	461a      	mov	r2, r3
 8004710:	2301      	movs	r3, #1
 8004712:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004714:	78fa      	ldrb	r2, [r7, #3]
 8004716:	6879      	ldr	r1, [r7, #4]
 8004718:	4613      	mov	r3, r2
 800471a:	011b      	lsls	r3, r3, #4
 800471c:	1a9b      	subs	r3, r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	440b      	add	r3, r1
 8004722:	334d      	adds	r3, #77	; 0x4d
 8004724:	2201      	movs	r2, #1
 8004726:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	78fa      	ldrb	r2, [r7, #3]
 800472e:	4611      	mov	r1, r2
 8004730:	4618      	mov	r0, r3
 8004732:	f004 fd74 	bl	800921e <USB_HC_Halt>
 8004736:	e34b      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	78fa      	ldrb	r2, [r7, #3]
 800473e:	4611      	mov	r1, r2
 8004740:	4618      	mov	r0, r3
 8004742:	f003 ffc8 	bl	80086d6 <USB_ReadChInterrupts>
 8004746:	4603      	mov	r3, r0
 8004748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474c:	2b40      	cmp	r3, #64	; 0x40
 800474e:	d139      	bne.n	80047c4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004750:	78fa      	ldrb	r2, [r7, #3]
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	4613      	mov	r3, r2
 8004756:	011b      	lsls	r3, r3, #4
 8004758:	1a9b      	subs	r3, r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	334d      	adds	r3, #77	; 0x4d
 8004760:	2205      	movs	r2, #5
 8004762:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004764:	78fa      	ldrb	r2, [r7, #3]
 8004766:	6879      	ldr	r1, [r7, #4]
 8004768:	4613      	mov	r3, r2
 800476a:	011b      	lsls	r3, r3, #4
 800476c:	1a9b      	subs	r3, r3, r2
 800476e:	009b      	lsls	r3, r3, #2
 8004770:	440b      	add	r3, r1
 8004772:	331a      	adds	r3, #26
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d109      	bne.n	800478e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800477a:	78fa      	ldrb	r2, [r7, #3]
 800477c:	6879      	ldr	r1, [r7, #4]
 800477e:	4613      	mov	r3, r2
 8004780:	011b      	lsls	r3, r3, #4
 8004782:	1a9b      	subs	r3, r3, r2
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	440b      	add	r3, r1
 8004788:	3319      	adds	r3, #25
 800478a:	2201      	movs	r2, #1
 800478c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800478e:	78fa      	ldrb	r2, [r7, #3]
 8004790:	6879      	ldr	r1, [r7, #4]
 8004792:	4613      	mov	r3, r2
 8004794:	011b      	lsls	r3, r3, #4
 8004796:	1a9b      	subs	r3, r3, r2
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	440b      	add	r3, r1
 800479c:	3344      	adds	r3, #68	; 0x44
 800479e:	2200      	movs	r2, #0
 80047a0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	78fa      	ldrb	r2, [r7, #3]
 80047a8:	4611      	mov	r1, r2
 80047aa:	4618      	mov	r0, r3
 80047ac:	f004 fd37 	bl	800921e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80047b0:	78fb      	ldrb	r3, [r7, #3]
 80047b2:	015a      	lsls	r2, r3, #5
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	4413      	add	r3, r2
 80047b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047bc:	461a      	mov	r2, r3
 80047be:	2340      	movs	r3, #64	; 0x40
 80047c0:	6093      	str	r3, [r2, #8]
 80047c2:	e305      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	78fa      	ldrb	r2, [r7, #3]
 80047ca:	4611      	mov	r1, r2
 80047cc:	4618      	mov	r0, r3
 80047ce:	f003 ff82 	bl	80086d6 <USB_ReadChInterrupts>
 80047d2:	4603      	mov	r3, r0
 80047d4:	f003 0308 	and.w	r3, r3, #8
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d11a      	bne.n	8004812 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80047dc:	78fb      	ldrb	r3, [r7, #3]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047e8:	461a      	mov	r2, r3
 80047ea:	2308      	movs	r3, #8
 80047ec:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	1a9b      	subs	r3, r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	334d      	adds	r3, #77	; 0x4d
 80047fe:	2206      	movs	r2, #6
 8004800:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	78fa      	ldrb	r2, [r7, #3]
 8004808:	4611      	mov	r1, r2
 800480a:	4618      	mov	r0, r3
 800480c:	f004 fd07 	bl	800921e <USB_HC_Halt>
 8004810:	e2de      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	78fa      	ldrb	r2, [r7, #3]
 8004818:	4611      	mov	r1, r2
 800481a:	4618      	mov	r0, r3
 800481c:	f003 ff5b 	bl	80086d6 <USB_ReadChInterrupts>
 8004820:	4603      	mov	r3, r0
 8004822:	f003 0310 	and.w	r3, r3, #16
 8004826:	2b10      	cmp	r3, #16
 8004828:	d144      	bne.n	80048b4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	4613      	mov	r3, r2
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	3344      	adds	r3, #68	; 0x44
 800483a:	2200      	movs	r2, #0
 800483c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	011b      	lsls	r3, r3, #4
 8004846:	1a9b      	subs	r3, r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	334d      	adds	r3, #77	; 0x4d
 800484e:	2204      	movs	r2, #4
 8004850:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004852:	78fa      	ldrb	r2, [r7, #3]
 8004854:	6879      	ldr	r1, [r7, #4]
 8004856:	4613      	mov	r3, r2
 8004858:	011b      	lsls	r3, r3, #4
 800485a:	1a9b      	subs	r3, r3, r2
 800485c:	009b      	lsls	r3, r3, #2
 800485e:	440b      	add	r3, r1
 8004860:	3319      	adds	r3, #25
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d114      	bne.n	8004892 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004868:	78fa      	ldrb	r2, [r7, #3]
 800486a:	6879      	ldr	r1, [r7, #4]
 800486c:	4613      	mov	r3, r2
 800486e:	011b      	lsls	r3, r3, #4
 8004870:	1a9b      	subs	r3, r3, r2
 8004872:	009b      	lsls	r3, r3, #2
 8004874:	440b      	add	r3, r1
 8004876:	3318      	adds	r3, #24
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d109      	bne.n	8004892 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800487e:	78fa      	ldrb	r2, [r7, #3]
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	3319      	adds	r3, #25
 800488e:	2201      	movs	r2, #1
 8004890:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	78fa      	ldrb	r2, [r7, #3]
 8004898:	4611      	mov	r1, r2
 800489a:	4618      	mov	r0, r3
 800489c:	f004 fcbf 	bl	800921e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80048a0:	78fb      	ldrb	r3, [r7, #3]
 80048a2:	015a      	lsls	r2, r3, #5
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	4413      	add	r3, r2
 80048a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ac:	461a      	mov	r2, r3
 80048ae:	2310      	movs	r3, #16
 80048b0:	6093      	str	r3, [r2, #8]
 80048b2:	e28d      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	78fa      	ldrb	r2, [r7, #3]
 80048ba:	4611      	mov	r1, r2
 80048bc:	4618      	mov	r0, r3
 80048be:	f003 ff0a 	bl	80086d6 <USB_ReadChInterrupts>
 80048c2:	4603      	mov	r3, r0
 80048c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c8:	2b80      	cmp	r3, #128	; 0x80
 80048ca:	d169      	bne.n	80049a0 <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	799b      	ldrb	r3, [r3, #6]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d111      	bne.n	80048f8 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80048d4:	78fa      	ldrb	r2, [r7, #3]
 80048d6:	6879      	ldr	r1, [r7, #4]
 80048d8:	4613      	mov	r3, r2
 80048da:	011b      	lsls	r3, r3, #4
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	440b      	add	r3, r1
 80048e2:	334d      	adds	r3, #77	; 0x4d
 80048e4:	2207      	movs	r2, #7
 80048e6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	78fa      	ldrb	r2, [r7, #3]
 80048ee:	4611      	mov	r1, r2
 80048f0:	4618      	mov	r0, r3
 80048f2:	f004 fc94 	bl	800921e <USB_HC_Halt>
 80048f6:	e049      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80048f8:	78fa      	ldrb	r2, [r7, #3]
 80048fa:	6879      	ldr	r1, [r7, #4]
 80048fc:	4613      	mov	r3, r2
 80048fe:	011b      	lsls	r3, r3, #4
 8004900:	1a9b      	subs	r3, r3, r2
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	3344      	adds	r3, #68	; 0x44
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	1c59      	adds	r1, r3, #1
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	4613      	mov	r3, r2
 8004910:	011b      	lsls	r3, r3, #4
 8004912:	1a9b      	subs	r3, r3, r2
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4403      	add	r3, r0
 8004918:	3344      	adds	r3, #68	; 0x44
 800491a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800491c:	78fa      	ldrb	r2, [r7, #3]
 800491e:	6879      	ldr	r1, [r7, #4]
 8004920:	4613      	mov	r3, r2
 8004922:	011b      	lsls	r3, r3, #4
 8004924:	1a9b      	subs	r3, r3, r2
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	440b      	add	r3, r1
 800492a:	3344      	adds	r3, #68	; 0x44
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	2b02      	cmp	r3, #2
 8004930:	d922      	bls.n	8004978 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004932:	78fa      	ldrb	r2, [r7, #3]
 8004934:	6879      	ldr	r1, [r7, #4]
 8004936:	4613      	mov	r3, r2
 8004938:	011b      	lsls	r3, r3, #4
 800493a:	1a9b      	subs	r3, r3, r2
 800493c:	009b      	lsls	r3, r3, #2
 800493e:	440b      	add	r3, r1
 8004940:	3344      	adds	r3, #68	; 0x44
 8004942:	2200      	movs	r2, #0
 8004944:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004946:	78fa      	ldrb	r2, [r7, #3]
 8004948:	6879      	ldr	r1, [r7, #4]
 800494a:	4613      	mov	r3, r2
 800494c:	011b      	lsls	r3, r3, #4
 800494e:	1a9b      	subs	r3, r3, r2
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	440b      	add	r3, r1
 8004954:	334c      	adds	r3, #76	; 0x4c
 8004956:	2204      	movs	r2, #4
 8004958:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800495a:	78fa      	ldrb	r2, [r7, #3]
 800495c:	6879      	ldr	r1, [r7, #4]
 800495e:	4613      	mov	r3, r2
 8004960:	011b      	lsls	r3, r3, #4
 8004962:	1a9b      	subs	r3, r3, r2
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	440b      	add	r3, r1
 8004968:	334c      	adds	r3, #76	; 0x4c
 800496a:	781a      	ldrb	r2, [r3, #0]
 800496c:	78fb      	ldrb	r3, [r7, #3]
 800496e:	4619      	mov	r1, r3
 8004970:	6878      	ldr	r0, [r7, #4]
 8004972:	f006 ffbd 	bl	800b8f0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004976:	e009      	b.n	800498c <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004978:	78fa      	ldrb	r2, [r7, #3]
 800497a:	6879      	ldr	r1, [r7, #4]
 800497c:	4613      	mov	r3, r2
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	1a9b      	subs	r3, r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	440b      	add	r3, r1
 8004986:	334c      	adds	r3, #76	; 0x4c
 8004988:	2202      	movs	r2, #2
 800498a:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800498c:	78fb      	ldrb	r3, [r7, #3]
 800498e:	015a      	lsls	r2, r3, #5
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	4413      	add	r3, r2
 8004994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004998:	461a      	mov	r2, r3
 800499a:	2380      	movs	r3, #128	; 0x80
 800499c:	6093      	str	r3, [r2, #8]
 800499e:	e217      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	78fa      	ldrb	r2, [r7, #3]
 80049a6:	4611      	mov	r1, r2
 80049a8:	4618      	mov	r0, r3
 80049aa:	f003 fe94 	bl	80086d6 <USB_ReadChInterrupts>
 80049ae:	4603      	mov	r3, r0
 80049b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b8:	d11b      	bne.n	80049f2 <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80049ba:	78fa      	ldrb	r2, [r7, #3]
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	4613      	mov	r3, r2
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	1a9b      	subs	r3, r3, r2
 80049c4:	009b      	lsls	r3, r3, #2
 80049c6:	440b      	add	r3, r1
 80049c8:	334d      	adds	r3, #77	; 0x4d
 80049ca:	2209      	movs	r2, #9
 80049cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	78fa      	ldrb	r2, [r7, #3]
 80049d4:	4611      	mov	r1, r2
 80049d6:	4618      	mov	r0, r3
 80049d8:	f004 fc21 	bl	800921e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80049dc:	78fb      	ldrb	r3, [r7, #3]
 80049de:	015a      	lsls	r2, r3, #5
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	4413      	add	r3, r2
 80049e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049e8:	461a      	mov	r2, r3
 80049ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80049ee:	6093      	str	r3, [r2, #8]
 80049f0:	e1ee      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	78fa      	ldrb	r2, [r7, #3]
 80049f8:	4611      	mov	r1, r2
 80049fa:	4618      	mov	r0, r3
 80049fc:	f003 fe6b 	bl	80086d6 <USB_ReadChInterrupts>
 8004a00:	4603      	mov	r3, r0
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	f040 81df 	bne.w	8004dca <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004a0c:	78fb      	ldrb	r3, [r7, #3]
 8004a0e:	015a      	lsls	r2, r3, #5
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a18:	461a      	mov	r2, r3
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004a1e:	78fa      	ldrb	r2, [r7, #3]
 8004a20:	6879      	ldr	r1, [r7, #4]
 8004a22:	4613      	mov	r3, r2
 8004a24:	011b      	lsls	r3, r3, #4
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	009b      	lsls	r3, r3, #2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	334d      	adds	r3, #77	; 0x4d
 8004a2e:	781b      	ldrb	r3, [r3, #0]
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	f040 8093 	bne.w	8004b5c <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004a36:	78fa      	ldrb	r2, [r7, #3]
 8004a38:	6879      	ldr	r1, [r7, #4]
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	011b      	lsls	r3, r3, #4
 8004a3e:	1a9b      	subs	r3, r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	440b      	add	r3, r1
 8004a44:	334d      	adds	r3, #77	; 0x4d
 8004a46:	2202      	movs	r2, #2
 8004a48:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004a4a:	78fa      	ldrb	r2, [r7, #3]
 8004a4c:	6879      	ldr	r1, [r7, #4]
 8004a4e:	4613      	mov	r3, r2
 8004a50:	011b      	lsls	r3, r3, #4
 8004a52:	1a9b      	subs	r3, r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	440b      	add	r3, r1
 8004a58:	334c      	adds	r3, #76	; 0x4c
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004a5e:	78fa      	ldrb	r2, [r7, #3]
 8004a60:	6879      	ldr	r1, [r7, #4]
 8004a62:	4613      	mov	r3, r2
 8004a64:	011b      	lsls	r3, r3, #4
 8004a66:	1a9b      	subs	r3, r3, r2
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	440b      	add	r3, r1
 8004a6c:	3326      	adds	r3, #38	; 0x26
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	2b02      	cmp	r3, #2
 8004a72:	d00b      	beq.n	8004a8c <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004a74:	78fa      	ldrb	r2, [r7, #3]
 8004a76:	6879      	ldr	r1, [r7, #4]
 8004a78:	4613      	mov	r3, r2
 8004a7a:	011b      	lsls	r3, r3, #4
 8004a7c:	1a9b      	subs	r3, r3, r2
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	440b      	add	r3, r1
 8004a82:	3326      	adds	r3, #38	; 0x26
 8004a84:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004a86:	2b03      	cmp	r3, #3
 8004a88:	f040 8190 	bne.w	8004dac <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	799b      	ldrb	r3, [r3, #6]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d115      	bne.n	8004ac0 <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004a94:	78fa      	ldrb	r2, [r7, #3]
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	011b      	lsls	r3, r3, #4
 8004a9c:	1a9b      	subs	r3, r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	440b      	add	r3, r1
 8004aa2:	333d      	adds	r3, #61	; 0x3d
 8004aa4:	781b      	ldrb	r3, [r3, #0]
 8004aa6:	78fa      	ldrb	r2, [r7, #3]
 8004aa8:	f083 0301 	eor.w	r3, r3, #1
 8004aac:	b2d8      	uxtb	r0, r3
 8004aae:	6879      	ldr	r1, [r7, #4]
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	011b      	lsls	r3, r3, #4
 8004ab4:	1a9b      	subs	r3, r3, r2
 8004ab6:	009b      	lsls	r3, r3, #2
 8004ab8:	440b      	add	r3, r1
 8004aba:	333d      	adds	r3, #61	; 0x3d
 8004abc:	4602      	mov	r2, r0
 8004abe:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	799b      	ldrb	r3, [r3, #6]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	f040 8171 	bne.w	8004dac <HCD_HC_OUT_IRQHandler+0x920>
 8004aca:	78fa      	ldrb	r2, [r7, #3]
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	3334      	adds	r3, #52	; 0x34
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	f000 8165 	beq.w	8004dac <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004ae2:	78fa      	ldrb	r2, [r7, #3]
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	4613      	mov	r3, r2
 8004ae8:	011b      	lsls	r3, r3, #4
 8004aea:	1a9b      	subs	r3, r3, r2
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	440b      	add	r3, r1
 8004af0:	3334      	adds	r3, #52	; 0x34
 8004af2:	6819      	ldr	r1, [r3, #0]
 8004af4:	78fa      	ldrb	r2, [r7, #3]
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	4613      	mov	r3, r2
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	1a9b      	subs	r3, r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4403      	add	r3, r0
 8004b02:	3328      	adds	r3, #40	; 0x28
 8004b04:	881b      	ldrh	r3, [r3, #0]
 8004b06:	440b      	add	r3, r1
 8004b08:	1e59      	subs	r1, r3, #1
 8004b0a:	78fa      	ldrb	r2, [r7, #3]
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	011b      	lsls	r3, r3, #4
 8004b12:	1a9b      	subs	r3, r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4403      	add	r3, r0
 8004b18:	3328      	adds	r3, #40	; 0x28
 8004b1a:	881b      	ldrh	r3, [r3, #0]
 8004b1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b20:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	f000 813f 	beq.w	8004dac <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004b2e:	78fa      	ldrb	r2, [r7, #3]
 8004b30:	6879      	ldr	r1, [r7, #4]
 8004b32:	4613      	mov	r3, r2
 8004b34:	011b      	lsls	r3, r3, #4
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	440b      	add	r3, r1
 8004b3c:	333d      	adds	r3, #61	; 0x3d
 8004b3e:	781b      	ldrb	r3, [r3, #0]
 8004b40:	78fa      	ldrb	r2, [r7, #3]
 8004b42:	f083 0301 	eor.w	r3, r3, #1
 8004b46:	b2d8      	uxtb	r0, r3
 8004b48:	6879      	ldr	r1, [r7, #4]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	011b      	lsls	r3, r3, #4
 8004b4e:	1a9b      	subs	r3, r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	440b      	add	r3, r1
 8004b54:	333d      	adds	r3, #61	; 0x3d
 8004b56:	4602      	mov	r2, r0
 8004b58:	701a      	strb	r2, [r3, #0]
 8004b5a:	e127      	b.n	8004dac <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004b5c:	78fa      	ldrb	r2, [r7, #3]
 8004b5e:	6879      	ldr	r1, [r7, #4]
 8004b60:	4613      	mov	r3, r2
 8004b62:	011b      	lsls	r3, r3, #4
 8004b64:	1a9b      	subs	r3, r3, r2
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	334d      	adds	r3, #77	; 0x4d
 8004b6c:	781b      	ldrb	r3, [r3, #0]
 8004b6e:	2b03      	cmp	r3, #3
 8004b70:	d120      	bne.n	8004bb4 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004b72:	78fa      	ldrb	r2, [r7, #3]
 8004b74:	6879      	ldr	r1, [r7, #4]
 8004b76:	4613      	mov	r3, r2
 8004b78:	011b      	lsls	r3, r3, #4
 8004b7a:	1a9b      	subs	r3, r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	440b      	add	r3, r1
 8004b80:	334d      	adds	r3, #77	; 0x4d
 8004b82:	2202      	movs	r2, #2
 8004b84:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004b86:	78fa      	ldrb	r2, [r7, #3]
 8004b88:	6879      	ldr	r1, [r7, #4]
 8004b8a:	4613      	mov	r3, r2
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	1a9b      	subs	r3, r3, r2
 8004b90:	009b      	lsls	r3, r3, #2
 8004b92:	440b      	add	r3, r1
 8004b94:	331b      	adds	r3, #27
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	f040 8107 	bne.w	8004dac <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b9e:	78fa      	ldrb	r2, [r7, #3]
 8004ba0:	6879      	ldr	r1, [r7, #4]
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	011b      	lsls	r3, r3, #4
 8004ba6:	1a9b      	subs	r3, r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	440b      	add	r3, r1
 8004bac:	334c      	adds	r3, #76	; 0x4c
 8004bae:	2202      	movs	r2, #2
 8004bb0:	701a      	strb	r2, [r3, #0]
 8004bb2:	e0fb      	b.n	8004dac <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004bb4:	78fa      	ldrb	r2, [r7, #3]
 8004bb6:	6879      	ldr	r1, [r7, #4]
 8004bb8:	4613      	mov	r3, r2
 8004bba:	011b      	lsls	r3, r3, #4
 8004bbc:	1a9b      	subs	r3, r3, r2
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	440b      	add	r3, r1
 8004bc2:	334d      	adds	r3, #77	; 0x4d
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	2b04      	cmp	r3, #4
 8004bc8:	d13a      	bne.n	8004c40 <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bca:	78fa      	ldrb	r2, [r7, #3]
 8004bcc:	6879      	ldr	r1, [r7, #4]
 8004bce:	4613      	mov	r3, r2
 8004bd0:	011b      	lsls	r3, r3, #4
 8004bd2:	1a9b      	subs	r3, r3, r2
 8004bd4:	009b      	lsls	r3, r3, #2
 8004bd6:	440b      	add	r3, r1
 8004bd8:	334d      	adds	r3, #77	; 0x4d
 8004bda:	2202      	movs	r2, #2
 8004bdc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004bde:	78fa      	ldrb	r2, [r7, #3]
 8004be0:	6879      	ldr	r1, [r7, #4]
 8004be2:	4613      	mov	r3, r2
 8004be4:	011b      	lsls	r3, r3, #4
 8004be6:	1a9b      	subs	r3, r3, r2
 8004be8:	009b      	lsls	r3, r3, #2
 8004bea:	440b      	add	r3, r1
 8004bec:	334c      	adds	r3, #76	; 0x4c
 8004bee:	2202      	movs	r2, #2
 8004bf0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004bf2:	78fa      	ldrb	r2, [r7, #3]
 8004bf4:	6879      	ldr	r1, [r7, #4]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	011b      	lsls	r3, r3, #4
 8004bfa:	1a9b      	subs	r3, r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	440b      	add	r3, r1
 8004c00:	331b      	adds	r3, #27
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	f040 80d1 	bne.w	8004dac <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004c0a:	78fa      	ldrb	r2, [r7, #3]
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	440b      	add	r3, r1
 8004c18:	331b      	adds	r3, #27
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	015a      	lsls	r2, r3, #5
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	4413      	add	r3, r2
 8004c26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	78fa      	ldrb	r2, [r7, #3]
 8004c2e:	0151      	lsls	r1, r2, #5
 8004c30:	693a      	ldr	r2, [r7, #16]
 8004c32:	440a      	add	r2, r1
 8004c34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004c38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c3c:	6053      	str	r3, [r2, #4]
 8004c3e:	e0b5      	b.n	8004dac <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004c40:	78fa      	ldrb	r2, [r7, #3]
 8004c42:	6879      	ldr	r1, [r7, #4]
 8004c44:	4613      	mov	r3, r2
 8004c46:	011b      	lsls	r3, r3, #4
 8004c48:	1a9b      	subs	r3, r3, r2
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	440b      	add	r3, r1
 8004c4e:	334d      	adds	r3, #77	; 0x4d
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2b05      	cmp	r3, #5
 8004c54:	d114      	bne.n	8004c80 <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c56:	78fa      	ldrb	r2, [r7, #3]
 8004c58:	6879      	ldr	r1, [r7, #4]
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	011b      	lsls	r3, r3, #4
 8004c5e:	1a9b      	subs	r3, r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	440b      	add	r3, r1
 8004c64:	334d      	adds	r3, #77	; 0x4d
 8004c66:	2202      	movs	r2, #2
 8004c68:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004c6a:	78fa      	ldrb	r2, [r7, #3]
 8004c6c:	6879      	ldr	r1, [r7, #4]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	011b      	lsls	r3, r3, #4
 8004c72:	1a9b      	subs	r3, r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	440b      	add	r3, r1
 8004c78:	334c      	adds	r3, #76	; 0x4c
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	701a      	strb	r2, [r3, #0]
 8004c7e:	e095      	b.n	8004dac <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004c80:	78fa      	ldrb	r2, [r7, #3]
 8004c82:	6879      	ldr	r1, [r7, #4]
 8004c84:	4613      	mov	r3, r2
 8004c86:	011b      	lsls	r3, r3, #4
 8004c88:	1a9b      	subs	r3, r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	440b      	add	r3, r1
 8004c8e:	334d      	adds	r3, #77	; 0x4d
 8004c90:	781b      	ldrb	r3, [r3, #0]
 8004c92:	2b06      	cmp	r3, #6
 8004c94:	d114      	bne.n	8004cc0 <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c96:	78fa      	ldrb	r2, [r7, #3]
 8004c98:	6879      	ldr	r1, [r7, #4]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	011b      	lsls	r3, r3, #4
 8004c9e:	1a9b      	subs	r3, r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	334d      	adds	r3, #77	; 0x4d
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004caa:	78fa      	ldrb	r2, [r7, #3]
 8004cac:	6879      	ldr	r1, [r7, #4]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	011b      	lsls	r3, r3, #4
 8004cb2:	1a9b      	subs	r3, r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	440b      	add	r3, r1
 8004cb8:	334c      	adds	r3, #76	; 0x4c
 8004cba:	2205      	movs	r2, #5
 8004cbc:	701a      	strb	r2, [r3, #0]
 8004cbe:	e075      	b.n	8004dac <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004cc0:	78fa      	ldrb	r2, [r7, #3]
 8004cc2:	6879      	ldr	r1, [r7, #4]
 8004cc4:	4613      	mov	r3, r2
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	1a9b      	subs	r3, r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	440b      	add	r3, r1
 8004cce:	334d      	adds	r3, #77	; 0x4d
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	2b07      	cmp	r3, #7
 8004cd4:	d00a      	beq.n	8004cec <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004cd6:	78fa      	ldrb	r2, [r7, #3]
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	440b      	add	r3, r1
 8004ce4:	334d      	adds	r3, #77	; 0x4d
 8004ce6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004ce8:	2b09      	cmp	r3, #9
 8004cea:	d170      	bne.n	8004dce <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004cec:	78fa      	ldrb	r2, [r7, #3]
 8004cee:	6879      	ldr	r1, [r7, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	334d      	adds	r3, #77	; 0x4d
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004d00:	78fa      	ldrb	r2, [r7, #3]
 8004d02:	6879      	ldr	r1, [r7, #4]
 8004d04:	4613      	mov	r3, r2
 8004d06:	011b      	lsls	r3, r3, #4
 8004d08:	1a9b      	subs	r3, r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	440b      	add	r3, r1
 8004d0e:	3344      	adds	r3, #68	; 0x44
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	1c59      	adds	r1, r3, #1
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	4613      	mov	r3, r2
 8004d18:	011b      	lsls	r3, r3, #4
 8004d1a:	1a9b      	subs	r3, r3, r2
 8004d1c:	009b      	lsls	r3, r3, #2
 8004d1e:	4403      	add	r3, r0
 8004d20:	3344      	adds	r3, #68	; 0x44
 8004d22:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d24:	78fa      	ldrb	r2, [r7, #3]
 8004d26:	6879      	ldr	r1, [r7, #4]
 8004d28:	4613      	mov	r3, r2
 8004d2a:	011b      	lsls	r3, r3, #4
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	440b      	add	r3, r1
 8004d32:	3344      	adds	r3, #68	; 0x44
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	2b02      	cmp	r3, #2
 8004d38:	d914      	bls.n	8004d64 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004d3a:	78fa      	ldrb	r2, [r7, #3]
 8004d3c:	6879      	ldr	r1, [r7, #4]
 8004d3e:	4613      	mov	r3, r2
 8004d40:	011b      	lsls	r3, r3, #4
 8004d42:	1a9b      	subs	r3, r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	440b      	add	r3, r1
 8004d48:	3344      	adds	r3, #68	; 0x44
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004d4e:	78fa      	ldrb	r2, [r7, #3]
 8004d50:	6879      	ldr	r1, [r7, #4]
 8004d52:	4613      	mov	r3, r2
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	1a9b      	subs	r3, r3, r2
 8004d58:	009b      	lsls	r3, r3, #2
 8004d5a:	440b      	add	r3, r1
 8004d5c:	334c      	adds	r3, #76	; 0x4c
 8004d5e:	2204      	movs	r2, #4
 8004d60:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004d62:	e022      	b.n	8004daa <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d64:	78fa      	ldrb	r2, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	1a9b      	subs	r3, r3, r2
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	440b      	add	r3, r1
 8004d72:	334c      	adds	r3, #76	; 0x4c
 8004d74:	2202      	movs	r2, #2
 8004d76:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004d78:	78fb      	ldrb	r3, [r7, #3]
 8004d7a:	015a      	lsls	r2, r3, #5
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	4413      	add	r3, r2
 8004d80:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d8e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d96:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004d98:	78fb      	ldrb	r3, [r7, #3]
 8004d9a:	015a      	lsls	r2, r3, #5
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004da4:	461a      	mov	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004daa:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004dac:	78fa      	ldrb	r2, [r7, #3]
 8004dae:	6879      	ldr	r1, [r7, #4]
 8004db0:	4613      	mov	r3, r2
 8004db2:	011b      	lsls	r3, r3, #4
 8004db4:	1a9b      	subs	r3, r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	440b      	add	r3, r1
 8004dba:	334c      	adds	r3, #76	; 0x4c
 8004dbc:	781a      	ldrb	r2, [r3, #0]
 8004dbe:	78fb      	ldrb	r3, [r7, #3]
 8004dc0:	4619      	mov	r1, r3
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f006 fd94 	bl	800b8f0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004dc8:	e002      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004dca:	bf00      	nop
 8004dcc:	e000      	b.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x944>
      return;
 8004dce:	bf00      	nop
  }
}
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b08a      	sub	sp, #40	; 0x28
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	6a1b      	ldr	r3, [r3, #32]
 8004dee:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	0c5b      	lsrs	r3, r3, #17
 8004dfc:	f003 030f 	and.w	r3, r3, #15
 8004e00:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	091b      	lsrs	r3, r3, #4
 8004e06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e0a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	2b02      	cmp	r3, #2
 8004e10:	d004      	beq.n	8004e1c <HCD_RXQLVL_IRQHandler+0x46>
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2b05      	cmp	r3, #5
 8004e16:	f000 80b6 	beq.w	8004f86 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004e1a:	e0b7      	b.n	8004f8c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	f000 80b3 	beq.w	8004f8a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004e24:	6879      	ldr	r1, [r7, #4]
 8004e26:	69ba      	ldr	r2, [r7, #24]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	011b      	lsls	r3, r3, #4
 8004e2c:	1a9b      	subs	r3, r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	440b      	add	r3, r1
 8004e32:	332c      	adds	r3, #44	; 0x2c
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	f000 80a7 	beq.w	8004f8a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	4613      	mov	r3, r2
 8004e42:	011b      	lsls	r3, r3, #4
 8004e44:	1a9b      	subs	r3, r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	440b      	add	r3, r1
 8004e4a:	3338      	adds	r3, #56	; 0x38
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	18d1      	adds	r1, r2, r3
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	4613      	mov	r3, r2
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	1a9b      	subs	r3, r3, r2
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	4403      	add	r3, r0
 8004e60:	3334      	adds	r3, #52	; 0x34
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	4299      	cmp	r1, r3
 8004e66:	f200 8083 	bhi.w	8004f70 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6818      	ldr	r0, [r3, #0]
 8004e6e:	6879      	ldr	r1, [r7, #4]
 8004e70:	69ba      	ldr	r2, [r7, #24]
 8004e72:	4613      	mov	r3, r2
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	332c      	adds	r3, #44	; 0x2c
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	b292      	uxth	r2, r2
 8004e84:	4619      	mov	r1, r3
 8004e86:	f003 fbbb 	bl	8008600 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	1a9b      	subs	r3, r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	440b      	add	r3, r1
 8004e98:	332c      	adds	r3, #44	; 0x2c
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	18d1      	adds	r1, r2, r3
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	69ba      	ldr	r2, [r7, #24]
 8004ea4:	4613      	mov	r3, r2
 8004ea6:	011b      	lsls	r3, r3, #4
 8004ea8:	1a9b      	subs	r3, r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4403      	add	r3, r0
 8004eae:	332c      	adds	r3, #44	; 0x2c
 8004eb0:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004eb2:	6879      	ldr	r1, [r7, #4]
 8004eb4:	69ba      	ldr	r2, [r7, #24]
 8004eb6:	4613      	mov	r3, r2
 8004eb8:	011b      	lsls	r3, r3, #4
 8004eba:	1a9b      	subs	r3, r3, r2
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	440b      	add	r3, r1
 8004ec0:	3338      	adds	r3, #56	; 0x38
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	18d1      	adds	r1, r2, r3
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	69ba      	ldr	r2, [r7, #24]
 8004ecc:	4613      	mov	r3, r2
 8004ece:	011b      	lsls	r3, r3, #4
 8004ed0:	1a9b      	subs	r3, r3, r2
 8004ed2:	009b      	lsls	r3, r3, #2
 8004ed4:	4403      	add	r3, r0
 8004ed6:	3338      	adds	r3, #56	; 0x38
 8004ed8:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	015a      	lsls	r2, r3, #5
 8004ede:	6a3b      	ldr	r3, [r7, #32]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	0cdb      	lsrs	r3, r3, #19
 8004eea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004eee:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004ef0:	6879      	ldr	r1, [r7, #4]
 8004ef2:	69ba      	ldr	r2, [r7, #24]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	011b      	lsls	r3, r3, #4
 8004ef8:	1a9b      	subs	r3, r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	440b      	add	r3, r1
 8004efe:	3328      	adds	r3, #40	; 0x28
 8004f00:	881b      	ldrh	r3, [r3, #0]
 8004f02:	461a      	mov	r2, r3
 8004f04:	693b      	ldr	r3, [r7, #16]
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d13f      	bne.n	8004f8a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d03c      	beq.n	8004f8a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f10:	69bb      	ldr	r3, [r7, #24]
 8004f12:	015a      	lsls	r2, r3, #5
 8004f14:	6a3b      	ldr	r3, [r7, #32]
 8004f16:	4413      	add	r3, r2
 8004f18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f26:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004f2e:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	015a      	lsls	r2, r3, #5
 8004f34:	6a3b      	ldr	r3, [r7, #32]
 8004f36:	4413      	add	r3, r2
 8004f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	68bb      	ldr	r3, [r7, #8]
 8004f40:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004f42:	6879      	ldr	r1, [r7, #4]
 8004f44:	69ba      	ldr	r2, [r7, #24]
 8004f46:	4613      	mov	r3, r2
 8004f48:	011b      	lsls	r3, r3, #4
 8004f4a:	1a9b      	subs	r3, r3, r2
 8004f4c:	009b      	lsls	r3, r3, #2
 8004f4e:	440b      	add	r3, r1
 8004f50:	333c      	adds	r3, #60	; 0x3c
 8004f52:	781b      	ldrb	r3, [r3, #0]
 8004f54:	f083 0301 	eor.w	r3, r3, #1
 8004f58:	b2d8      	uxtb	r0, r3
 8004f5a:	6879      	ldr	r1, [r7, #4]
 8004f5c:	69ba      	ldr	r2, [r7, #24]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	011b      	lsls	r3, r3, #4
 8004f62:	1a9b      	subs	r3, r3, r2
 8004f64:	009b      	lsls	r3, r3, #2
 8004f66:	440b      	add	r3, r1
 8004f68:	333c      	adds	r3, #60	; 0x3c
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	701a      	strb	r2, [r3, #0]
      break;
 8004f6e:	e00c      	b.n	8004f8a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f70:	6879      	ldr	r1, [r7, #4]
 8004f72:	69ba      	ldr	r2, [r7, #24]
 8004f74:	4613      	mov	r3, r2
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	1a9b      	subs	r3, r3, r2
 8004f7a:	009b      	lsls	r3, r3, #2
 8004f7c:	440b      	add	r3, r1
 8004f7e:	334c      	adds	r3, #76	; 0x4c
 8004f80:	2204      	movs	r2, #4
 8004f82:	701a      	strb	r2, [r3, #0]
      break;
 8004f84:	e001      	b.n	8004f8a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004f86:	bf00      	nop
 8004f88:	e000      	b.n	8004f8c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004f8a:	bf00      	nop
  }
}
 8004f8c:	bf00      	nop
 8004f8e:	3728      	adds	r7, #40	; 0x28
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}

08004f94 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b086      	sub	sp, #24
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004fa6:	693b      	ldr	r3, [r7, #16]
 8004fa8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004fc0:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d10b      	bne.n	8004fe4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d102      	bne.n	8004fdc <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f006 fc6e 	bl	800b8b8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	f043 0302 	orr.w	r3, r3, #2
 8004fe2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	f003 0308 	and.w	r3, r3, #8
 8004fea:	2b08      	cmp	r3, #8
 8004fec:	d132      	bne.n	8005054 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	f043 0308 	orr.w	r3, r3, #8
 8004ff4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d126      	bne.n	800504e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	7a5b      	ldrb	r3, [r3, #9]
 8005004:	2b02      	cmp	r3, #2
 8005006:	d113      	bne.n	8005030 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800500e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005012:	d106      	bne.n	8005022 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2102      	movs	r1, #2
 800501a:	4618      	mov	r0, r3
 800501c:	f003 fc80 	bl	8008920 <USB_InitFSLSPClkSel>
 8005020:	e011      	b.n	8005046 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	2101      	movs	r1, #1
 8005028:	4618      	mov	r0, r3
 800502a:	f003 fc79 	bl	8008920 <USB_InitFSLSPClkSel>
 800502e:	e00a      	b.n	8005046 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	79db      	ldrb	r3, [r3, #7]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d106      	bne.n	8005046 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800503e:	461a      	mov	r2, r3
 8005040:	f64e 2360 	movw	r3, #60000	; 0xea60
 8005044:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f006 fc60 	bl	800b90c <HAL_HCD_PortEnabled_Callback>
 800504c:	e002      	b.n	8005054 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f006 fc6a 	bl	800b928 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	f003 0320 	and.w	r3, r3, #32
 800505a:	2b20      	cmp	r3, #32
 800505c:	d103      	bne.n	8005066 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	f043 0320 	orr.w	r3, r3, #32
 8005064:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800506c:	461a      	mov	r2, r3
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	6013      	str	r3, [r2, #0]
}
 8005072:	bf00      	nop
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
	...

0800507c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d101      	bne.n	800508e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e12b      	b.n	80052e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b00      	cmp	r3, #0
 8005098:	d106      	bne.n	80050a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	2200      	movs	r2, #0
 800509e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f7fc fc60 	bl	8001968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2224      	movs	r2, #36	; 0x24
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f022 0201 	bic.w	r2, r2, #1
 80050be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80050e0:	f001 fa20 	bl	8006524 <HAL_RCC_GetPCLK1Freq>
 80050e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	4a81      	ldr	r2, [pc, #516]	; (80052f0 <HAL_I2C_Init+0x274>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d807      	bhi.n	8005100 <HAL_I2C_Init+0x84>
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	4a80      	ldr	r2, [pc, #512]	; (80052f4 <HAL_I2C_Init+0x278>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	bf94      	ite	ls
 80050f8:	2301      	movls	r3, #1
 80050fa:	2300      	movhi	r3, #0
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	e006      	b.n	800510e <HAL_I2C_Init+0x92>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	4a7d      	ldr	r2, [pc, #500]	; (80052f8 <HAL_I2C_Init+0x27c>)
 8005104:	4293      	cmp	r3, r2
 8005106:	bf94      	ite	ls
 8005108:	2301      	movls	r3, #1
 800510a:	2300      	movhi	r3, #0
 800510c:	b2db      	uxtb	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e0e7      	b.n	80052e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	4a78      	ldr	r2, [pc, #480]	; (80052fc <HAL_I2C_Init+0x280>)
 800511a:	fba2 2303 	umull	r2, r3, r2, r3
 800511e:	0c9b      	lsrs	r3, r3, #18
 8005120:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	6a1b      	ldr	r3, [r3, #32]
 800513c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	4a6a      	ldr	r2, [pc, #424]	; (80052f0 <HAL_I2C_Init+0x274>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d802      	bhi.n	8005150 <HAL_I2C_Init+0xd4>
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	3301      	adds	r3, #1
 800514e:	e009      	b.n	8005164 <HAL_I2C_Init+0xe8>
 8005150:	68bb      	ldr	r3, [r7, #8]
 8005152:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005156:	fb02 f303 	mul.w	r3, r2, r3
 800515a:	4a69      	ldr	r2, [pc, #420]	; (8005300 <HAL_I2C_Init+0x284>)
 800515c:	fba2 2303 	umull	r2, r3, r2, r3
 8005160:	099b      	lsrs	r3, r3, #6
 8005162:	3301      	adds	r3, #1
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6812      	ldr	r2, [r2, #0]
 8005168:	430b      	orrs	r3, r1
 800516a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	69db      	ldr	r3, [r3, #28]
 8005172:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005176:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	495c      	ldr	r1, [pc, #368]	; (80052f0 <HAL_I2C_Init+0x274>)
 8005180:	428b      	cmp	r3, r1
 8005182:	d819      	bhi.n	80051b8 <HAL_I2C_Init+0x13c>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	1e59      	subs	r1, r3, #1
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005192:	1c59      	adds	r1, r3, #1
 8005194:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005198:	400b      	ands	r3, r1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00a      	beq.n	80051b4 <HAL_I2C_Init+0x138>
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	1e59      	subs	r1, r3, #1
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80051ac:	3301      	adds	r3, #1
 80051ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051b2:	e051      	b.n	8005258 <HAL_I2C_Init+0x1dc>
 80051b4:	2304      	movs	r3, #4
 80051b6:	e04f      	b.n	8005258 <HAL_I2C_Init+0x1dc>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	689b      	ldr	r3, [r3, #8]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d111      	bne.n	80051e4 <HAL_I2C_Init+0x168>
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	1e58      	subs	r0, r3, #1
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6859      	ldr	r1, [r3, #4]
 80051c8:	460b      	mov	r3, r1
 80051ca:	005b      	lsls	r3, r3, #1
 80051cc:	440b      	add	r3, r1
 80051ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80051d2:	3301      	adds	r3, #1
 80051d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051d8:	2b00      	cmp	r3, #0
 80051da:	bf0c      	ite	eq
 80051dc:	2301      	moveq	r3, #1
 80051de:	2300      	movne	r3, #0
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	e012      	b.n	800520a <HAL_I2C_Init+0x18e>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	1e58      	subs	r0, r3, #1
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6859      	ldr	r1, [r3, #4]
 80051ec:	460b      	mov	r3, r1
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	440b      	add	r3, r1
 80051f2:	0099      	lsls	r1, r3, #2
 80051f4:	440b      	add	r3, r1
 80051f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80051fa:	3301      	adds	r3, #1
 80051fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005200:	2b00      	cmp	r3, #0
 8005202:	bf0c      	ite	eq
 8005204:	2301      	moveq	r3, #1
 8005206:	2300      	movne	r3, #0
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <HAL_I2C_Init+0x196>
 800520e:	2301      	movs	r3, #1
 8005210:	e022      	b.n	8005258 <HAL_I2C_Init+0x1dc>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10e      	bne.n	8005238 <HAL_I2C_Init+0x1bc>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	1e58      	subs	r0, r3, #1
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6859      	ldr	r1, [r3, #4]
 8005222:	460b      	mov	r3, r1
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	440b      	add	r3, r1
 8005228:	fbb0 f3f3 	udiv	r3, r0, r3
 800522c:	3301      	adds	r3, #1
 800522e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005232:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005236:	e00f      	b.n	8005258 <HAL_I2C_Init+0x1dc>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	1e58      	subs	r0, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6859      	ldr	r1, [r3, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	0099      	lsls	r1, r3, #2
 8005248:	440b      	add	r3, r1
 800524a:	fbb0 f3f3 	udiv	r3, r0, r3
 800524e:	3301      	adds	r3, #1
 8005250:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005254:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	6809      	ldr	r1, [r1, #0]
 800525c:	4313      	orrs	r3, r2
 800525e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	69da      	ldr	r2, [r3, #28]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	430a      	orrs	r2, r1
 800527a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005286:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6911      	ldr	r1, [r2, #16]
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	68d2      	ldr	r2, [r2, #12]
 8005292:	4311      	orrs	r1, r2
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	6812      	ldr	r2, [r2, #0]
 8005298:	430b      	orrs	r3, r1
 800529a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	695a      	ldr	r2, [r3, #20]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	431a      	orrs	r2, r3
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	430a      	orrs	r2, r1
 80052b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f042 0201 	orr.w	r2, r2, #1
 80052c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	2220      	movs	r2, #32
 80052d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2200      	movs	r2, #0
 80052da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2200      	movs	r2, #0
 80052e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052e4:	2300      	movs	r3, #0
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	000186a0 	.word	0x000186a0
 80052f4:	001e847f 	.word	0x001e847f
 80052f8:	003d08ff 	.word	0x003d08ff
 80052fc:	431bde83 	.word	0x431bde83
 8005300:	10624dd3 	.word	0x10624dd3

08005304 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d101      	bne.n	8005316 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8005312:	2301      	movs	r3, #1
 8005314:	e128      	b.n	8005568 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800531c:	b2db      	uxtb	r3, r3
 800531e:	2b00      	cmp	r3, #0
 8005320:	d109      	bne.n	8005336 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	4a90      	ldr	r2, [pc, #576]	; (8005570 <HAL_I2S_Init+0x26c>)
 800532e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f7fc fb61 	bl	80019f8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2202      	movs	r2, #2
 800533a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	69db      	ldr	r3, [r3, #28]
 8005344:	687a      	ldr	r2, [r7, #4]
 8005346:	6812      	ldr	r2, [r2, #0]
 8005348:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800534c:	f023 030f 	bic.w	r3, r3, #15
 8005350:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2202      	movs	r2, #2
 8005358:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	2b02      	cmp	r3, #2
 8005360:	d060      	beq.n	8005424 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d102      	bne.n	8005370 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800536a:	2310      	movs	r3, #16
 800536c:	617b      	str	r3, [r7, #20]
 800536e:	e001      	b.n	8005374 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8005370:	2320      	movs	r3, #32
 8005372:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	2b20      	cmp	r3, #32
 800537a:	d802      	bhi.n	8005382 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	005b      	lsls	r3, r3, #1
 8005380:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8005382:	2001      	movs	r0, #1
 8005384:	f001 f9d8 	bl	8006738 <HAL_RCCEx_GetPeriphCLKFreq>
 8005388:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005392:	d125      	bne.n	80053e0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d010      	beq.n	80053be <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	fbb2 f2f3 	udiv	r2, r2, r3
 80053a6:	4613      	mov	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	4413      	add	r3, r2
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	461a      	mov	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	695b      	ldr	r3, [r3, #20]
 80053b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b8:	3305      	adds	r3, #5
 80053ba:	613b      	str	r3, [r7, #16]
 80053bc:	e01f      	b.n	80053fe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	00db      	lsls	r3, r3, #3
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80053c8:	4613      	mov	r3, r2
 80053ca:	009b      	lsls	r3, r3, #2
 80053cc:	4413      	add	r3, r2
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	461a      	mov	r2, r3
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053da:	3305      	adds	r3, #5
 80053dc:	613b      	str	r3, [r7, #16]
 80053de:	e00e      	b.n	80053fe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80053e0:	68fa      	ldr	r2, [r7, #12]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80053e8:	4613      	mov	r3, r2
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	4413      	add	r3, r2
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	461a      	mov	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80053fa:	3305      	adds	r3, #5
 80053fc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	4a5c      	ldr	r2, [pc, #368]	; (8005574 <HAL_I2S_Init+0x270>)
 8005402:	fba2 2303 	umull	r2, r3, r2, r3
 8005406:	08db      	lsrs	r3, r3, #3
 8005408:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	1ad3      	subs	r3, r2, r3
 8005418:	085b      	lsrs	r3, r3, #1
 800541a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800541c:	69bb      	ldr	r3, [r7, #24]
 800541e:	021b      	lsls	r3, r3, #8
 8005420:	61bb      	str	r3, [r7, #24]
 8005422:	e003      	b.n	800542c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8005424:	2302      	movs	r3, #2
 8005426:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8005428:	2300      	movs	r3, #0
 800542a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	2b01      	cmp	r3, #1
 8005430:	d902      	bls.n	8005438 <HAL_I2S_Init+0x134>
 8005432:	69fb      	ldr	r3, [r7, #28]
 8005434:	2bff      	cmp	r3, #255	; 0xff
 8005436:	d907      	bls.n	8005448 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800543c:	f043 0210 	orr.w	r2, r3, #16
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e08f      	b.n	8005568 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	691a      	ldr	r2, [r3, #16]
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	ea42 0103 	orr.w	r1, r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69fa      	ldr	r2, [r7, #28]
 8005458:	430a      	orrs	r2, r1
 800545a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	69db      	ldr	r3, [r3, #28]
 8005462:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8005466:	f023 030f 	bic.w	r3, r3, #15
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	6851      	ldr	r1, [r2, #4]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	6892      	ldr	r2, [r2, #8]
 8005472:	4311      	orrs	r1, r2
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	68d2      	ldr	r2, [r2, #12]
 8005478:	4311      	orrs	r1, r2
 800547a:	687a      	ldr	r2, [r7, #4]
 800547c:	6992      	ldr	r2, [r2, #24]
 800547e:	430a      	orrs	r2, r1
 8005480:	431a      	orrs	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800548a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	2b01      	cmp	r3, #1
 8005492:	d161      	bne.n	8005558 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	4a38      	ldr	r2, [pc, #224]	; (8005578 <HAL_I2S_Init+0x274>)
 8005498:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a37      	ldr	r2, [pc, #220]	; (800557c <HAL_I2S_Init+0x278>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d101      	bne.n	80054a8 <HAL_I2S_Init+0x1a4>
 80054a4:	4b36      	ldr	r3, [pc, #216]	; (8005580 <HAL_I2S_Init+0x27c>)
 80054a6:	e001      	b.n	80054ac <HAL_I2S_Init+0x1a8>
 80054a8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054ac:	69db      	ldr	r3, [r3, #28]
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	6812      	ldr	r2, [r2, #0]
 80054b2:	4932      	ldr	r1, [pc, #200]	; (800557c <HAL_I2S_Init+0x278>)
 80054b4:	428a      	cmp	r2, r1
 80054b6:	d101      	bne.n	80054bc <HAL_I2S_Init+0x1b8>
 80054b8:	4a31      	ldr	r2, [pc, #196]	; (8005580 <HAL_I2S_Init+0x27c>)
 80054ba:	e001      	b.n	80054c0 <HAL_I2S_Init+0x1bc>
 80054bc:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80054c0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80054c4:	f023 030f 	bic.w	r3, r3, #15
 80054c8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a2b      	ldr	r2, [pc, #172]	; (800557c <HAL_I2S_Init+0x278>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d101      	bne.n	80054d8 <HAL_I2S_Init+0x1d4>
 80054d4:	4b2a      	ldr	r3, [pc, #168]	; (8005580 <HAL_I2S_Init+0x27c>)
 80054d6:	e001      	b.n	80054dc <HAL_I2S_Init+0x1d8>
 80054d8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054dc:	2202      	movs	r2, #2
 80054de:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	4a25      	ldr	r2, [pc, #148]	; (800557c <HAL_I2S_Init+0x278>)
 80054e6:	4293      	cmp	r3, r2
 80054e8:	d101      	bne.n	80054ee <HAL_I2S_Init+0x1ea>
 80054ea:	4b25      	ldr	r3, [pc, #148]	; (8005580 <HAL_I2S_Init+0x27c>)
 80054ec:	e001      	b.n	80054f2 <HAL_I2S_Init+0x1ee>
 80054ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054f2:	69db      	ldr	r3, [r3, #28]
 80054f4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054fe:	d003      	beq.n	8005508 <HAL_I2S_Init+0x204>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d103      	bne.n	8005510 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8005508:	f44f 7380 	mov.w	r3, #256	; 0x100
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	e001      	b.n	8005514 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8005510:	2300      	movs	r3, #0
 8005512:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800551e:	4313      	orrs	r3, r2
 8005520:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005528:	4313      	orrs	r3, r2
 800552a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	699b      	ldr	r3, [r3, #24]
 8005530:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8005532:	4313      	orrs	r3, r2
 8005534:	b29a      	uxth	r2, r3
 8005536:	897b      	ldrh	r3, [r7, #10]
 8005538:	4313      	orrs	r3, r2
 800553a:	b29b      	uxth	r3, r3
 800553c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005540:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a0d      	ldr	r2, [pc, #52]	; (800557c <HAL_I2S_Init+0x278>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d101      	bne.n	8005550 <HAL_I2S_Init+0x24c>
 800554c:	4b0c      	ldr	r3, [pc, #48]	; (8005580 <HAL_I2S_Init+0x27c>)
 800554e:	e001      	b.n	8005554 <HAL_I2S_Init+0x250>
 8005550:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005554:	897a      	ldrh	r2, [r7, #10]
 8005556:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8005566:	2300      	movs	r3, #0
}
 8005568:	4618      	mov	r0, r3
 800556a:	3720      	adds	r7, #32
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}
 8005570:	0800567b 	.word	0x0800567b
 8005574:	cccccccd 	.word	0xcccccccd
 8005578:	08005791 	.word	0x08005791
 800557c:	40003800 	.word	0x40003800
 8005580:	40003400 	.word	0x40003400

08005584 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055cc:	881a      	ldrh	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055d8:	1c9a      	adds	r2, r3, #2
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055e2:	b29b      	uxth	r3, r3
 80055e4:	3b01      	subs	r3, #1
 80055e6:	b29a      	uxth	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d10e      	bne.n	8005614 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005604:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7ff ffb8 	bl	8005584 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005614:	bf00      	nop
 8005616:	3708      	adds	r7, #8
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562e:	b292      	uxth	r2, r2
 8005630:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005636:	1c9a      	adds	r2, r3, #2
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800564e:	b29b      	uxth	r3, r3
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10e      	bne.n	8005672 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	685a      	ldr	r2, [r3, #4]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005662:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800566c:	6878      	ldr	r0, [r7, #4]
 800566e:	f7ff ff93 	bl	8005598 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b086      	sub	sp, #24
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b04      	cmp	r3, #4
 8005694:	d13a      	bne.n	800570c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f003 0301 	and.w	r3, r3, #1
 800569c:	2b01      	cmp	r3, #1
 800569e:	d109      	bne.n	80056b4 <I2S_IRQHandler+0x3a>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056aa:	2b40      	cmp	r3, #64	; 0x40
 80056ac:	d102      	bne.n	80056b4 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f7ff ffb4 	bl	800561c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ba:	2b40      	cmp	r3, #64	; 0x40
 80056bc:	d126      	bne.n	800570c <I2S_IRQHandler+0x92>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f003 0320 	and.w	r3, r3, #32
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	d11f      	bne.n	800570c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	685a      	ldr	r2, [r3, #4]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80056da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80056dc:	2300      	movs	r3, #0
 80056de:	613b      	str	r3, [r7, #16]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	613b      	str	r3, [r7, #16]
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056fe:	f043 0202 	orr.w	r2, r3, #2
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f7ff ff50 	bl	80055ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b03      	cmp	r3, #3
 8005716:	d136      	bne.n	8005786 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b02      	cmp	r3, #2
 8005720:	d109      	bne.n	8005736 <I2S_IRQHandler+0xbc>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800572c:	2b80      	cmp	r3, #128	; 0x80
 800572e:	d102      	bne.n	8005736 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8005730:	6878      	ldr	r0, [r7, #4]
 8005732:	f7ff ff45 	bl	80055c0 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f003 0308 	and.w	r3, r3, #8
 800573c:	2b08      	cmp	r3, #8
 800573e:	d122      	bne.n	8005786 <I2S_IRQHandler+0x10c>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	f003 0320 	and.w	r3, r3, #32
 800574a:	2b20      	cmp	r3, #32
 800574c:	d11b      	bne.n	8005786 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800575c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800575e:	2300      	movs	r3, #0
 8005760:	60fb      	str	r3, [r7, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	60fb      	str	r3, [r7, #12]
 800576a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005778:	f043 0204 	orr.w	r2, r3, #4
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f7ff ff13 	bl	80055ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005786:	bf00      	nop
 8005788:	3718      	adds	r7, #24
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	689b      	ldr	r3, [r3, #8]
 800579e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a92      	ldr	r2, [pc, #584]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d101      	bne.n	80057ae <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80057aa:	4b92      	ldr	r3, [pc, #584]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80057ac:	e001      	b.n	80057b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80057ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685b      	ldr	r3, [r3, #4]
 80057bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a8b      	ldr	r2, [pc, #556]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d101      	bne.n	80057cc <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80057c8:	4b8a      	ldr	r3, [pc, #552]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80057ca:	e001      	b.n	80057d0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80057cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80057d0:	685b      	ldr	r3, [r3, #4]
 80057d2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057dc:	d004      	beq.n	80057e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f040 8099 	bne.w	800591a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80057e8:	69fb      	ldr	r3, [r7, #28]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d107      	bne.n	8005802 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d002      	beq.n	8005802 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80057fc:	6878      	ldr	r0, [r7, #4]
 80057fe:	f000 f925 	bl	8005a4c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005802:	69bb      	ldr	r3, [r7, #24]
 8005804:	f003 0301 	and.w	r3, r3, #1
 8005808:	2b01      	cmp	r3, #1
 800580a:	d107      	bne.n	800581c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005812:	2b00      	cmp	r3, #0
 8005814:	d002      	beq.n	800581c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 f9c8 	bl	8005bac <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800581c:	69bb      	ldr	r3, [r7, #24]
 800581e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005822:	2b40      	cmp	r3, #64	; 0x40
 8005824:	d13a      	bne.n	800589c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	f003 0320 	and.w	r3, r3, #32
 800582c:	2b00      	cmp	r3, #0
 800582e:	d035      	beq.n	800589c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a6e      	ldr	r2, [pc, #440]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d101      	bne.n	800583e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800583a:	4b6e      	ldr	r3, [pc, #440]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800583c:	e001      	b.n	8005842 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800583e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005842:	685a      	ldr	r2, [r3, #4]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4969      	ldr	r1, [pc, #420]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800584a:	428b      	cmp	r3, r1
 800584c:	d101      	bne.n	8005852 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800584e:	4b69      	ldr	r3, [pc, #420]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005850:	e001      	b.n	8005856 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005852:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005856:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800585a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800586a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800586c:	2300      	movs	r3, #0
 800586e:	60fb      	str	r3, [r7, #12]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68db      	ldr	r3, [r3, #12]
 8005876:	60fb      	str	r3, [r7, #12]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	60fb      	str	r3, [r7, #12]
 8005880:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800588e:	f043 0202 	orr.w	r2, r3, #2
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005896:	6878      	ldr	r0, [r7, #4]
 8005898:	f7ff fe88 	bl	80055ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	f003 0308 	and.w	r3, r3, #8
 80058a2:	2b08      	cmp	r3, #8
 80058a4:	f040 80c3 	bne.w	8005a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	f003 0320 	and.w	r3, r3, #32
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	f000 80bd 	beq.w	8005a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	685a      	ldr	r2, [r3, #4]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80058c2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a49      	ldr	r2, [pc, #292]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d101      	bne.n	80058d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80058ce:	4b49      	ldr	r3, [pc, #292]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058d0:	e001      	b.n	80058d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80058d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80058d6:	685a      	ldr	r2, [r3, #4]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4944      	ldr	r1, [pc, #272]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80058de:	428b      	cmp	r3, r1
 80058e0:	d101      	bne.n	80058e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80058e2:	4b44      	ldr	r3, [pc, #272]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80058e4:	e001      	b.n	80058ea <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80058e6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80058ea:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80058ee:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80058f0:	2300      	movs	r3, #0
 80058f2:	60bb      	str	r3, [r7, #8]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	60bb      	str	r3, [r7, #8]
 80058fc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2201      	movs	r2, #1
 8005902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800590a:	f043 0204 	orr.w	r2, r3, #4
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005912:	6878      	ldr	r0, [r7, #4]
 8005914:	f7ff fe4a 	bl	80055ac <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005918:	e089      	b.n	8005a2e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	2b02      	cmp	r3, #2
 8005922:	d107      	bne.n	8005934 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800592a:	2b00      	cmp	r3, #0
 800592c:	d002      	beq.n	8005934 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f8be 	bl	8005ab0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	f003 0301 	and.w	r3, r3, #1
 800593a:	2b01      	cmp	r3, #1
 800593c:	d107      	bne.n	800594e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005944:	2b00      	cmp	r3, #0
 8005946:	d002      	beq.n	800594e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 f8fd 	bl	8005b48 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005954:	2b40      	cmp	r3, #64	; 0x40
 8005956:	d12f      	bne.n	80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f003 0320 	and.w	r3, r3, #32
 800595e:	2b00      	cmp	r3, #0
 8005960:	d02a      	beq.n	80059b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685a      	ldr	r2, [r3, #4]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005970:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a1e      	ldr	r2, [pc, #120]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d101      	bne.n	8005980 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800597c:	4b1d      	ldr	r3, [pc, #116]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800597e:	e001      	b.n	8005984 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005980:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005984:	685a      	ldr	r2, [r3, #4]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4919      	ldr	r1, [pc, #100]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800598c:	428b      	cmp	r3, r1
 800598e:	d101      	bne.n	8005994 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005990:	4b18      	ldr	r3, [pc, #96]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005992:	e001      	b.n	8005998 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005994:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005998:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800599c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2201      	movs	r2, #1
 80059a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059aa:	f043 0202 	orr.w	r2, r3, #2
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7ff fdfa 	bl	80055ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	f003 0308 	and.w	r3, r3, #8
 80059be:	2b08      	cmp	r3, #8
 80059c0:	d136      	bne.n	8005a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f003 0320 	and.w	r3, r3, #32
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d031      	beq.n	8005a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a07      	ldr	r2, [pc, #28]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d101      	bne.n	80059da <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80059d6:	4b07      	ldr	r3, [pc, #28]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059d8:	e001      	b.n	80059de <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80059da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059de:	685a      	ldr	r2, [r3, #4]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4902      	ldr	r1, [pc, #8]	; (80059f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80059e6:	428b      	cmp	r3, r1
 80059e8:	d106      	bne.n	80059f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80059ea:	4b02      	ldr	r3, [pc, #8]	; (80059f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80059ec:	e006      	b.n	80059fc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80059ee:	bf00      	nop
 80059f0:	40003800 	.word	0x40003800
 80059f4:	40003400 	.word	0x40003400
 80059f8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059fc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005a00:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005a10:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a1e:	f043 0204 	orr.w	r2, r3, #4
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f7ff fdc0 	bl	80055ac <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005a2c:	e000      	b.n	8005a30 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005a2e:	bf00      	nop
}
 8005a30:	bf00      	nop
 8005a32:	3720      	adds	r7, #32
 8005a34:	46bd      	mov	sp, r7
 8005a36:	bd80      	pop	{r7, pc}

08005a38 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b083      	sub	sp, #12
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8005a40:	bf00      	nop
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b082      	sub	sp, #8
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a58:	1c99      	adds	r1, r3, #2
 8005a5a:	687a      	ldr	r2, [r7, #4]
 8005a5c:	6251      	str	r1, [r2, #36]	; 0x24
 8005a5e:	881a      	ldrh	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d113      	bne.n	8005aa6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	685a      	ldr	r2, [r3, #4]
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005a8c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d106      	bne.n	8005aa6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f7ff ffc9 	bl	8005a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
	...

08005ab0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005abc:	1c99      	adds	r1, r3, #2
 8005abe:	687a      	ldr	r2, [r7, #4]
 8005ac0:	6251      	str	r1, [r2, #36]	; 0x24
 8005ac2:	8819      	ldrh	r1, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a1d      	ldr	r2, [pc, #116]	; (8005b40 <I2SEx_TxISR_I2SExt+0x90>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d101      	bne.n	8005ad2 <I2SEx_TxISR_I2SExt+0x22>
 8005ace:	4b1d      	ldr	r3, [pc, #116]	; (8005b44 <I2SEx_TxISR_I2SExt+0x94>)
 8005ad0:	e001      	b.n	8005ad6 <I2SEx_TxISR_I2SExt+0x26>
 8005ad2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005ad6:	460a      	mov	r2, r1
 8005ad8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ade:	b29b      	uxth	r3, r3
 8005ae0:	3b01      	subs	r3, #1
 8005ae2:	b29a      	uxth	r2, r3
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d121      	bne.n	8005b36 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a12      	ldr	r2, [pc, #72]	; (8005b40 <I2SEx_TxISR_I2SExt+0x90>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d101      	bne.n	8005b00 <I2SEx_TxISR_I2SExt+0x50>
 8005afc:	4b11      	ldr	r3, [pc, #68]	; (8005b44 <I2SEx_TxISR_I2SExt+0x94>)
 8005afe:	e001      	b.n	8005b04 <I2SEx_TxISR_I2SExt+0x54>
 8005b00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	490d      	ldr	r1, [pc, #52]	; (8005b40 <I2SEx_TxISR_I2SExt+0x90>)
 8005b0c:	428b      	cmp	r3, r1
 8005b0e:	d101      	bne.n	8005b14 <I2SEx_TxISR_I2SExt+0x64>
 8005b10:	4b0c      	ldr	r3, [pc, #48]	; (8005b44 <I2SEx_TxISR_I2SExt+0x94>)
 8005b12:	e001      	b.n	8005b18 <I2SEx_TxISR_I2SExt+0x68>
 8005b14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005b18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005b1c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d106      	bne.n	8005b36 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f7ff ff81 	bl	8005a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005b36:	bf00      	nop
 8005b38:	3708      	adds	r7, #8
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	bd80      	pop	{r7, pc}
 8005b3e:	bf00      	nop
 8005b40:	40003800 	.word	0x40003800
 8005b44:	40003400 	.word	0x40003400

08005b48 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b082      	sub	sp, #8
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68d8      	ldr	r0, [r3, #12]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5a:	1c99      	adds	r1, r3, #2
 8005b5c:	687a      	ldr	r2, [r7, #4]
 8005b5e:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005b60:	b282      	uxth	r2, r0
 8005b62:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	3b01      	subs	r3, #1
 8005b6c:	b29a      	uxth	r2, r3
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d113      	bne.n	8005ba4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	685a      	ldr	r2, [r3, #4]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005b8a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b90:	b29b      	uxth	r3, r3
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d106      	bne.n	8005ba4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	2201      	movs	r2, #1
 8005b9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005b9e:	6878      	ldr	r0, [r7, #4]
 8005ba0:	f7ff ff4a 	bl	8005a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005ba4:	bf00      	nop
 8005ba6:	3708      	adds	r7, #8
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a20      	ldr	r2, [pc, #128]	; (8005c3c <I2SEx_RxISR_I2SExt+0x90>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d101      	bne.n	8005bc2 <I2SEx_RxISR_I2SExt+0x16>
 8005bbe:	4b20      	ldr	r3, [pc, #128]	; (8005c40 <I2SEx_RxISR_I2SExt+0x94>)
 8005bc0:	e001      	b.n	8005bc6 <I2SEx_RxISR_I2SExt+0x1a>
 8005bc2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005bc6:	68d8      	ldr	r0, [r3, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bcc:	1c99      	adds	r1, r3, #2
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	62d1      	str	r1, [r2, #44]	; 0x2c
 8005bd2:	b282      	uxth	r2, r0
 8005bd4:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005bda:	b29b      	uxth	r3, r3
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	b29a      	uxth	r2, r3
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d121      	bne.n	8005c32 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a12      	ldr	r2, [pc, #72]	; (8005c3c <I2SEx_RxISR_I2SExt+0x90>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d101      	bne.n	8005bfc <I2SEx_RxISR_I2SExt+0x50>
 8005bf8:	4b11      	ldr	r3, [pc, #68]	; (8005c40 <I2SEx_RxISR_I2SExt+0x94>)
 8005bfa:	e001      	b.n	8005c00 <I2SEx_RxISR_I2SExt+0x54>
 8005bfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c00:	685a      	ldr	r2, [r3, #4]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	490d      	ldr	r1, [pc, #52]	; (8005c3c <I2SEx_RxISR_I2SExt+0x90>)
 8005c08:	428b      	cmp	r3, r1
 8005c0a:	d101      	bne.n	8005c10 <I2SEx_RxISR_I2SExt+0x64>
 8005c0c:	4b0c      	ldr	r3, [pc, #48]	; (8005c40 <I2SEx_RxISR_I2SExt+0x94>)
 8005c0e:	e001      	b.n	8005c14 <I2SEx_RxISR_I2SExt+0x68>
 8005c10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005c14:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005c18:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c1e:	b29b      	uxth	r3, r3
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d106      	bne.n	8005c32 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff ff03 	bl	8005a38 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005c32:	bf00      	nop
 8005c34:	3708      	adds	r7, #8
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	40003800 	.word	0x40003800
 8005c40:	40003400 	.word	0x40003400

08005c44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b086      	sub	sp, #24
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d101      	bne.n	8005c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e267      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d075      	beq.n	8005d4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c62:	4b88      	ldr	r3, [pc, #544]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c64:	689b      	ldr	r3, [r3, #8]
 8005c66:	f003 030c 	and.w	r3, r3, #12
 8005c6a:	2b04      	cmp	r3, #4
 8005c6c:	d00c      	beq.n	8005c88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c6e:	4b85      	ldr	r3, [pc, #532]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005c76:	2b08      	cmp	r3, #8
 8005c78:	d112      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c7a:	4b82      	ldr	r3, [pc, #520]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c86:	d10b      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c88:	4b7e      	ldr	r3, [pc, #504]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d05b      	beq.n	8005d4c <HAL_RCC_OscConfig+0x108>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d157      	bne.n	8005d4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e242      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ca8:	d106      	bne.n	8005cb8 <HAL_RCC_OscConfig+0x74>
 8005caa:	4b76      	ldr	r3, [pc, #472]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a75      	ldr	r2, [pc, #468]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	e01d      	b.n	8005cf4 <HAL_RCC_OscConfig+0xb0>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005cc0:	d10c      	bne.n	8005cdc <HAL_RCC_OscConfig+0x98>
 8005cc2:	4b70      	ldr	r3, [pc, #448]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a6f      	ldr	r2, [pc, #444]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cc8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ccc:	6013      	str	r3, [r2, #0]
 8005cce:	4b6d      	ldr	r3, [pc, #436]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a6c      	ldr	r2, [pc, #432]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cd4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	e00b      	b.n	8005cf4 <HAL_RCC_OscConfig+0xb0>
 8005cdc:	4b69      	ldr	r3, [pc, #420]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a68      	ldr	r2, [pc, #416]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005ce2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ce6:	6013      	str	r3, [r2, #0]
 8005ce8:	4b66      	ldr	r3, [pc, #408]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a65      	ldr	r2, [pc, #404]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005cee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d013      	beq.n	8005d24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cfc:	f7fc f9aa 	bl	8002054 <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d04:	f7fc f9a6 	bl	8002054 <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b64      	cmp	r3, #100	; 0x64
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e207      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d16:	4b5b      	ldr	r3, [pc, #364]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d0f0      	beq.n	8005d04 <HAL_RCC_OscConfig+0xc0>
 8005d22:	e014      	b.n	8005d4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d24:	f7fc f996 	bl	8002054 <HAL_GetTick>
 8005d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d2a:	e008      	b.n	8005d3e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005d2c:	f7fc f992 	bl	8002054 <HAL_GetTick>
 8005d30:	4602      	mov	r2, r0
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	1ad3      	subs	r3, r2, r3
 8005d36:	2b64      	cmp	r3, #100	; 0x64
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e1f3      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d3e:	4b51      	ldr	r3, [pc, #324]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d1f0      	bne.n	8005d2c <HAL_RCC_OscConfig+0xe8>
 8005d4a:	e000      	b.n	8005d4e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f003 0302 	and.w	r3, r3, #2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d063      	beq.n	8005e22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d5a:	4b4a      	ldr	r3, [pc, #296]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f003 030c 	and.w	r3, r3, #12
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d00b      	beq.n	8005d7e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d66:	4b47      	ldr	r3, [pc, #284]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005d6e:	2b08      	cmp	r3, #8
 8005d70:	d11c      	bne.n	8005dac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d72:	4b44      	ldr	r3, [pc, #272]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d116      	bne.n	8005dac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d7e:	4b41      	ldr	r3, [pc, #260]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d005      	beq.n	8005d96 <HAL_RCC_OscConfig+0x152>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d001      	beq.n	8005d96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	e1c7      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d96:	4b3b      	ldr	r3, [pc, #236]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	691b      	ldr	r3, [r3, #16]
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	4937      	ldr	r1, [pc, #220]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005daa:	e03a      	b.n	8005e22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d020      	beq.n	8005df6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005db4:	4b34      	ldr	r3, [pc, #208]	; (8005e88 <HAL_RCC_OscConfig+0x244>)
 8005db6:	2201      	movs	r2, #1
 8005db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dba:	f7fc f94b 	bl	8002054 <HAL_GetTick>
 8005dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dc0:	e008      	b.n	8005dd4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005dc2:	f7fc f947 	bl	8002054 <HAL_GetTick>
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	693b      	ldr	r3, [r7, #16]
 8005dca:	1ad3      	subs	r3, r2, r3
 8005dcc:	2b02      	cmp	r3, #2
 8005dce:	d901      	bls.n	8005dd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005dd0:	2303      	movs	r3, #3
 8005dd2:	e1a8      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dd4:	4b2b      	ldr	r3, [pc, #172]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 0302 	and.w	r3, r3, #2
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d0f0      	beq.n	8005dc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005de0:	4b28      	ldr	r3, [pc, #160]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	691b      	ldr	r3, [r3, #16]
 8005dec:	00db      	lsls	r3, r3, #3
 8005dee:	4925      	ldr	r1, [pc, #148]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	600b      	str	r3, [r1, #0]
 8005df4:	e015      	b.n	8005e22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005df6:	4b24      	ldr	r3, [pc, #144]	; (8005e88 <HAL_RCC_OscConfig+0x244>)
 8005df8:	2200      	movs	r2, #0
 8005dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dfc:	f7fc f92a 	bl	8002054 <HAL_GetTick>
 8005e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e02:	e008      	b.n	8005e16 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e04:	f7fc f926 	bl	8002054 <HAL_GetTick>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	1ad3      	subs	r3, r2, r3
 8005e0e:	2b02      	cmp	r3, #2
 8005e10:	d901      	bls.n	8005e16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e12:	2303      	movs	r3, #3
 8005e14:	e187      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e16:	4b1b      	ldr	r3, [pc, #108]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1f0      	bne.n	8005e04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0308 	and.w	r3, r3, #8
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d036      	beq.n	8005e9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	695b      	ldr	r3, [r3, #20]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d016      	beq.n	8005e64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e36:	4b15      	ldr	r3, [pc, #84]	; (8005e8c <HAL_RCC_OscConfig+0x248>)
 8005e38:	2201      	movs	r2, #1
 8005e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e3c:	f7fc f90a 	bl	8002054 <HAL_GetTick>
 8005e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e42:	e008      	b.n	8005e56 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e44:	f7fc f906 	bl	8002054 <HAL_GetTick>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d901      	bls.n	8005e56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e167      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e56:	4b0b      	ldr	r3, [pc, #44]	; (8005e84 <HAL_RCC_OscConfig+0x240>)
 8005e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e5a:	f003 0302 	and.w	r3, r3, #2
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d0f0      	beq.n	8005e44 <HAL_RCC_OscConfig+0x200>
 8005e62:	e01b      	b.n	8005e9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e64:	4b09      	ldr	r3, [pc, #36]	; (8005e8c <HAL_RCC_OscConfig+0x248>)
 8005e66:	2200      	movs	r2, #0
 8005e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e6a:	f7fc f8f3 	bl	8002054 <HAL_GetTick>
 8005e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e70:	e00e      	b.n	8005e90 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e72:	f7fc f8ef 	bl	8002054 <HAL_GetTick>
 8005e76:	4602      	mov	r2, r0
 8005e78:	693b      	ldr	r3, [r7, #16]
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d907      	bls.n	8005e90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e80:	2303      	movs	r3, #3
 8005e82:	e150      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
 8005e84:	40023800 	.word	0x40023800
 8005e88:	42470000 	.word	0x42470000
 8005e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e90:	4b88      	ldr	r3, [pc, #544]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e94:	f003 0302 	and.w	r3, r3, #2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1ea      	bne.n	8005e72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0304 	and.w	r3, r3, #4
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f000 8097 	beq.w	8005fd8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005eae:	4b81      	ldr	r3, [pc, #516]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d10f      	bne.n	8005eda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eba:	2300      	movs	r3, #0
 8005ebc:	60bb      	str	r3, [r7, #8]
 8005ebe:	4b7d      	ldr	r3, [pc, #500]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	4a7c      	ldr	r2, [pc, #496]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8005eca:	4b7a      	ldr	r3, [pc, #488]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	60bb      	str	r3, [r7, #8]
 8005ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eda:	4b77      	ldr	r3, [pc, #476]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d118      	bne.n	8005f18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ee6:	4b74      	ldr	r3, [pc, #464]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a73      	ldr	r2, [pc, #460]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ef2:	f7fc f8af 	bl	8002054 <HAL_GetTick>
 8005ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ef8:	e008      	b.n	8005f0c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005efa:	f7fc f8ab 	bl	8002054 <HAL_GetTick>
 8005efe:	4602      	mov	r2, r0
 8005f00:	693b      	ldr	r3, [r7, #16]
 8005f02:	1ad3      	subs	r3, r2, r3
 8005f04:	2b02      	cmp	r3, #2
 8005f06:	d901      	bls.n	8005f0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f08:	2303      	movs	r3, #3
 8005f0a:	e10c      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f0c:	4b6a      	ldr	r3, [pc, #424]	; (80060b8 <HAL_RCC_OscConfig+0x474>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d0f0      	beq.n	8005efa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	689b      	ldr	r3, [r3, #8]
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d106      	bne.n	8005f2e <HAL_RCC_OscConfig+0x2ea>
 8005f20:	4b64      	ldr	r3, [pc, #400]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f24:	4a63      	ldr	r2, [pc, #396]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f26:	f043 0301 	orr.w	r3, r3, #1
 8005f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f2c:	e01c      	b.n	8005f68 <HAL_RCC_OscConfig+0x324>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	2b05      	cmp	r3, #5
 8005f34:	d10c      	bne.n	8005f50 <HAL_RCC_OscConfig+0x30c>
 8005f36:	4b5f      	ldr	r3, [pc, #380]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3a:	4a5e      	ldr	r2, [pc, #376]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f3c:	f043 0304 	orr.w	r3, r3, #4
 8005f40:	6713      	str	r3, [r2, #112]	; 0x70
 8005f42:	4b5c      	ldr	r3, [pc, #368]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f46:	4a5b      	ldr	r2, [pc, #364]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f48:	f043 0301 	orr.w	r3, r3, #1
 8005f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8005f4e:	e00b      	b.n	8005f68 <HAL_RCC_OscConfig+0x324>
 8005f50:	4b58      	ldr	r3, [pc, #352]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f54:	4a57      	ldr	r2, [pc, #348]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f56:	f023 0301 	bic.w	r3, r3, #1
 8005f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f5c:	4b55      	ldr	r3, [pc, #340]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f60:	4a54      	ldr	r2, [pc, #336]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f62:	f023 0304 	bic.w	r3, r3, #4
 8005f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d015      	beq.n	8005f9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f70:	f7fc f870 	bl	8002054 <HAL_GetTick>
 8005f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f76:	e00a      	b.n	8005f8e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f78:	f7fc f86c 	bl	8002054 <HAL_GetTick>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f86:	4293      	cmp	r3, r2
 8005f88:	d901      	bls.n	8005f8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005f8a:	2303      	movs	r3, #3
 8005f8c:	e0cb      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f8e:	4b49      	ldr	r3, [pc, #292]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d0ee      	beq.n	8005f78 <HAL_RCC_OscConfig+0x334>
 8005f9a:	e014      	b.n	8005fc6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f9c:	f7fc f85a 	bl	8002054 <HAL_GetTick>
 8005fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fa2:	e00a      	b.n	8005fba <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fa4:	f7fc f856 	bl	8002054 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e0b5      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fba:	4b3e      	ldr	r3, [pc, #248]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fbe:	f003 0302 	and.w	r3, r3, #2
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1ee      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005fc6:	7dfb      	ldrb	r3, [r7, #23]
 8005fc8:	2b01      	cmp	r3, #1
 8005fca:	d105      	bne.n	8005fd8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fcc:	4b39      	ldr	r3, [pc, #228]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	4a38      	ldr	r2, [pc, #224]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	699b      	ldr	r3, [r3, #24]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 80a1 	beq.w	8006124 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fe2:	4b34      	ldr	r3, [pc, #208]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	f003 030c 	and.w	r3, r3, #12
 8005fea:	2b08      	cmp	r3, #8
 8005fec:	d05c      	beq.n	80060a8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	699b      	ldr	r3, [r3, #24]
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d141      	bne.n	800607a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ff6:	4b31      	ldr	r3, [pc, #196]	; (80060bc <HAL_RCC_OscConfig+0x478>)
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ffc:	f7fc f82a 	bl	8002054 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006002:	e008      	b.n	8006016 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006004:	f7fc f826 	bl	8002054 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	2b02      	cmp	r3, #2
 8006010:	d901      	bls.n	8006016 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006012:	2303      	movs	r3, #3
 8006014:	e087      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006016:	4b27      	ldr	r3, [pc, #156]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1f0      	bne.n	8006004 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	69da      	ldr	r2, [r3, #28]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a1b      	ldr	r3, [r3, #32]
 800602a:	431a      	orrs	r2, r3
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006030:	019b      	lsls	r3, r3, #6
 8006032:	431a      	orrs	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006038:	085b      	lsrs	r3, r3, #1
 800603a:	3b01      	subs	r3, #1
 800603c:	041b      	lsls	r3, r3, #16
 800603e:	431a      	orrs	r2, r3
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006044:	061b      	lsls	r3, r3, #24
 8006046:	491b      	ldr	r1, [pc, #108]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 8006048:	4313      	orrs	r3, r2
 800604a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800604c:	4b1b      	ldr	r3, [pc, #108]	; (80060bc <HAL_RCC_OscConfig+0x478>)
 800604e:	2201      	movs	r2, #1
 8006050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006052:	f7fb ffff 	bl	8002054 <HAL_GetTick>
 8006056:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006058:	e008      	b.n	800606c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800605a:	f7fb fffb 	bl	8002054 <HAL_GetTick>
 800605e:	4602      	mov	r2, r0
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	1ad3      	subs	r3, r2, r3
 8006064:	2b02      	cmp	r3, #2
 8006066:	d901      	bls.n	800606c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e05c      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800606c:	4b11      	ldr	r3, [pc, #68]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0f0      	beq.n	800605a <HAL_RCC_OscConfig+0x416>
 8006078:	e054      	b.n	8006124 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800607a:	4b10      	ldr	r3, [pc, #64]	; (80060bc <HAL_RCC_OscConfig+0x478>)
 800607c:	2200      	movs	r2, #0
 800607e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006080:	f7fb ffe8 	bl	8002054 <HAL_GetTick>
 8006084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006088:	f7fb ffe4 	bl	8002054 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e045      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800609a:	4b06      	ldr	r3, [pc, #24]	; (80060b4 <HAL_RCC_OscConfig+0x470>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d1f0      	bne.n	8006088 <HAL_RCC_OscConfig+0x444>
 80060a6:	e03d      	b.n	8006124 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d107      	bne.n	80060c0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e038      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
 80060b4:	40023800 	.word	0x40023800
 80060b8:	40007000 	.word	0x40007000
 80060bc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060c0:	4b1b      	ldr	r3, [pc, #108]	; (8006130 <HAL_RCC_OscConfig+0x4ec>)
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	2b01      	cmp	r3, #1
 80060cc:	d028      	beq.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060d8:	429a      	cmp	r2, r3
 80060da:	d121      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d11a      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060ea:	68fa      	ldr	r2, [r7, #12]
 80060ec:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80060f0:	4013      	ands	r3, r2
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80060f6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060f8:	4293      	cmp	r3, r2
 80060fa:	d111      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006106:	085b      	lsrs	r3, r3, #1
 8006108:	3b01      	subs	r3, #1
 800610a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800610c:	429a      	cmp	r2, r3
 800610e:	d107      	bne.n	8006120 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800611a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d001      	beq.n	8006124 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40023800 	.word	0x40023800

08006134 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b084      	sub	sp, #16
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
 800613c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d101      	bne.n	8006148 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006144:	2301      	movs	r3, #1
 8006146:	e0cc      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006148:	4b68      	ldr	r3, [pc, #416]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	683a      	ldr	r2, [r7, #0]
 8006152:	429a      	cmp	r2, r3
 8006154:	d90c      	bls.n	8006170 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006156:	4b65      	ldr	r3, [pc, #404]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	b2d2      	uxtb	r2, r2
 800615c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800615e:	4b63      	ldr	r3, [pc, #396]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0307 	and.w	r3, r3, #7
 8006166:	683a      	ldr	r2, [r7, #0]
 8006168:	429a      	cmp	r2, r3
 800616a:	d001      	beq.n	8006170 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e0b8      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f003 0302 	and.w	r3, r3, #2
 8006178:	2b00      	cmp	r3, #0
 800617a:	d020      	beq.n	80061be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d005      	beq.n	8006194 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006188:	4b59      	ldr	r3, [pc, #356]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	4a58      	ldr	r2, [pc, #352]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 800618e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006192:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0308 	and.w	r3, r3, #8
 800619c:	2b00      	cmp	r3, #0
 800619e:	d005      	beq.n	80061ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061a0:	4b53      	ldr	r3, [pc, #332]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061a2:	689b      	ldr	r3, [r3, #8]
 80061a4:	4a52      	ldr	r2, [pc, #328]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061a6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061ac:	4b50      	ldr	r3, [pc, #320]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	494d      	ldr	r1, [pc, #308]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061ba:	4313      	orrs	r3, r2
 80061bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0301 	and.w	r3, r3, #1
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d044      	beq.n	8006254 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d107      	bne.n	80061e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061d2:	4b47      	ldr	r3, [pc, #284]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d119      	bne.n	8006212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e07f      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	2b02      	cmp	r3, #2
 80061e8:	d003      	beq.n	80061f2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80061ee:	2b03      	cmp	r3, #3
 80061f0:	d107      	bne.n	8006202 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061f2:	4b3f      	ldr	r3, [pc, #252]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d109      	bne.n	8006212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	e06f      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006202:	4b3b      	ldr	r3, [pc, #236]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f003 0302 	and.w	r3, r3, #2
 800620a:	2b00      	cmp	r3, #0
 800620c:	d101      	bne.n	8006212 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e067      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006212:	4b37      	ldr	r3, [pc, #220]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006214:	689b      	ldr	r3, [r3, #8]
 8006216:	f023 0203 	bic.w	r2, r3, #3
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	4934      	ldr	r1, [pc, #208]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006220:	4313      	orrs	r3, r2
 8006222:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006224:	f7fb ff16 	bl	8002054 <HAL_GetTick>
 8006228:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800622a:	e00a      	b.n	8006242 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800622c:	f7fb ff12 	bl	8002054 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	f241 3288 	movw	r2, #5000	; 0x1388
 800623a:	4293      	cmp	r3, r2
 800623c:	d901      	bls.n	8006242 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e04f      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006242:	4b2b      	ldr	r3, [pc, #172]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006244:	689b      	ldr	r3, [r3, #8]
 8006246:	f003 020c 	and.w	r2, r3, #12
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	009b      	lsls	r3, r3, #2
 8006250:	429a      	cmp	r2, r3
 8006252:	d1eb      	bne.n	800622c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006254:	4b25      	ldr	r3, [pc, #148]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f003 0307 	and.w	r3, r3, #7
 800625c:	683a      	ldr	r2, [r7, #0]
 800625e:	429a      	cmp	r2, r3
 8006260:	d20c      	bcs.n	800627c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006262:	4b22      	ldr	r3, [pc, #136]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 8006264:	683a      	ldr	r2, [r7, #0]
 8006266:	b2d2      	uxtb	r2, r2
 8006268:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800626a:	4b20      	ldr	r3, [pc, #128]	; (80062ec <HAL_RCC_ClockConfig+0x1b8>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f003 0307 	and.w	r3, r3, #7
 8006272:	683a      	ldr	r2, [r7, #0]
 8006274:	429a      	cmp	r2, r3
 8006276:	d001      	beq.n	800627c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006278:	2301      	movs	r3, #1
 800627a:	e032      	b.n	80062e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0304 	and.w	r3, r3, #4
 8006284:	2b00      	cmp	r3, #0
 8006286:	d008      	beq.n	800629a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006288:	4b19      	ldr	r3, [pc, #100]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	68db      	ldr	r3, [r3, #12]
 8006294:	4916      	ldr	r1, [pc, #88]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006296:	4313      	orrs	r3, r2
 8006298:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0308 	and.w	r3, r3, #8
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d009      	beq.n	80062ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062a6:	4b12      	ldr	r3, [pc, #72]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	691b      	ldr	r3, [r3, #16]
 80062b2:	00db      	lsls	r3, r3, #3
 80062b4:	490e      	ldr	r1, [pc, #56]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80062ba:	f000 f821 	bl	8006300 <HAL_RCC_GetSysClockFreq>
 80062be:	4602      	mov	r2, r0
 80062c0:	4b0b      	ldr	r3, [pc, #44]	; (80062f0 <HAL_RCC_ClockConfig+0x1bc>)
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	091b      	lsrs	r3, r3, #4
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	490a      	ldr	r1, [pc, #40]	; (80062f4 <HAL_RCC_ClockConfig+0x1c0>)
 80062cc:	5ccb      	ldrb	r3, [r1, r3]
 80062ce:	fa22 f303 	lsr.w	r3, r2, r3
 80062d2:	4a09      	ldr	r2, [pc, #36]	; (80062f8 <HAL_RCC_ClockConfig+0x1c4>)
 80062d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80062d6:	4b09      	ldr	r3, [pc, #36]	; (80062fc <HAL_RCC_ClockConfig+0x1c8>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4618      	mov	r0, r3
 80062dc:	f7fb fe76 	bl	8001fcc <HAL_InitTick>

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3710      	adds	r7, #16
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	40023c00 	.word	0x40023c00
 80062f0:	40023800 	.word	0x40023800
 80062f4:	0800eb28 	.word	0x0800eb28
 80062f8:	20000000 	.word	0x20000000
 80062fc:	20000004 	.word	0x20000004

08006300 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006300:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006304:	b094      	sub	sp, #80	; 0x50
 8006306:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006308:	2300      	movs	r3, #0
 800630a:	647b      	str	r3, [r7, #68]	; 0x44
 800630c:	2300      	movs	r3, #0
 800630e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006310:	2300      	movs	r3, #0
 8006312:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006314:	2300      	movs	r3, #0
 8006316:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006318:	4b79      	ldr	r3, [pc, #484]	; (8006500 <HAL_RCC_GetSysClockFreq+0x200>)
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f003 030c 	and.w	r3, r3, #12
 8006320:	2b08      	cmp	r3, #8
 8006322:	d00d      	beq.n	8006340 <HAL_RCC_GetSysClockFreq+0x40>
 8006324:	2b08      	cmp	r3, #8
 8006326:	f200 80e1 	bhi.w	80064ec <HAL_RCC_GetSysClockFreq+0x1ec>
 800632a:	2b00      	cmp	r3, #0
 800632c:	d002      	beq.n	8006334 <HAL_RCC_GetSysClockFreq+0x34>
 800632e:	2b04      	cmp	r3, #4
 8006330:	d003      	beq.n	800633a <HAL_RCC_GetSysClockFreq+0x3a>
 8006332:	e0db      	b.n	80064ec <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006334:	4b73      	ldr	r3, [pc, #460]	; (8006504 <HAL_RCC_GetSysClockFreq+0x204>)
 8006336:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006338:	e0db      	b.n	80064f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800633a:	4b73      	ldr	r3, [pc, #460]	; (8006508 <HAL_RCC_GetSysClockFreq+0x208>)
 800633c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800633e:	e0d8      	b.n	80064f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006340:	4b6f      	ldr	r3, [pc, #444]	; (8006500 <HAL_RCC_GetSysClockFreq+0x200>)
 8006342:	685b      	ldr	r3, [r3, #4]
 8006344:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006348:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800634a:	4b6d      	ldr	r3, [pc, #436]	; (8006500 <HAL_RCC_GetSysClockFreq+0x200>)
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d063      	beq.n	800641e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006356:	4b6a      	ldr	r3, [pc, #424]	; (8006500 <HAL_RCC_GetSysClockFreq+0x200>)
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	099b      	lsrs	r3, r3, #6
 800635c:	2200      	movs	r2, #0
 800635e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006360:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006362:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006364:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006368:	633b      	str	r3, [r7, #48]	; 0x30
 800636a:	2300      	movs	r3, #0
 800636c:	637b      	str	r3, [r7, #52]	; 0x34
 800636e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006372:	4622      	mov	r2, r4
 8006374:	462b      	mov	r3, r5
 8006376:	f04f 0000 	mov.w	r0, #0
 800637a:	f04f 0100 	mov.w	r1, #0
 800637e:	0159      	lsls	r1, r3, #5
 8006380:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006384:	0150      	lsls	r0, r2, #5
 8006386:	4602      	mov	r2, r0
 8006388:	460b      	mov	r3, r1
 800638a:	4621      	mov	r1, r4
 800638c:	1a51      	subs	r1, r2, r1
 800638e:	6139      	str	r1, [r7, #16]
 8006390:	4629      	mov	r1, r5
 8006392:	eb63 0301 	sbc.w	r3, r3, r1
 8006396:	617b      	str	r3, [r7, #20]
 8006398:	f04f 0200 	mov.w	r2, #0
 800639c:	f04f 0300 	mov.w	r3, #0
 80063a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063a4:	4659      	mov	r1, fp
 80063a6:	018b      	lsls	r3, r1, #6
 80063a8:	4651      	mov	r1, sl
 80063aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80063ae:	4651      	mov	r1, sl
 80063b0:	018a      	lsls	r2, r1, #6
 80063b2:	4651      	mov	r1, sl
 80063b4:	ebb2 0801 	subs.w	r8, r2, r1
 80063b8:	4659      	mov	r1, fp
 80063ba:	eb63 0901 	sbc.w	r9, r3, r1
 80063be:	f04f 0200 	mov.w	r2, #0
 80063c2:	f04f 0300 	mov.w	r3, #0
 80063c6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063ca:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063ce:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063d2:	4690      	mov	r8, r2
 80063d4:	4699      	mov	r9, r3
 80063d6:	4623      	mov	r3, r4
 80063d8:	eb18 0303 	adds.w	r3, r8, r3
 80063dc:	60bb      	str	r3, [r7, #8]
 80063de:	462b      	mov	r3, r5
 80063e0:	eb49 0303 	adc.w	r3, r9, r3
 80063e4:	60fb      	str	r3, [r7, #12]
 80063e6:	f04f 0200 	mov.w	r2, #0
 80063ea:	f04f 0300 	mov.w	r3, #0
 80063ee:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80063f2:	4629      	mov	r1, r5
 80063f4:	024b      	lsls	r3, r1, #9
 80063f6:	4621      	mov	r1, r4
 80063f8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80063fc:	4621      	mov	r1, r4
 80063fe:	024a      	lsls	r2, r1, #9
 8006400:	4610      	mov	r0, r2
 8006402:	4619      	mov	r1, r3
 8006404:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006406:	2200      	movs	r2, #0
 8006408:	62bb      	str	r3, [r7, #40]	; 0x28
 800640a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800640c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006410:	f7fa fbca 	bl	8000ba8 <__aeabi_uldivmod>
 8006414:	4602      	mov	r2, r0
 8006416:	460b      	mov	r3, r1
 8006418:	4613      	mov	r3, r2
 800641a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800641c:	e058      	b.n	80064d0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800641e:	4b38      	ldr	r3, [pc, #224]	; (8006500 <HAL_RCC_GetSysClockFreq+0x200>)
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	099b      	lsrs	r3, r3, #6
 8006424:	2200      	movs	r2, #0
 8006426:	4618      	mov	r0, r3
 8006428:	4611      	mov	r1, r2
 800642a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800642e:	623b      	str	r3, [r7, #32]
 8006430:	2300      	movs	r3, #0
 8006432:	627b      	str	r3, [r7, #36]	; 0x24
 8006434:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006438:	4642      	mov	r2, r8
 800643a:	464b      	mov	r3, r9
 800643c:	f04f 0000 	mov.w	r0, #0
 8006440:	f04f 0100 	mov.w	r1, #0
 8006444:	0159      	lsls	r1, r3, #5
 8006446:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800644a:	0150      	lsls	r0, r2, #5
 800644c:	4602      	mov	r2, r0
 800644e:	460b      	mov	r3, r1
 8006450:	4641      	mov	r1, r8
 8006452:	ebb2 0a01 	subs.w	sl, r2, r1
 8006456:	4649      	mov	r1, r9
 8006458:	eb63 0b01 	sbc.w	fp, r3, r1
 800645c:	f04f 0200 	mov.w	r2, #0
 8006460:	f04f 0300 	mov.w	r3, #0
 8006464:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006468:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800646c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006470:	ebb2 040a 	subs.w	r4, r2, sl
 8006474:	eb63 050b 	sbc.w	r5, r3, fp
 8006478:	f04f 0200 	mov.w	r2, #0
 800647c:	f04f 0300 	mov.w	r3, #0
 8006480:	00eb      	lsls	r3, r5, #3
 8006482:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006486:	00e2      	lsls	r2, r4, #3
 8006488:	4614      	mov	r4, r2
 800648a:	461d      	mov	r5, r3
 800648c:	4643      	mov	r3, r8
 800648e:	18e3      	adds	r3, r4, r3
 8006490:	603b      	str	r3, [r7, #0]
 8006492:	464b      	mov	r3, r9
 8006494:	eb45 0303 	adc.w	r3, r5, r3
 8006498:	607b      	str	r3, [r7, #4]
 800649a:	f04f 0200 	mov.w	r2, #0
 800649e:	f04f 0300 	mov.w	r3, #0
 80064a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064a6:	4629      	mov	r1, r5
 80064a8:	028b      	lsls	r3, r1, #10
 80064aa:	4621      	mov	r1, r4
 80064ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064b0:	4621      	mov	r1, r4
 80064b2:	028a      	lsls	r2, r1, #10
 80064b4:	4610      	mov	r0, r2
 80064b6:	4619      	mov	r1, r3
 80064b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ba:	2200      	movs	r2, #0
 80064bc:	61bb      	str	r3, [r7, #24]
 80064be:	61fa      	str	r2, [r7, #28]
 80064c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064c4:	f7fa fb70 	bl	8000ba8 <__aeabi_uldivmod>
 80064c8:	4602      	mov	r2, r0
 80064ca:	460b      	mov	r3, r1
 80064cc:	4613      	mov	r3, r2
 80064ce:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064d0:	4b0b      	ldr	r3, [pc, #44]	; (8006500 <HAL_RCC_GetSysClockFreq+0x200>)
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	0c1b      	lsrs	r3, r3, #16
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	3301      	adds	r3, #1
 80064dc:	005b      	lsls	r3, r3, #1
 80064de:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80064e0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064e8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80064ea:	e002      	b.n	80064f2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064ec:	4b05      	ldr	r3, [pc, #20]	; (8006504 <HAL_RCC_GetSysClockFreq+0x204>)
 80064ee:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80064f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3750      	adds	r7, #80	; 0x50
 80064f8:	46bd      	mov	sp, r7
 80064fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064fe:	bf00      	nop
 8006500:	40023800 	.word	0x40023800
 8006504:	00f42400 	.word	0x00f42400
 8006508:	007a1200 	.word	0x007a1200

0800650c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800650c:	b480      	push	{r7}
 800650e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006510:	4b03      	ldr	r3, [pc, #12]	; (8006520 <HAL_RCC_GetHCLKFreq+0x14>)
 8006512:	681b      	ldr	r3, [r3, #0]
}
 8006514:	4618      	mov	r0, r3
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	20000000 	.word	0x20000000

08006524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006528:	f7ff fff0 	bl	800650c <HAL_RCC_GetHCLKFreq>
 800652c:	4602      	mov	r2, r0
 800652e:	4b05      	ldr	r3, [pc, #20]	; (8006544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	0a9b      	lsrs	r3, r3, #10
 8006534:	f003 0307 	and.w	r3, r3, #7
 8006538:	4903      	ldr	r1, [pc, #12]	; (8006548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800653a:	5ccb      	ldrb	r3, [r1, r3]
 800653c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006540:	4618      	mov	r0, r3
 8006542:	bd80      	pop	{r7, pc}
 8006544:	40023800 	.word	0x40023800
 8006548:	0800eb38 	.word	0x0800eb38

0800654c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006550:	f7ff ffdc 	bl	800650c <HAL_RCC_GetHCLKFreq>
 8006554:	4602      	mov	r2, r0
 8006556:	4b05      	ldr	r3, [pc, #20]	; (800656c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	0b5b      	lsrs	r3, r3, #13
 800655c:	f003 0307 	and.w	r3, r3, #7
 8006560:	4903      	ldr	r1, [pc, #12]	; (8006570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006562:	5ccb      	ldrb	r3, [r1, r3]
 8006564:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006568:	4618      	mov	r0, r3
 800656a:	bd80      	pop	{r7, pc}
 800656c:	40023800 	.word	0x40023800
 8006570:	0800eb38 	.word	0x0800eb38

08006574 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b086      	sub	sp, #24
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800657c:	2300      	movs	r3, #0
 800657e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006580:	2300      	movs	r3, #0
 8006582:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 0301 	and.w	r3, r3, #1
 800658c:	2b00      	cmp	r3, #0
 800658e:	d105      	bne.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006598:	2b00      	cmp	r3, #0
 800659a:	d035      	beq.n	8006608 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800659c:	4b62      	ldr	r3, [pc, #392]	; (8006728 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800659e:	2200      	movs	r2, #0
 80065a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065a2:	f7fb fd57 	bl	8002054 <HAL_GetTick>
 80065a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065a8:	e008      	b.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80065aa:	f7fb fd53 	bl	8002054 <HAL_GetTick>
 80065ae:	4602      	mov	r2, r0
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d901      	bls.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065b8:	2303      	movs	r3, #3
 80065ba:	e0b0      	b.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80065bc:	4b5b      	ldr	r3, [pc, #364]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d1f0      	bne.n	80065aa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	019a      	lsls	r2, r3, #6
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	071b      	lsls	r3, r3, #28
 80065d4:	4955      	ldr	r1, [pc, #340]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80065dc:	4b52      	ldr	r3, [pc, #328]	; (8006728 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80065de:	2201      	movs	r2, #1
 80065e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065e2:	f7fb fd37 	bl	8002054 <HAL_GetTick>
 80065e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065e8:	e008      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80065ea:	f7fb fd33 	bl	8002054 <HAL_GetTick>
 80065ee:	4602      	mov	r2, r0
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	1ad3      	subs	r3, r2, r3
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d901      	bls.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e090      	b.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80065fc:	4b4b      	ldr	r3, [pc, #300]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006604:	2b00      	cmp	r3, #0
 8006606:	d0f0      	beq.n	80065ea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f003 0302 	and.w	r3, r3, #2
 8006610:	2b00      	cmp	r3, #0
 8006612:	f000 8083 	beq.w	800671c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006616:	2300      	movs	r3, #0
 8006618:	60fb      	str	r3, [r7, #12]
 800661a:	4b44      	ldr	r3, [pc, #272]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800661c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800661e:	4a43      	ldr	r2, [pc, #268]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006624:	6413      	str	r3, [r2, #64]	; 0x40
 8006626:	4b41      	ldr	r3, [pc, #260]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800662e:	60fb      	str	r3, [r7, #12]
 8006630:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006632:	4b3f      	ldr	r3, [pc, #252]	; (8006730 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a3e      	ldr	r2, [pc, #248]	; (8006730 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006638:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800663c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800663e:	f7fb fd09 	bl	8002054 <HAL_GetTick>
 8006642:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006644:	e008      	b.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006646:	f7fb fd05 	bl	8002054 <HAL_GetTick>
 800664a:	4602      	mov	r2, r0
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	1ad3      	subs	r3, r2, r3
 8006650:	2b02      	cmp	r3, #2
 8006652:	d901      	bls.n	8006658 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e062      	b.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006658:	4b35      	ldr	r3, [pc, #212]	; (8006730 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006660:	2b00      	cmp	r3, #0
 8006662:	d0f0      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006664:	4b31      	ldr	r3, [pc, #196]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006666:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006668:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800666c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d02f      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	68db      	ldr	r3, [r3, #12]
 8006678:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800667c:	693a      	ldr	r2, [r7, #16]
 800667e:	429a      	cmp	r2, r3
 8006680:	d028      	beq.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006682:	4b2a      	ldr	r3, [pc, #168]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006684:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006686:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800668a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800668c:	4b29      	ldr	r3, [pc, #164]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800668e:	2201      	movs	r2, #1
 8006690:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006692:	4b28      	ldr	r3, [pc, #160]	; (8006734 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006694:	2200      	movs	r2, #0
 8006696:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006698:	4a24      	ldr	r2, [pc, #144]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800669e:	4b23      	ldr	r3, [pc, #140]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a2:	f003 0301 	and.w	r3, r3, #1
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d114      	bne.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80066aa:	f7fb fcd3 	bl	8002054 <HAL_GetTick>
 80066ae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066b0:	e00a      	b.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066b2:	f7fb fccf 	bl	8002054 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d901      	bls.n	80066c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80066c4:	2303      	movs	r3, #3
 80066c6:	e02a      	b.n	800671e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066c8:	4b18      	ldr	r3, [pc, #96]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d0ee      	beq.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066e0:	d10d      	bne.n	80066fe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80066e2:	4b12      	ldr	r3, [pc, #72]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	68db      	ldr	r3, [r3, #12]
 80066ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80066f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066f6:	490d      	ldr	r1, [pc, #52]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80066f8:	4313      	orrs	r3, r2
 80066fa:	608b      	str	r3, [r1, #8]
 80066fc:	e005      	b.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80066fe:	4b0b      	ldr	r3, [pc, #44]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	4a0a      	ldr	r2, [pc, #40]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006704:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006708:	6093      	str	r3, [r2, #8]
 800670a:	4b08      	ldr	r3, [pc, #32]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800670c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006716:	4905      	ldr	r1, [pc, #20]	; (800672c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006718:	4313      	orrs	r3, r2
 800671a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3718      	adds	r7, #24
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
 8006726:	bf00      	nop
 8006728:	42470068 	.word	0x42470068
 800672c:	40023800 	.word	0x40023800
 8006730:	40007000 	.word	0x40007000
 8006734:	42470e40 	.word	0x42470e40

08006738 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006738:	b480      	push	{r7}
 800673a:	b087      	sub	sp, #28
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006740:	2300      	movs	r3, #0
 8006742:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8006744:	2300      	movs	r3, #0
 8006746:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006748:	2300      	movs	r3, #0
 800674a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800674c:	2300      	movs	r3, #0
 800674e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2b01      	cmp	r3, #1
 8006754:	d13f      	bne.n	80067d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8006756:	4b24      	ldr	r3, [pc, #144]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800675e:	60fb      	str	r3, [r7, #12]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d006      	beq.n	8006774 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800676c:	d12f      	bne.n	80067ce <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800676e:	4b1f      	ldr	r3, [pc, #124]	; (80067ec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006770:	617b      	str	r3, [r7, #20]
          break;
 8006772:	e02f      	b.n	80067d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006774:	4b1c      	ldr	r3, [pc, #112]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800677c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006780:	d108      	bne.n	8006794 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006782:	4b19      	ldr	r3, [pc, #100]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800678a:	4a19      	ldr	r2, [pc, #100]	; (80067f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800678c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006790:	613b      	str	r3, [r7, #16]
 8006792:	e007      	b.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006794:	4b14      	ldr	r3, [pc, #80]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800679c:	4a15      	ldr	r2, [pc, #84]	; (80067f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800679e:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80067a4:	4b10      	ldr	r3, [pc, #64]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067aa:	099b      	lsrs	r3, r3, #6
 80067ac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	fb02 f303 	mul.w	r3, r2, r3
 80067b6:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80067b8:	4b0b      	ldr	r3, [pc, #44]	; (80067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80067ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80067be:	0f1b      	lsrs	r3, r3, #28
 80067c0:	f003 0307 	and.w	r3, r3, #7
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ca:	617b      	str	r3, [r7, #20]
          break;
 80067cc:	e002      	b.n	80067d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80067ce:	2300      	movs	r3, #0
 80067d0:	617b      	str	r3, [r7, #20]
          break;
 80067d2:	bf00      	nop
        }
      }
      break;
 80067d4:	e000      	b.n	80067d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 80067d6:	bf00      	nop
    }
  }
  return frequency;
 80067d8:	697b      	ldr	r3, [r7, #20]
}
 80067da:	4618      	mov	r0, r3
 80067dc:	371c      	adds	r7, #28
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	40023800 	.word	0x40023800
 80067ec:	00bb8000 	.word	0x00bb8000
 80067f0:	007a1200 	.word	0x007a1200
 80067f4:	00f42400 	.word	0x00f42400

080067f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b082      	sub	sp, #8
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	d101      	bne.n	800680a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e07b      	b.n	8006902 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800680e:	2b00      	cmp	r3, #0
 8006810:	d108      	bne.n	8006824 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800681a:	d009      	beq.n	8006830 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	61da      	str	r2, [r3, #28]
 8006822:	e005      	b.n	8006830 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2200      	movs	r2, #0
 8006828:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2200      	movs	r2, #0
 8006834:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d106      	bne.n	8006850 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7fb f954 	bl	8001af8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2202      	movs	r2, #2
 8006854:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	681a      	ldr	r2, [r3, #0]
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006866:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006878:	431a      	orrs	r2, r3
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006882:	431a      	orrs	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	691b      	ldr	r3, [r3, #16]
 8006888:	f003 0302 	and.w	r3, r3, #2
 800688c:	431a      	orrs	r2, r3
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	695b      	ldr	r3, [r3, #20]
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	431a      	orrs	r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068a0:	431a      	orrs	r2, r3
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80068aa:	431a      	orrs	r2, r3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b4:	ea42 0103 	orr.w	r1, r2, r3
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	430a      	orrs	r2, r1
 80068c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	699b      	ldr	r3, [r3, #24]
 80068cc:	0c1b      	lsrs	r3, r3, #16
 80068ce:	f003 0104 	and.w	r1, r3, #4
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	f003 0210 	and.w	r2, r3, #16
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	430a      	orrs	r2, r1
 80068e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	69da      	ldr	r2, [r3, #28]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80068f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	3708      	adds	r7, #8
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
	...

0800690c <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b086      	sub	sp, #24
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	60b9      	str	r1, [r7, #8]
 8006916:	4613      	mov	r3, r2
 8006918:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800691a:	2300      	movs	r3, #0
 800691c:	75fb      	strb	r3, [r7, #23]

  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006924:	b2db      	uxtb	r3, r3
 8006926:	2b01      	cmp	r3, #1
 8006928:	d002      	beq.n	8006930 <HAL_SPI_Receive_DMA+0x24>
  {
    errorcode = HAL_BUSY;
 800692a:	2302      	movs	r3, #2
 800692c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800692e:	e0a2      	b.n	8006a76 <HAL_SPI_Receive_DMA+0x16a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d110      	bne.n	800695a <HAL_SPI_Receive_DMA+0x4e>
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	685b      	ldr	r3, [r3, #4]
 800693c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006940:	d10b      	bne.n	800695a <HAL_SPI_Receive_DMA+0x4e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2204      	movs	r2, #4
 8006946:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 800694a:	88fb      	ldrh	r3, [r7, #6]
 800694c:	68ba      	ldr	r2, [r7, #8]
 800694e:	68b9      	ldr	r1, [r7, #8]
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f89f 	bl	8006a94 <HAL_SPI_TransmitReceive_DMA>
 8006956:	4603      	mov	r3, r0
 8006958:	e092      	b.n	8006a80 <HAL_SPI_Receive_DMA+0x174>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006960:	2b01      	cmp	r3, #1
 8006962:	d101      	bne.n	8006968 <HAL_SPI_Receive_DMA+0x5c>
 8006964:	2302      	movs	r3, #2
 8006966:	e08b      	b.n	8006a80 <HAL_SPI_Receive_DMA+0x174>
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	2201      	movs	r2, #1
 800696c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d002      	beq.n	800697c <HAL_SPI_Receive_DMA+0x70>
 8006976:	88fb      	ldrh	r3, [r7, #6]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d102      	bne.n	8006982 <HAL_SPI_Receive_DMA+0x76>
  {
    errorcode = HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006980:	e079      	b.n	8006a76 <HAL_SPI_Receive_DMA+0x16a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	2204      	movs	r2, #4
 8006986:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	2200      	movs	r2, #0
 800698e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	68ba      	ldr	r2, [r7, #8]
 8006994:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	88fa      	ldrh	r2, [r7, #6]
 800699a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	88fa      	ldrh	r2, [r7, #6]
 80069a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	2200      	movs	r2, #0
 80069ac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2200      	movs	r2, #0
 80069b2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2200      	movs	r2, #0
 80069b8:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069c2:	d10f      	bne.n	80069e4 <HAL_SPI_Receive_DMA+0xd8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	681a      	ldr	r2, [r3, #0]
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80069e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069e8:	4a27      	ldr	r2, [pc, #156]	; (8006a88 <HAL_SPI_Receive_DMA+0x17c>)
 80069ea:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069f0:	4a26      	ldr	r2, [pc, #152]	; (8006a8c <HAL_SPI_Receive_DMA+0x180>)
 80069f2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80069f8:	4a25      	ldr	r2, [pc, #148]	; (8006a90 <HAL_SPI_Receive_DMA+0x184>)
 80069fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a00:	2200      	movs	r2, #0
 8006a02:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	330c      	adds	r3, #12
 8006a0e:	4619      	mov	r1, r3
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a14:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a1a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006a1c:	f7fb fd0a 	bl	8002434 <HAL_DMA_Start_IT>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d008      	beq.n	8006a38 <HAL_SPI_Receive_DMA+0x12c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006a2a:	f043 0210 	orr.w	r2, r3, #16
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006a32:	2301      	movs	r3, #1
 8006a34:	75fb      	strb	r3, [r7, #23]

    goto error;
 8006a36:	e01e      	b.n	8006a76 <HAL_SPI_Receive_DMA+0x16a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a42:	2b40      	cmp	r3, #64	; 0x40
 8006a44:	d007      	beq.n	8006a56 <HAL_SPI_Receive_DMA+0x14a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006a54:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685a      	ldr	r2, [r3, #4]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f042 0220 	orr.w	r2, r2, #32
 8006a64:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f042 0201 	orr.w	r2, r2, #1
 8006a74:	605a      	str	r2, [r3, #4]

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	3718      	adds	r7, #24
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bd80      	pop	{r7, pc}
 8006a88:	08006ff9 	.word	0x08006ff9
 8006a8c:	08006ec1 	.word	0x08006ec1
 8006a90:	08007031 	.word	0x08007031

08006a94 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b086      	sub	sp, #24
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	607a      	str	r2, [r7, #4]
 8006aa0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d101      	bne.n	8006ab4 <HAL_SPI_TransmitReceive_DMA+0x20>
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	e0db      	b.n	8006c6c <HAL_SPI_TransmitReceive_DMA+0x1d8>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ac2:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006aca:	7dbb      	ldrb	r3, [r7, #22]
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d00d      	beq.n	8006aec <HAL_SPI_TransmitReceive_DMA+0x58>
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006ad6:	d106      	bne.n	8006ae6 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	689b      	ldr	r3, [r3, #8]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d102      	bne.n	8006ae6 <HAL_SPI_TransmitReceive_DMA+0x52>
 8006ae0:	7dbb      	ldrb	r3, [r7, #22]
 8006ae2:	2b04      	cmp	r3, #4
 8006ae4:	d002      	beq.n	8006aec <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006aea:	e0ba      	b.n	8006c62 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d005      	beq.n	8006afe <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d002      	beq.n	8006afe <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006af8:	887b      	ldrh	r3, [r7, #2]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d102      	bne.n	8006b04 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006b02:	e0ae      	b.n	8006c62 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b0a:	b2db      	uxtb	r3, r3
 8006b0c:	2b04      	cmp	r3, #4
 8006b0e:	d003      	beq.n	8006b18 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2205      	movs	r2, #5
 8006b14:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	68ba      	ldr	r2, [r7, #8]
 8006b22:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	887a      	ldrh	r2, [r7, #2]
 8006b28:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	887a      	ldrh	r2, [r7, #2]
 8006b2e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	887a      	ldrh	r2, [r7, #2]
 8006b3a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	887a      	ldrh	r2, [r7, #2]
 8006b40:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	2b04      	cmp	r3, #4
 8006b58:	d108      	bne.n	8006b6c <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b5e:	4a45      	ldr	r2, [pc, #276]	; (8006c74 <HAL_SPI_TransmitReceive_DMA+0x1e0>)
 8006b60:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b66:	4a44      	ldr	r2, [pc, #272]	; (8006c78 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8006b68:	63da      	str	r2, [r3, #60]	; 0x3c
 8006b6a:	e007      	b.n	8006b7c <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b70:	4a42      	ldr	r2, [pc, #264]	; (8006c7c <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8006b72:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b78:	4a41      	ldr	r2, [pc, #260]	; (8006c80 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8006b7a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b80:	4a40      	ldr	r2, [pc, #256]	; (8006c84 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006b82:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b88:	2200      	movs	r2, #0
 8006b8a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	330c      	adds	r3, #12
 8006b96:	4619      	mov	r1, r3
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b9c:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ba2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006ba4:	f7fb fc46 	bl	8002434 <HAL_DMA_Start_IT>
 8006ba8:	4603      	mov	r3, r0
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d008      	beq.n	8006bc0 <HAL_SPI_TransmitReceive_DMA+0x12c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006bb2:	f043 0210 	orr.w	r2, r3, #16
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	75fb      	strb	r3, [r7, #23]

    goto error;
 8006bbe:	e050      	b.n	8006c62 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f042 0201 	orr.w	r2, r2, #1
 8006bce:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bdc:	2200      	movs	r2, #0
 8006bde:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be4:	2200      	movs	r2, #0
 8006be6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bec:	2200      	movs	r2, #0
 8006bee:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf8:	4619      	mov	r1, r3
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	330c      	adds	r3, #12
 8006c00:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c06:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006c08:	f7fb fc14 	bl	8002434 <HAL_DMA_Start_IT>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d008      	beq.n	8006c24 <HAL_SPI_TransmitReceive_DMA+0x190>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c16:	f043 0210 	orr.w	r2, r3, #16
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006c1e:	2301      	movs	r3, #1
 8006c20:	75fb      	strb	r3, [r7, #23]

    goto error;
 8006c22:	e01e      	b.n	8006c62 <HAL_SPI_TransmitReceive_DMA+0x1ce>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c2e:	2b40      	cmp	r3, #64	; 0x40
 8006c30:	d007      	beq.n	8006c42 <HAL_SPI_TransmitReceive_DMA+0x1ae>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c40:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	685a      	ldr	r2, [r3, #4]
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f042 0220 	orr.w	r2, r2, #32
 8006c50:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	685a      	ldr	r2, [r3, #4]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f042 0202 	orr.w	r2, r2, #2
 8006c60:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3718      	adds	r7, #24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	08006ff9 	.word	0x08006ff9
 8006c78:	08006ec1 	.word	0x08006ec1
 8006c7c:	08007015 	.word	0x08007015
 8006c80:	08006f69 	.word	0x08006f69
 8006c84:	08007031 	.word	0x08007031

08006c88 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b088      	sub	sp, #32
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d10e      	bne.n	8006cc8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d009      	beq.n	8006cc8 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d004      	beq.n	8006cc8 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	4798      	blx	r3
    return;
 8006cc6:	e0ce      	b.n	8006e66 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006cc8:	69bb      	ldr	r3, [r7, #24]
 8006cca:	f003 0302 	and.w	r3, r3, #2
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d009      	beq.n	8006ce6 <HAL_SPI_IRQHandler+0x5e>
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d004      	beq.n	8006ce6 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	4798      	blx	r3
    return;
 8006ce4:	e0bf      	b.n	8006e66 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	f003 0320 	and.w	r3, r3, #32
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10a      	bne.n	8006d06 <HAL_SPI_IRQHandler+0x7e>
 8006cf0:	69bb      	ldr	r3, [r7, #24]
 8006cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d105      	bne.n	8006d06 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	f000 80b0 	beq.w	8006e66 <HAL_SPI_IRQHandler+0x1de>
 8006d06:	69fb      	ldr	r3, [r7, #28]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f000 80aa 	beq.w	8006e66 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d023      	beq.n	8006d64 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	2b03      	cmp	r3, #3
 8006d26:	d011      	beq.n	8006d4c <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d2c:	f043 0204 	orr.w	r2, r3, #4
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d34:	2300      	movs	r3, #0
 8006d36:	617b      	str	r3, [r7, #20]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	617b      	str	r3, [r7, #20]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	697b      	ldr	r3, [r7, #20]
 8006d4a:	e00b      	b.n	8006d64 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	613b      	str	r3, [r7, #16]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	613b      	str	r3, [r7, #16]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	689b      	ldr	r3, [r3, #8]
 8006d5e:	613b      	str	r3, [r7, #16]
 8006d60:	693b      	ldr	r3, [r7, #16]
        return;
 8006d62:	e080      	b.n	8006e66 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	f003 0320 	and.w	r3, r3, #32
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d014      	beq.n	8006d98 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d72:	f043 0201 	orr.w	r2, r3, #1
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006d7a:	2300      	movs	r3, #0
 8006d7c:	60fb      	str	r3, [r7, #12]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	60fb      	str	r3, [r7, #12]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d94:	601a      	str	r2, [r3, #0]
 8006d96:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006d98:	69bb      	ldr	r3, [r7, #24]
 8006d9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d00c      	beq.n	8006dbc <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006da6:	f043 0208 	orr.w	r2, r3, #8
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006dae:	2300      	movs	r3, #0
 8006db0:	60bb      	str	r3, [r7, #8]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	689b      	ldr	r3, [r3, #8]
 8006db8:	60bb      	str	r3, [r7, #8]
 8006dba:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d04f      	beq.n	8006e64 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685a      	ldr	r2, [r3, #4]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006dd2:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d104      	bne.n	8006df0 <HAL_SPI_IRQHandler+0x168>
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	f003 0301 	and.w	r3, r3, #1
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d034      	beq.n	8006e5a <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f022 0203 	bic.w	r2, r2, #3
 8006dfe:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d011      	beq.n	8006e2c <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e0c:	4a17      	ldr	r2, [pc, #92]	; (8006e6c <HAL_SPI_IRQHandler+0x1e4>)
 8006e0e:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e14:	4618      	mov	r0, r3
 8006e16:	f7fb fbd5 	bl	80025c4 <HAL_DMA_Abort_IT>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d005      	beq.n	8006e2c <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e24:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d016      	beq.n	8006e62 <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e38:	4a0c      	ldr	r2, [pc, #48]	; (8006e6c <HAL_SPI_IRQHandler+0x1e4>)
 8006e3a:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e40:	4618      	mov	r0, r3
 8006e42:	f7fb fbbf 	bl	80025c4 <HAL_DMA_Abort_IT>
 8006e46:	4603      	mov	r3, r0
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d00a      	beq.n	8006e62 <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e50:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006e58:	e003      	b.n	8006e62 <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 f826 	bl	8006eac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006e60:	e000      	b.n	8006e64 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006e62:	bf00      	nop
    return;
 8006e64:	bf00      	nop
  }
}
 8006e66:	3720      	adds	r7, #32
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	08007071 	.word	0x08007071

08006e70 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e70:	b480      	push	{r7}
 8006e72:	b083      	sub	sp, #12
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006e78:	bf00      	nop
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b083      	sub	sp, #12
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006e8c:	bf00      	nop
 8006e8e:	370c      	adds	r7, #12
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr

08006e98 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e98:	b480      	push	{r7}
 8006e9a:	b083      	sub	sp, #12
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006ea0:	bf00      	nop
 8006ea2:	370c      	adds	r7, #12
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eaa:	4770      	bx	lr

08006eac <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ecc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ece:	f7fb f8c1 	bl	8002054 <HAL_GetTick>
 8006ed2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ede:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ee2:	d03b      	beq.n	8006f5c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	685a      	ldr	r2, [r3, #4]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0220 	bic.w	r2, r2, #32
 8006ef2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	689b      	ldr	r3, [r3, #8]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10d      	bne.n	8006f18 <SPI_DMAReceiveCplt+0x58>
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f04:	d108      	bne.n	8006f18 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	685a      	ldr	r2, [r3, #4]
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0203 	bic.w	r2, r2, #3
 8006f14:	605a      	str	r2, [r3, #4]
 8006f16:	e007      	b.n	8006f28 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	685a      	ldr	r2, [r3, #4]
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f022 0201 	bic.w	r2, r2, #1
 8006f26:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f28:	68ba      	ldr	r2, [r7, #8]
 8006f2a:	2164      	movs	r1, #100	; 0x64
 8006f2c:	68f8      	ldr	r0, [r7, #12]
 8006f2e:	f000 f93b 	bl	80071a8 <SPI_EndRxTransaction>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f7ff ffa9 	bl	8006eac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006f5a:	e002      	b.n	8006f62 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006f5c:	68f8      	ldr	r0, [r7, #12]
 8006f5e:	f7fa fca7 	bl	80018b0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f62:	3710      	adds	r7, #16
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f74:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f76:	f7fb f86d 	bl	8002054 <HAL_GetTick>
 8006f7a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006f8a:	d02f      	beq.n	8006fec <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	685a      	ldr	r2, [r3, #4]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f022 0220 	bic.w	r2, r2, #32
 8006f9a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f9c:	68ba      	ldr	r2, [r7, #8]
 8006f9e:	2164      	movs	r1, #100	; 0x64
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f000 f967 	bl	8007274 <SPI_EndRxTxTransaction>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d005      	beq.n	8006fb8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fb0:	f043 0220 	orr.w	r2, r3, #32
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f022 0203 	bic.w	r2, r2, #3
 8006fc6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d003      	beq.n	8006fec <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006fe4:	68f8      	ldr	r0, [r7, #12]
 8006fe6:	f7ff ff61 	bl	8006eac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006fea:	e002      	b.n	8006ff2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006fec:	68f8      	ldr	r0, [r7, #12]
 8006fee:	f7ff ff3f 	bl	8006e70 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007004:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f7ff ff3c 	bl	8006e84 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800700c:	bf00      	nop
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007020:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8007022:	68f8      	ldr	r0, [r7, #12]
 8007024:	f7ff ff38 	bl	8006e98 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007028:	bf00      	nop
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800703c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	685a      	ldr	r2, [r3, #4]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f022 0203 	bic.w	r2, r2, #3
 800704c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007052:	f043 0210 	orr.w	r2, r3, #16
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	2201      	movs	r2, #1
 800705e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007062:	68f8      	ldr	r0, [r7, #12]
 8007064:	f7ff ff22 	bl	8006eac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007068:	bf00      	nop
 800706a:	3710      	adds	r7, #16
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800707c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	2200      	movs	r2, #0
 8007088:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f7ff ff0e 	bl	8006eac <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007090:	bf00      	nop
 8007092:	3710      	adds	r7, #16
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007098:	b580      	push	{r7, lr}
 800709a:	b088      	sub	sp, #32
 800709c:	af00      	add	r7, sp, #0
 800709e:	60f8      	str	r0, [r7, #12]
 80070a0:	60b9      	str	r1, [r7, #8]
 80070a2:	603b      	str	r3, [r7, #0]
 80070a4:	4613      	mov	r3, r2
 80070a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80070a8:	f7fa ffd4 	bl	8002054 <HAL_GetTick>
 80070ac:	4602      	mov	r2, r0
 80070ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070b0:	1a9b      	subs	r3, r3, r2
 80070b2:	683a      	ldr	r2, [r7, #0]
 80070b4:	4413      	add	r3, r2
 80070b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80070b8:	f7fa ffcc 	bl	8002054 <HAL_GetTick>
 80070bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80070be:	4b39      	ldr	r3, [pc, #228]	; (80071a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	015b      	lsls	r3, r3, #5
 80070c4:	0d1b      	lsrs	r3, r3, #20
 80070c6:	69fa      	ldr	r2, [r7, #28]
 80070c8:	fb02 f303 	mul.w	r3, r2, r3
 80070cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80070ce:	e054      	b.n	800717a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d6:	d050      	beq.n	800717a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80070d8:	f7fa ffbc 	bl	8002054 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	69fa      	ldr	r2, [r7, #28]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d902      	bls.n	80070ee <SPI_WaitFlagStateUntilTimeout+0x56>
 80070e8:	69fb      	ldr	r3, [r7, #28]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d13d      	bne.n	800716a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	685a      	ldr	r2, [r3, #4]
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80070fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007106:	d111      	bne.n	800712c <SPI_WaitFlagStateUntilTimeout+0x94>
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007110:	d004      	beq.n	800711c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800711a:	d107      	bne.n	800712c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800712a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007130:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007134:	d10f      	bne.n	8007156 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007144:	601a      	str	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007154:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2201      	movs	r2, #1
 800715a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007166:	2303      	movs	r3, #3
 8007168:	e017      	b.n	800719a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d101      	bne.n	8007174 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007170:	2300      	movs	r3, #0
 8007172:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007174:	697b      	ldr	r3, [r7, #20]
 8007176:	3b01      	subs	r3, #1
 8007178:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689a      	ldr	r2, [r3, #8]
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	4013      	ands	r3, r2
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	429a      	cmp	r2, r3
 8007188:	bf0c      	ite	eq
 800718a:	2301      	moveq	r3, #1
 800718c:	2300      	movne	r3, #0
 800718e:	b2db      	uxtb	r3, r3
 8007190:	461a      	mov	r2, r3
 8007192:	79fb      	ldrb	r3, [r7, #7]
 8007194:	429a      	cmp	r2, r3
 8007196:	d19b      	bne.n	80070d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3720      	adds	r7, #32
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}
 80071a2:	bf00      	nop
 80071a4:	20000000 	.word	0x20000000

080071a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80071a8:	b580      	push	{r7, lr}
 80071aa:	b086      	sub	sp, #24
 80071ac:	af02      	add	r7, sp, #8
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071bc:	d111      	bne.n	80071e2 <SPI_EndRxTransaction+0x3a>
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071c6:	d004      	beq.n	80071d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071d0:	d107      	bne.n	80071e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071e0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071ea:	d12a      	bne.n	8007242 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	689b      	ldr	r3, [r3, #8]
 80071f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071f4:	d012      	beq.n	800721c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	9300      	str	r3, [sp, #0]
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	2200      	movs	r2, #0
 80071fe:	2180      	movs	r1, #128	; 0x80
 8007200:	68f8      	ldr	r0, [r7, #12]
 8007202:	f7ff ff49 	bl	8007098 <SPI_WaitFlagStateUntilTimeout>
 8007206:	4603      	mov	r3, r0
 8007208:	2b00      	cmp	r3, #0
 800720a:	d02d      	beq.n	8007268 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007210:	f043 0220 	orr.w	r2, r3, #32
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e026      	b.n	800726a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	2200      	movs	r2, #0
 8007224:	2101      	movs	r1, #1
 8007226:	68f8      	ldr	r0, [r7, #12]
 8007228:	f7ff ff36 	bl	8007098 <SPI_WaitFlagStateUntilTimeout>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d01a      	beq.n	8007268 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007236:	f043 0220 	orr.w	r2, r3, #32
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800723e:	2303      	movs	r3, #3
 8007240:	e013      	b.n	800726a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2200      	movs	r2, #0
 800724a:	2101      	movs	r1, #1
 800724c:	68f8      	ldr	r0, [r7, #12]
 800724e:	f7ff ff23 	bl	8007098 <SPI_WaitFlagStateUntilTimeout>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d007      	beq.n	8007268 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800725c:	f043 0220 	orr.w	r2, r3, #32
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007264:	2303      	movs	r3, #3
 8007266:	e000      	b.n	800726a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007268:	2300      	movs	r3, #0
}
 800726a:	4618      	mov	r0, r3
 800726c:	3710      	adds	r7, #16
 800726e:	46bd      	mov	sp, r7
 8007270:	bd80      	pop	{r7, pc}
	...

08007274 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b088      	sub	sp, #32
 8007278:	af02      	add	r7, sp, #8
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	9300      	str	r3, [sp, #0]
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	2201      	movs	r2, #1
 8007288:	2102      	movs	r1, #2
 800728a:	68f8      	ldr	r0, [r7, #12]
 800728c:	f7ff ff04 	bl	8007098 <SPI_WaitFlagStateUntilTimeout>
 8007290:	4603      	mov	r3, r0
 8007292:	2b00      	cmp	r3, #0
 8007294:	d007      	beq.n	80072a6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800729a:	f043 0220 	orr.w	r2, r3, #32
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e032      	b.n	800730c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80072a6:	4b1b      	ldr	r3, [pc, #108]	; (8007314 <SPI_EndRxTxTransaction+0xa0>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	4a1b      	ldr	r2, [pc, #108]	; (8007318 <SPI_EndRxTxTransaction+0xa4>)
 80072ac:	fba2 2303 	umull	r2, r3, r2, r3
 80072b0:	0d5b      	lsrs	r3, r3, #21
 80072b2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80072b6:	fb02 f303 	mul.w	r3, r2, r3
 80072ba:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80072c4:	d112      	bne.n	80072ec <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	2200      	movs	r2, #0
 80072ce:	2180      	movs	r1, #128	; 0x80
 80072d0:	68f8      	ldr	r0, [r7, #12]
 80072d2:	f7ff fee1 	bl	8007098 <SPI_WaitFlagStateUntilTimeout>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d016      	beq.n	800730a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072e0:	f043 0220 	orr.w	r2, r3, #32
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80072e8:	2303      	movs	r3, #3
 80072ea:	e00f      	b.n	800730c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d00a      	beq.n	8007308 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	3b01      	subs	r3, #1
 80072f6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007302:	2b80      	cmp	r3, #128	; 0x80
 8007304:	d0f2      	beq.n	80072ec <SPI_EndRxTxTransaction+0x78>
 8007306:	e000      	b.n	800730a <SPI_EndRxTxTransaction+0x96>
        break;
 8007308:	bf00      	nop
  }

  return HAL_OK;
 800730a:	2300      	movs	r3, #0
}
 800730c:	4618      	mov	r0, r3
 800730e:	3718      	adds	r7, #24
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	20000000 	.word	0x20000000
 8007318:	165e9f81 	.word	0x165e9f81

0800731c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e042      	b.n	80073b4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007334:	b2db      	uxtb	r3, r3
 8007336:	2b00      	cmp	r3, #0
 8007338:	d106      	bne.n	8007348 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2200      	movs	r2, #0
 800733e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007342:	6878      	ldr	r0, [r7, #4]
 8007344:	f7fa fc5a 	bl	8001bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2224      	movs	r2, #36	; 0x24
 800734c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68da      	ldr	r2, [r3, #12]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800735e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007360:	6878      	ldr	r0, [r7, #4]
 8007362:	f000 fd69 	bl	8007e38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	691a      	ldr	r2, [r3, #16]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007374:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	695a      	ldr	r2, [r3, #20]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007384:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	68da      	ldr	r2, [r3, #12]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007394:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2200      	movs	r2, #0
 800739a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2220      	movs	r2, #32
 80073a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2220      	movs	r2, #32
 80073a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80073b2:	2300      	movs	r3, #0
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3708      	adds	r7, #8
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b08a      	sub	sp, #40	; 0x28
 80073c0:	af02      	add	r7, sp, #8
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	603b      	str	r3, [r7, #0]
 80073c8:	4613      	mov	r3, r2
 80073ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80073cc:	2300      	movs	r3, #0
 80073ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	2b20      	cmp	r3, #32
 80073da:	d175      	bne.n	80074c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80073dc:	68bb      	ldr	r3, [r7, #8]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d002      	beq.n	80073e8 <HAL_UART_Transmit+0x2c>
 80073e2:	88fb      	ldrh	r3, [r7, #6]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d101      	bne.n	80073ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80073e8:	2301      	movs	r3, #1
 80073ea:	e06e      	b.n	80074ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2221      	movs	r2, #33	; 0x21
 80073f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80073fa:	f7fa fe2b 	bl	8002054 <HAL_GetTick>
 80073fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	88fa      	ldrh	r2, [r7, #6]
 8007404:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	88fa      	ldrh	r2, [r7, #6]
 800740a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007414:	d108      	bne.n	8007428 <HAL_UART_Transmit+0x6c>
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	691b      	ldr	r3, [r3, #16]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d104      	bne.n	8007428 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800741e:	2300      	movs	r3, #0
 8007420:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	61bb      	str	r3, [r7, #24]
 8007426:	e003      	b.n	8007430 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800742c:	2300      	movs	r3, #0
 800742e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007430:	e02e      	b.n	8007490 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	9300      	str	r3, [sp, #0]
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	2200      	movs	r2, #0
 800743a:	2180      	movs	r1, #128	; 0x80
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f000 fb05 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d005      	beq.n	8007454 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	2220      	movs	r2, #32
 800744c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8007450:	2303      	movs	r3, #3
 8007452:	e03a      	b.n	80074ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d10b      	bne.n	8007472 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800745a:	69bb      	ldr	r3, [r7, #24]
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	461a      	mov	r2, r3
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007468:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	3302      	adds	r3, #2
 800746e:	61bb      	str	r3, [r7, #24]
 8007470:	e007      	b.n	8007482 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007472:	69fb      	ldr	r3, [r7, #28]
 8007474:	781a      	ldrb	r2, [r3, #0]
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	3301      	adds	r3, #1
 8007480:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007486:	b29b      	uxth	r3, r3
 8007488:	3b01      	subs	r3, #1
 800748a:	b29a      	uxth	r2, r3
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007494:	b29b      	uxth	r3, r3
 8007496:	2b00      	cmp	r3, #0
 8007498:	d1cb      	bne.n	8007432 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	9300      	str	r3, [sp, #0]
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	2200      	movs	r2, #0
 80074a2:	2140      	movs	r1, #64	; 0x40
 80074a4:	68f8      	ldr	r0, [r7, #12]
 80074a6:	f000 fad1 	bl	8007a4c <UART_WaitOnFlagUntilTimeout>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d005      	beq.n	80074bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2220      	movs	r2, #32
 80074b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e006      	b.n	80074ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2220      	movs	r2, #32
 80074c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80074c4:	2300      	movs	r3, #0
 80074c6:	e000      	b.n	80074ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80074c8:	2302      	movs	r3, #2
  }
}
 80074ca:	4618      	mov	r0, r3
 80074cc:	3720      	adds	r7, #32
 80074ce:	46bd      	mov	sp, r7
 80074d0:	bd80      	pop	{r7, pc}
	...

080074d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b0ba      	sub	sp, #232	; 0xe8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	68db      	ldr	r3, [r3, #12]
 80074ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	695b      	ldr	r3, [r3, #20]
 80074f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80074fa:	2300      	movs	r3, #0
 80074fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007500:	2300      	movs	r3, #0
 8007502:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800750a:	f003 030f 	and.w	r3, r3, #15
 800750e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007512:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007516:	2b00      	cmp	r3, #0
 8007518:	d10f      	bne.n	800753a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800751a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	d009      	beq.n	800753a <HAL_UART_IRQHandler+0x66>
 8007526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800752a:	f003 0320 	and.w	r3, r3, #32
 800752e:	2b00      	cmp	r3, #0
 8007530:	d003      	beq.n	800753a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fbc2 	bl	8007cbc <UART_Receive_IT>
      return;
 8007538:	e25b      	b.n	80079f2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800753a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800753e:	2b00      	cmp	r3, #0
 8007540:	f000 80de 	beq.w	8007700 <HAL_UART_IRQHandler+0x22c>
 8007544:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007548:	f003 0301 	and.w	r3, r3, #1
 800754c:	2b00      	cmp	r3, #0
 800754e:	d106      	bne.n	800755e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007550:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007554:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 80d1 	beq.w	8007700 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800755e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007562:	f003 0301 	and.w	r3, r3, #1
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00b      	beq.n	8007582 <HAL_UART_IRQHandler+0xae>
 800756a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800756e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007572:	2b00      	cmp	r3, #0
 8007574:	d005      	beq.n	8007582 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800757a:	f043 0201 	orr.w	r2, r3, #1
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007586:	f003 0304 	and.w	r3, r3, #4
 800758a:	2b00      	cmp	r3, #0
 800758c:	d00b      	beq.n	80075a6 <HAL_UART_IRQHandler+0xd2>
 800758e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007592:	f003 0301 	and.w	r3, r3, #1
 8007596:	2b00      	cmp	r3, #0
 8007598:	d005      	beq.n	80075a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800759e:	f043 0202 	orr.w	r2, r3, #2
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075aa:	f003 0302 	and.w	r3, r3, #2
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00b      	beq.n	80075ca <HAL_UART_IRQHandler+0xf6>
 80075b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d005      	beq.n	80075ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075c2:	f043 0204 	orr.w	r2, r3, #4
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80075ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d011      	beq.n	80075fa <HAL_UART_IRQHandler+0x126>
 80075d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075da:	f003 0320 	and.w	r3, r3, #32
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d105      	bne.n	80075ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80075e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d005      	beq.n	80075fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075f2:	f043 0208 	orr.w	r2, r3, #8
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 81f2 	beq.w	80079e8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007604:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007608:	f003 0320 	and.w	r3, r3, #32
 800760c:	2b00      	cmp	r3, #0
 800760e:	d008      	beq.n	8007622 <HAL_UART_IRQHandler+0x14e>
 8007610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007614:	f003 0320 	and.w	r3, r3, #32
 8007618:	2b00      	cmp	r3, #0
 800761a:	d002      	beq.n	8007622 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 fb4d 	bl	8007cbc <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	695b      	ldr	r3, [r3, #20]
 8007628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800762c:	2b40      	cmp	r3, #64	; 0x40
 800762e:	bf0c      	ite	eq
 8007630:	2301      	moveq	r3, #1
 8007632:	2300      	movne	r3, #0
 8007634:	b2db      	uxtb	r3, r3
 8007636:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800763e:	f003 0308 	and.w	r3, r3, #8
 8007642:	2b00      	cmp	r3, #0
 8007644:	d103      	bne.n	800764e <HAL_UART_IRQHandler+0x17a>
 8007646:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800764a:	2b00      	cmp	r3, #0
 800764c:	d04f      	beq.n	80076ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 fa55 	bl	8007afe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800765e:	2b40      	cmp	r3, #64	; 0x40
 8007660:	d141      	bne.n	80076e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	3314      	adds	r3, #20
 8007668:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007670:	e853 3f00 	ldrex	r3, [r3]
 8007674:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007678:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800767c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007680:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	3314      	adds	r3, #20
 800768a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800768e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007692:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007696:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800769a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800769e:	e841 2300 	strex	r3, r2, [r1]
 80076a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80076a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1d9      	bne.n	8007662 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d013      	beq.n	80076de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076ba:	4a7e      	ldr	r2, [pc, #504]	; (80078b4 <HAL_UART_IRQHandler+0x3e0>)
 80076bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076c2:	4618      	mov	r0, r3
 80076c4:	f7fa ff7e 	bl	80025c4 <HAL_DMA_Abort_IT>
 80076c8:	4603      	mov	r3, r0
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d016      	beq.n	80076fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076d4:	687a      	ldr	r2, [r7, #4]
 80076d6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80076d8:	4610      	mov	r0, r2
 80076da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076dc:	e00e      	b.n	80076fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f99e 	bl	8007a20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076e4:	e00a      	b.n	80076fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f000 f99a 	bl	8007a20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ec:	e006      	b.n	80076fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 f996 	bl	8007a20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2200      	movs	r2, #0
 80076f8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80076fa:	e175      	b.n	80079e8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fc:	bf00      	nop
    return;
 80076fe:	e173      	b.n	80079e8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007704:	2b01      	cmp	r3, #1
 8007706:	f040 814f 	bne.w	80079a8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800770a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800770e:	f003 0310 	and.w	r3, r3, #16
 8007712:	2b00      	cmp	r3, #0
 8007714:	f000 8148 	beq.w	80079a8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800771c:	f003 0310 	and.w	r3, r3, #16
 8007720:	2b00      	cmp	r3, #0
 8007722:	f000 8141 	beq.w	80079a8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007726:	2300      	movs	r3, #0
 8007728:	60bb      	str	r3, [r7, #8]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	60bb      	str	r3, [r7, #8]
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	60bb      	str	r3, [r7, #8]
 800773a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007746:	2b40      	cmp	r3, #64	; 0x40
 8007748:	f040 80b6 	bne.w	80078b8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685b      	ldr	r3, [r3, #4]
 8007754:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007758:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800775c:	2b00      	cmp	r3, #0
 800775e:	f000 8145 	beq.w	80079ec <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007766:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800776a:	429a      	cmp	r2, r3
 800776c:	f080 813e 	bcs.w	80079ec <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007776:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800777c:	69db      	ldr	r3, [r3, #28]
 800777e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007782:	f000 8088 	beq.w	8007896 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	330c      	adds	r3, #12
 800778c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007790:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800779c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80077a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80077a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	330c      	adds	r3, #12
 80077ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80077b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80077b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80077be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80077c2:	e841 2300 	strex	r3, r2, [r1]
 80077c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80077ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d1d9      	bne.n	8007786 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	3314      	adds	r3, #20
 80077d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80077dc:	e853 3f00 	ldrex	r3, [r3]
 80077e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80077e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80077e4:	f023 0301 	bic.w	r3, r3, #1
 80077e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	3314      	adds	r3, #20
 80077f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80077f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80077fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80077fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007802:	e841 2300 	strex	r3, r2, [r1]
 8007806:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007808:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800780a:	2b00      	cmp	r3, #0
 800780c:	d1e1      	bne.n	80077d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	3314      	adds	r3, #20
 8007814:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007816:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007818:	e853 3f00 	ldrex	r3, [r3]
 800781c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800781e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007820:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007824:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	3314      	adds	r3, #20
 800782e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007832:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007834:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007836:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007838:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800783a:	e841 2300 	strex	r3, r2, [r1]
 800783e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007840:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1e3      	bne.n	800780e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2220      	movs	r2, #32
 800784a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	2200      	movs	r2, #0
 8007852:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	330c      	adds	r3, #12
 800785a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800785e:	e853 3f00 	ldrex	r3, [r3]
 8007862:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007864:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007866:	f023 0310 	bic.w	r3, r3, #16
 800786a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	330c      	adds	r3, #12
 8007874:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007878:	65ba      	str	r2, [r7, #88]	; 0x58
 800787a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800787e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007880:	e841 2300 	strex	r3, r2, [r1]
 8007884:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007886:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1e3      	bne.n	8007854 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007890:	4618      	mov	r0, r3
 8007892:	f7fa fe27 	bl	80024e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	2202      	movs	r2, #2
 800789a:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078a4:	b29b      	uxth	r3, r3
 80078a6:	1ad3      	subs	r3, r2, r3
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	4619      	mov	r1, r3
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f000 f8c1 	bl	8007a34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80078b2:	e09b      	b.n	80079ec <HAL_UART_IRQHandler+0x518>
 80078b4:	08007bc5 	.word	0x08007bc5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078c0:	b29b      	uxth	r3, r3
 80078c2:	1ad3      	subs	r3, r2, r3
 80078c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078cc:	b29b      	uxth	r3, r3
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	f000 808e 	beq.w	80079f0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80078d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80078d8:	2b00      	cmp	r3, #0
 80078da:	f000 8089 	beq.w	80079f0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	330c      	adds	r3, #12
 80078e4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078e8:	e853 3f00 	ldrex	r3, [r3]
 80078ec:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80078ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80078f0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80078f4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	330c      	adds	r3, #12
 80078fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007902:	647a      	str	r2, [r7, #68]	; 0x44
 8007904:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007906:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007908:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800790a:	e841 2300 	strex	r3, r2, [r1]
 800790e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007910:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007912:	2b00      	cmp	r3, #0
 8007914:	d1e3      	bne.n	80078de <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3314      	adds	r3, #20
 800791c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007920:	e853 3f00 	ldrex	r3, [r3]
 8007924:	623b      	str	r3, [r7, #32]
   return(result);
 8007926:	6a3b      	ldr	r3, [r7, #32]
 8007928:	f023 0301 	bic.w	r3, r3, #1
 800792c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	3314      	adds	r3, #20
 8007936:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800793a:	633a      	str	r2, [r7, #48]	; 0x30
 800793c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800793e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007940:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007942:	e841 2300 	strex	r3, r2, [r1]
 8007946:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1e3      	bne.n	8007916 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2220      	movs	r2, #32
 8007952:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	330c      	adds	r3, #12
 8007962:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	e853 3f00 	ldrex	r3, [r3]
 800796a:	60fb      	str	r3, [r7, #12]
   return(result);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f023 0310 	bic.w	r3, r3, #16
 8007972:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	330c      	adds	r3, #12
 800797c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007980:	61fa      	str	r2, [r7, #28]
 8007982:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007984:	69b9      	ldr	r1, [r7, #24]
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	e841 2300 	strex	r3, r2, [r1]
 800798c:	617b      	str	r3, [r7, #20]
   return(result);
 800798e:	697b      	ldr	r3, [r7, #20]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d1e3      	bne.n	800795c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2202      	movs	r2, #2
 8007998:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800799a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800799e:	4619      	mov	r1, r3
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f847 	bl	8007a34 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80079a6:	e023      	b.n	80079f0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d009      	beq.n	80079c8 <HAL_UART_IRQHandler+0x4f4>
 80079b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d003      	beq.n	80079c8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80079c0:	6878      	ldr	r0, [r7, #4]
 80079c2:	f000 f913 	bl	8007bec <UART_Transmit_IT>
    return;
 80079c6:	e014      	b.n	80079f2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80079cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d00e      	beq.n	80079f2 <HAL_UART_IRQHandler+0x51e>
 80079d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80079d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d008      	beq.n	80079f2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f953 	bl	8007c8c <UART_EndTransmit_IT>
    return;
 80079e6:	e004      	b.n	80079f2 <HAL_UART_IRQHandler+0x51e>
    return;
 80079e8:	bf00      	nop
 80079ea:	e002      	b.n	80079f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80079ec:	bf00      	nop
 80079ee:	e000      	b.n	80079f2 <HAL_UART_IRQHandler+0x51e>
      return;
 80079f0:	bf00      	nop
  }
}
 80079f2:	37e8      	adds	r7, #232	; 0xe8
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007a00:	bf00      	nop
 8007a02:	370c      	adds	r7, #12
 8007a04:	46bd      	mov	sp, r7
 8007a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0a:	4770      	bx	lr

08007a0c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007a14:	bf00      	nop
 8007a16:	370c      	adds	r7, #12
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1e:	4770      	bx	lr

08007a20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a20:	b480      	push	{r7}
 8007a22:	b083      	sub	sp, #12
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a34:	b480      	push	{r7}
 8007a36:	b083      	sub	sp, #12
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a40:	bf00      	nop
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b086      	sub	sp, #24
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	603b      	str	r3, [r7, #0]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a5c:	e03b      	b.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a64:	d037      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a66:	f7fa faf5 	bl	8002054 <HAL_GetTick>
 8007a6a:	4602      	mov	r2, r0
 8007a6c:	683b      	ldr	r3, [r7, #0]
 8007a6e:	1ad3      	subs	r3, r2, r3
 8007a70:	6a3a      	ldr	r2, [r7, #32]
 8007a72:	429a      	cmp	r2, r3
 8007a74:	d302      	bcc.n	8007a7c <UART_WaitOnFlagUntilTimeout+0x30>
 8007a76:	6a3b      	ldr	r3, [r7, #32]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d101      	bne.n	8007a80 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007a7c:	2303      	movs	r3, #3
 8007a7e:	e03a      	b.n	8007af6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f003 0304 	and.w	r3, r3, #4
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d023      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2b80      	cmp	r3, #128	; 0x80
 8007a92:	d020      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	2b40      	cmp	r3, #64	; 0x40
 8007a98:	d01d      	beq.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 0308 	and.w	r3, r3, #8
 8007aa4:	2b08      	cmp	r3, #8
 8007aa6:	d116      	bne.n	8007ad6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	617b      	str	r3, [r7, #20]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	617b      	str	r3, [r7, #20]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	617b      	str	r3, [r7, #20]
 8007abc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f000 f81d 	bl	8007afe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2208      	movs	r2, #8
 8007ac8:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2200      	movs	r2, #0
 8007ace:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e00f      	b.n	8007af6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	4013      	ands	r3, r2
 8007ae0:	68ba      	ldr	r2, [r7, #8]
 8007ae2:	429a      	cmp	r2, r3
 8007ae4:	bf0c      	ite	eq
 8007ae6:	2301      	moveq	r3, #1
 8007ae8:	2300      	movne	r3, #0
 8007aea:	b2db      	uxtb	r3, r3
 8007aec:	461a      	mov	r2, r3
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	d0b4      	beq.n	8007a5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007af4:	2300      	movs	r3, #0
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3718      	adds	r7, #24
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}

08007afe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b095      	sub	sp, #84	; 0x54
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	330c      	adds	r3, #12
 8007b0c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007b10:	e853 3f00 	ldrex	r3, [r3]
 8007b14:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b18:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007b1c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	330c      	adds	r3, #12
 8007b24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007b26:	643a      	str	r2, [r7, #64]	; 0x40
 8007b28:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b2a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007b2c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007b2e:	e841 2300 	strex	r3, r2, [r1]
 8007b32:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d1e5      	bne.n	8007b06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	3314      	adds	r3, #20
 8007b40:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	e853 3f00 	ldrex	r3, [r3]
 8007b48:	61fb      	str	r3, [r7, #28]
   return(result);
 8007b4a:	69fb      	ldr	r3, [r7, #28]
 8007b4c:	f023 0301 	bic.w	r3, r3, #1
 8007b50:	64bb      	str	r3, [r7, #72]	; 0x48
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3314      	adds	r3, #20
 8007b58:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007b5c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b5e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007b60:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007b62:	e841 2300 	strex	r3, r2, [r1]
 8007b66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d1e5      	bne.n	8007b3a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d119      	bne.n	8007baa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	330c      	adds	r3, #12
 8007b7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	e853 3f00 	ldrex	r3, [r3]
 8007b84:	60bb      	str	r3, [r7, #8]
   return(result);
 8007b86:	68bb      	ldr	r3, [r7, #8]
 8007b88:	f023 0310 	bic.w	r3, r3, #16
 8007b8c:	647b      	str	r3, [r7, #68]	; 0x44
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	330c      	adds	r3, #12
 8007b94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b96:	61ba      	str	r2, [r7, #24]
 8007b98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b9a:	6979      	ldr	r1, [r7, #20]
 8007b9c:	69ba      	ldr	r2, [r7, #24]
 8007b9e:	e841 2300 	strex	r3, r2, [r1]
 8007ba2:	613b      	str	r3, [r7, #16]
   return(result);
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1e5      	bne.n	8007b76 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2220      	movs	r2, #32
 8007bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007bb8:	bf00      	nop
 8007bba:	3754      	adds	r7, #84	; 0x54
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007bc4:	b580      	push	{r7, lr}
 8007bc6:	b084      	sub	sp, #16
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007bde:	68f8      	ldr	r0, [r7, #12]
 8007be0:	f7ff ff1e 	bl	8007a20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007be4:	bf00      	nop
 8007be6:	3710      	adds	r7, #16
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007bec:	b480      	push	{r7}
 8007bee:	b085      	sub	sp, #20
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b21      	cmp	r3, #33	; 0x21
 8007bfe:	d13e      	bne.n	8007c7e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c08:	d114      	bne.n	8007c34 <UART_Transmit_IT+0x48>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d110      	bne.n	8007c34 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6a1b      	ldr	r3, [r3, #32]
 8007c16:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	881b      	ldrh	r3, [r3, #0]
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007c26:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a1b      	ldr	r3, [r3, #32]
 8007c2c:	1c9a      	adds	r2, r3, #2
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	621a      	str	r2, [r3, #32]
 8007c32:	e008      	b.n	8007c46 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	1c59      	adds	r1, r3, #1
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	6211      	str	r1, [r2, #32]
 8007c3e:	781a      	ldrb	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	687a      	ldr	r2, [r7, #4]
 8007c52:	4619      	mov	r1, r3
 8007c54:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10f      	bne.n	8007c7a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68da      	ldr	r2, [r3, #12]
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007c68:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	68da      	ldr	r2, [r3, #12]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c78:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	e000      	b.n	8007c80 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c7e:	2302      	movs	r3, #2
  }
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b082      	sub	sp, #8
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68da      	ldr	r2, [r3, #12]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ca2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2220      	movs	r2, #32
 8007ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007cac:	6878      	ldr	r0, [r7, #4]
 8007cae:	f7ff fea3 	bl	80079f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007cb2:	2300      	movs	r3, #0
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	3708      	adds	r7, #8
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b08c      	sub	sp, #48	; 0x30
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	2b22      	cmp	r3, #34	; 0x22
 8007cce:	f040 80ae 	bne.w	8007e2e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007cda:	d117      	bne.n	8007d0c <UART_Receive_IT+0x50>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	691b      	ldr	r3, [r3, #16]
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d113      	bne.n	8007d0c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cec:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cfe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d04:	1c9a      	adds	r2, r3, #2
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	629a      	str	r2, [r3, #40]	; 0x28
 8007d0a:	e026      	b.n	8007d5a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d10:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007d12:	2300      	movs	r3, #0
 8007d14:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	689b      	ldr	r3, [r3, #8]
 8007d1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d1e:	d007      	beq.n	8007d30 <UART_Receive_IT+0x74>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	689b      	ldr	r3, [r3, #8]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d10a      	bne.n	8007d3e <UART_Receive_IT+0x82>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d106      	bne.n	8007d3e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685b      	ldr	r3, [r3, #4]
 8007d36:	b2da      	uxtb	r2, r3
 8007d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3a:	701a      	strb	r2, [r3, #0]
 8007d3c:	e008      	b.n	8007d50 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	685b      	ldr	r3, [r3, #4]
 8007d44:	b2db      	uxtb	r3, r3
 8007d46:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d4a:	b2da      	uxtb	r2, r3
 8007d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d4e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d54:	1c5a      	adds	r2, r3, #1
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	3b01      	subs	r3, #1
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	4619      	mov	r1, r3
 8007d68:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	d15d      	bne.n	8007e2a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	68da      	ldr	r2, [r3, #12]
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f022 0220 	bic.w	r2, r2, #32
 8007d7c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68da      	ldr	r2, [r3, #12]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d8c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	695a      	ldr	r2, [r3, #20]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f022 0201 	bic.w	r2, r2, #1
 8007d9c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	2220      	movs	r2, #32
 8007da2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	2200      	movs	r2, #0
 8007daa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d135      	bne.n	8007e20 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	330c      	adds	r3, #12
 8007dc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dc2:	697b      	ldr	r3, [r7, #20]
 8007dc4:	e853 3f00 	ldrex	r3, [r3]
 8007dc8:	613b      	str	r3, [r7, #16]
   return(result);
 8007dca:	693b      	ldr	r3, [r7, #16]
 8007dcc:	f023 0310 	bic.w	r3, r3, #16
 8007dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	330c      	adds	r3, #12
 8007dd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007dda:	623a      	str	r2, [r7, #32]
 8007ddc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dde:	69f9      	ldr	r1, [r7, #28]
 8007de0:	6a3a      	ldr	r2, [r7, #32]
 8007de2:	e841 2300 	strex	r3, r2, [r1]
 8007de6:	61bb      	str	r3, [r7, #24]
   return(result);
 8007de8:	69bb      	ldr	r3, [r7, #24]
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d1e5      	bne.n	8007dba <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0310 	and.w	r3, r3, #16
 8007df8:	2b10      	cmp	r3, #16
 8007dfa:	d10a      	bne.n	8007e12 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	60fb      	str	r3, [r7, #12]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	60fb      	str	r3, [r7, #12]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	60fb      	str	r3, [r7, #12]
 8007e10:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e16:	4619      	mov	r1, r3
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f7ff fe0b 	bl	8007a34 <HAL_UARTEx_RxEventCallback>
 8007e1e:	e002      	b.n	8007e26 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007e20:	6878      	ldr	r0, [r7, #4]
 8007e22:	f7ff fdf3 	bl	8007a0c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007e26:	2300      	movs	r3, #0
 8007e28:	e002      	b.n	8007e30 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	e000      	b.n	8007e30 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007e2e:	2302      	movs	r3, #2
  }
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3730      	adds	r7, #48	; 0x30
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007e38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007e3c:	b0c0      	sub	sp, #256	; 0x100
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	691b      	ldr	r3, [r3, #16]
 8007e4c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e54:	68d9      	ldr	r1, [r3, #12]
 8007e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	ea40 0301 	orr.w	r3, r0, r1
 8007e60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007e62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e66:	689a      	ldr	r2, [r3, #8]
 8007e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	431a      	orrs	r2, r3
 8007e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e74:	695b      	ldr	r3, [r3, #20]
 8007e76:	431a      	orrs	r2, r3
 8007e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e7c:	69db      	ldr	r3, [r3, #28]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007e90:	f021 010c 	bic.w	r1, r1, #12
 8007e94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007e9e:	430b      	orrs	r3, r1
 8007ea0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb2:	6999      	ldr	r1, [r3, #24]
 8007eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eb8:	681a      	ldr	r2, [r3, #0]
 8007eba:	ea40 0301 	orr.w	r3, r0, r1
 8007ebe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ec0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ec4:	681a      	ldr	r2, [r3, #0]
 8007ec6:	4b8f      	ldr	r3, [pc, #572]	; (8008104 <UART_SetConfig+0x2cc>)
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d005      	beq.n	8007ed8 <UART_SetConfig+0xa0>
 8007ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	4b8d      	ldr	r3, [pc, #564]	; (8008108 <UART_SetConfig+0x2d0>)
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d104      	bne.n	8007ee2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ed8:	f7fe fb38 	bl	800654c <HAL_RCC_GetPCLK2Freq>
 8007edc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007ee0:	e003      	b.n	8007eea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007ee2:	f7fe fb1f 	bl	8006524 <HAL_RCC_GetPCLK1Freq>
 8007ee6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eee:	69db      	ldr	r3, [r3, #28]
 8007ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ef4:	f040 810c 	bne.w	8008110 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007ef8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007efc:	2200      	movs	r2, #0
 8007efe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007f02:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007f06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007f0a:	4622      	mov	r2, r4
 8007f0c:	462b      	mov	r3, r5
 8007f0e:	1891      	adds	r1, r2, r2
 8007f10:	65b9      	str	r1, [r7, #88]	; 0x58
 8007f12:	415b      	adcs	r3, r3
 8007f14:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007f16:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	eb12 0801 	adds.w	r8, r2, r1
 8007f20:	4629      	mov	r1, r5
 8007f22:	eb43 0901 	adc.w	r9, r3, r1
 8007f26:	f04f 0200 	mov.w	r2, #0
 8007f2a:	f04f 0300 	mov.w	r3, #0
 8007f2e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f32:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f36:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f3a:	4690      	mov	r8, r2
 8007f3c:	4699      	mov	r9, r3
 8007f3e:	4623      	mov	r3, r4
 8007f40:	eb18 0303 	adds.w	r3, r8, r3
 8007f44:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007f48:	462b      	mov	r3, r5
 8007f4a:	eb49 0303 	adc.w	r3, r9, r3
 8007f4e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007f52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007f5e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007f62:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007f66:	460b      	mov	r3, r1
 8007f68:	18db      	adds	r3, r3, r3
 8007f6a:	653b      	str	r3, [r7, #80]	; 0x50
 8007f6c:	4613      	mov	r3, r2
 8007f6e:	eb42 0303 	adc.w	r3, r2, r3
 8007f72:	657b      	str	r3, [r7, #84]	; 0x54
 8007f74:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007f78:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007f7c:	f7f8 fe14 	bl	8000ba8 <__aeabi_uldivmod>
 8007f80:	4602      	mov	r2, r0
 8007f82:	460b      	mov	r3, r1
 8007f84:	4b61      	ldr	r3, [pc, #388]	; (800810c <UART_SetConfig+0x2d4>)
 8007f86:	fba3 2302 	umull	r2, r3, r3, r2
 8007f8a:	095b      	lsrs	r3, r3, #5
 8007f8c:	011c      	lsls	r4, r3, #4
 8007f8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f92:	2200      	movs	r2, #0
 8007f94:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007f98:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007f9c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007fa0:	4642      	mov	r2, r8
 8007fa2:	464b      	mov	r3, r9
 8007fa4:	1891      	adds	r1, r2, r2
 8007fa6:	64b9      	str	r1, [r7, #72]	; 0x48
 8007fa8:	415b      	adcs	r3, r3
 8007faa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007fac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007fb0:	4641      	mov	r1, r8
 8007fb2:	eb12 0a01 	adds.w	sl, r2, r1
 8007fb6:	4649      	mov	r1, r9
 8007fb8:	eb43 0b01 	adc.w	fp, r3, r1
 8007fbc:	f04f 0200 	mov.w	r2, #0
 8007fc0:	f04f 0300 	mov.w	r3, #0
 8007fc4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007fc8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007fcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007fd0:	4692      	mov	sl, r2
 8007fd2:	469b      	mov	fp, r3
 8007fd4:	4643      	mov	r3, r8
 8007fd6:	eb1a 0303 	adds.w	r3, sl, r3
 8007fda:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007fde:	464b      	mov	r3, r9
 8007fe0:	eb4b 0303 	adc.w	r3, fp, r3
 8007fe4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007ff4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007ff8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007ffc:	460b      	mov	r3, r1
 8007ffe:	18db      	adds	r3, r3, r3
 8008000:	643b      	str	r3, [r7, #64]	; 0x40
 8008002:	4613      	mov	r3, r2
 8008004:	eb42 0303 	adc.w	r3, r2, r3
 8008008:	647b      	str	r3, [r7, #68]	; 0x44
 800800a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800800e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008012:	f7f8 fdc9 	bl	8000ba8 <__aeabi_uldivmod>
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	4611      	mov	r1, r2
 800801c:	4b3b      	ldr	r3, [pc, #236]	; (800810c <UART_SetConfig+0x2d4>)
 800801e:	fba3 2301 	umull	r2, r3, r3, r1
 8008022:	095b      	lsrs	r3, r3, #5
 8008024:	2264      	movs	r2, #100	; 0x64
 8008026:	fb02 f303 	mul.w	r3, r2, r3
 800802a:	1acb      	subs	r3, r1, r3
 800802c:	00db      	lsls	r3, r3, #3
 800802e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008032:	4b36      	ldr	r3, [pc, #216]	; (800810c <UART_SetConfig+0x2d4>)
 8008034:	fba3 2302 	umull	r2, r3, r3, r2
 8008038:	095b      	lsrs	r3, r3, #5
 800803a:	005b      	lsls	r3, r3, #1
 800803c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008040:	441c      	add	r4, r3
 8008042:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008046:	2200      	movs	r2, #0
 8008048:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800804c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008050:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008054:	4642      	mov	r2, r8
 8008056:	464b      	mov	r3, r9
 8008058:	1891      	adds	r1, r2, r2
 800805a:	63b9      	str	r1, [r7, #56]	; 0x38
 800805c:	415b      	adcs	r3, r3
 800805e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008060:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008064:	4641      	mov	r1, r8
 8008066:	1851      	adds	r1, r2, r1
 8008068:	6339      	str	r1, [r7, #48]	; 0x30
 800806a:	4649      	mov	r1, r9
 800806c:	414b      	adcs	r3, r1
 800806e:	637b      	str	r3, [r7, #52]	; 0x34
 8008070:	f04f 0200 	mov.w	r2, #0
 8008074:	f04f 0300 	mov.w	r3, #0
 8008078:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800807c:	4659      	mov	r1, fp
 800807e:	00cb      	lsls	r3, r1, #3
 8008080:	4651      	mov	r1, sl
 8008082:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008086:	4651      	mov	r1, sl
 8008088:	00ca      	lsls	r2, r1, #3
 800808a:	4610      	mov	r0, r2
 800808c:	4619      	mov	r1, r3
 800808e:	4603      	mov	r3, r0
 8008090:	4642      	mov	r2, r8
 8008092:	189b      	adds	r3, r3, r2
 8008094:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008098:	464b      	mov	r3, r9
 800809a:	460a      	mov	r2, r1
 800809c:	eb42 0303 	adc.w	r3, r2, r3
 80080a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80080a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	2200      	movs	r2, #0
 80080ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80080b0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80080b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80080b8:	460b      	mov	r3, r1
 80080ba:	18db      	adds	r3, r3, r3
 80080bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80080be:	4613      	mov	r3, r2
 80080c0:	eb42 0303 	adc.w	r3, r2, r3
 80080c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80080c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80080ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80080ce:	f7f8 fd6b 	bl	8000ba8 <__aeabi_uldivmod>
 80080d2:	4602      	mov	r2, r0
 80080d4:	460b      	mov	r3, r1
 80080d6:	4b0d      	ldr	r3, [pc, #52]	; (800810c <UART_SetConfig+0x2d4>)
 80080d8:	fba3 1302 	umull	r1, r3, r3, r2
 80080dc:	095b      	lsrs	r3, r3, #5
 80080de:	2164      	movs	r1, #100	; 0x64
 80080e0:	fb01 f303 	mul.w	r3, r1, r3
 80080e4:	1ad3      	subs	r3, r2, r3
 80080e6:	00db      	lsls	r3, r3, #3
 80080e8:	3332      	adds	r3, #50	; 0x32
 80080ea:	4a08      	ldr	r2, [pc, #32]	; (800810c <UART_SetConfig+0x2d4>)
 80080ec:	fba2 2303 	umull	r2, r3, r2, r3
 80080f0:	095b      	lsrs	r3, r3, #5
 80080f2:	f003 0207 	and.w	r2, r3, #7
 80080f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4422      	add	r2, r4
 80080fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008100:	e106      	b.n	8008310 <UART_SetConfig+0x4d8>
 8008102:	bf00      	nop
 8008104:	40011000 	.word	0x40011000
 8008108:	40011400 	.word	0x40011400
 800810c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008110:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008114:	2200      	movs	r2, #0
 8008116:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800811a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800811e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008122:	4642      	mov	r2, r8
 8008124:	464b      	mov	r3, r9
 8008126:	1891      	adds	r1, r2, r2
 8008128:	6239      	str	r1, [r7, #32]
 800812a:	415b      	adcs	r3, r3
 800812c:	627b      	str	r3, [r7, #36]	; 0x24
 800812e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008132:	4641      	mov	r1, r8
 8008134:	1854      	adds	r4, r2, r1
 8008136:	4649      	mov	r1, r9
 8008138:	eb43 0501 	adc.w	r5, r3, r1
 800813c:	f04f 0200 	mov.w	r2, #0
 8008140:	f04f 0300 	mov.w	r3, #0
 8008144:	00eb      	lsls	r3, r5, #3
 8008146:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800814a:	00e2      	lsls	r2, r4, #3
 800814c:	4614      	mov	r4, r2
 800814e:	461d      	mov	r5, r3
 8008150:	4643      	mov	r3, r8
 8008152:	18e3      	adds	r3, r4, r3
 8008154:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008158:	464b      	mov	r3, r9
 800815a:	eb45 0303 	adc.w	r3, r5, r3
 800815e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800816e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008172:	f04f 0200 	mov.w	r2, #0
 8008176:	f04f 0300 	mov.w	r3, #0
 800817a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800817e:	4629      	mov	r1, r5
 8008180:	008b      	lsls	r3, r1, #2
 8008182:	4621      	mov	r1, r4
 8008184:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008188:	4621      	mov	r1, r4
 800818a:	008a      	lsls	r2, r1, #2
 800818c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008190:	f7f8 fd0a 	bl	8000ba8 <__aeabi_uldivmod>
 8008194:	4602      	mov	r2, r0
 8008196:	460b      	mov	r3, r1
 8008198:	4b60      	ldr	r3, [pc, #384]	; (800831c <UART_SetConfig+0x4e4>)
 800819a:	fba3 2302 	umull	r2, r3, r3, r2
 800819e:	095b      	lsrs	r3, r3, #5
 80081a0:	011c      	lsls	r4, r3, #4
 80081a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80081a6:	2200      	movs	r2, #0
 80081a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80081ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80081b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80081b4:	4642      	mov	r2, r8
 80081b6:	464b      	mov	r3, r9
 80081b8:	1891      	adds	r1, r2, r2
 80081ba:	61b9      	str	r1, [r7, #24]
 80081bc:	415b      	adcs	r3, r3
 80081be:	61fb      	str	r3, [r7, #28]
 80081c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80081c4:	4641      	mov	r1, r8
 80081c6:	1851      	adds	r1, r2, r1
 80081c8:	6139      	str	r1, [r7, #16]
 80081ca:	4649      	mov	r1, r9
 80081cc:	414b      	adcs	r3, r1
 80081ce:	617b      	str	r3, [r7, #20]
 80081d0:	f04f 0200 	mov.w	r2, #0
 80081d4:	f04f 0300 	mov.w	r3, #0
 80081d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80081dc:	4659      	mov	r1, fp
 80081de:	00cb      	lsls	r3, r1, #3
 80081e0:	4651      	mov	r1, sl
 80081e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081e6:	4651      	mov	r1, sl
 80081e8:	00ca      	lsls	r2, r1, #3
 80081ea:	4610      	mov	r0, r2
 80081ec:	4619      	mov	r1, r3
 80081ee:	4603      	mov	r3, r0
 80081f0:	4642      	mov	r2, r8
 80081f2:	189b      	adds	r3, r3, r2
 80081f4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80081f8:	464b      	mov	r3, r9
 80081fa:	460a      	mov	r2, r1
 80081fc:	eb42 0303 	adc.w	r3, r2, r3
 8008200:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008204:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	2200      	movs	r2, #0
 800820c:	67bb      	str	r3, [r7, #120]	; 0x78
 800820e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008210:	f04f 0200 	mov.w	r2, #0
 8008214:	f04f 0300 	mov.w	r3, #0
 8008218:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800821c:	4649      	mov	r1, r9
 800821e:	008b      	lsls	r3, r1, #2
 8008220:	4641      	mov	r1, r8
 8008222:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008226:	4641      	mov	r1, r8
 8008228:	008a      	lsls	r2, r1, #2
 800822a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800822e:	f7f8 fcbb 	bl	8000ba8 <__aeabi_uldivmod>
 8008232:	4602      	mov	r2, r0
 8008234:	460b      	mov	r3, r1
 8008236:	4611      	mov	r1, r2
 8008238:	4b38      	ldr	r3, [pc, #224]	; (800831c <UART_SetConfig+0x4e4>)
 800823a:	fba3 2301 	umull	r2, r3, r3, r1
 800823e:	095b      	lsrs	r3, r3, #5
 8008240:	2264      	movs	r2, #100	; 0x64
 8008242:	fb02 f303 	mul.w	r3, r2, r3
 8008246:	1acb      	subs	r3, r1, r3
 8008248:	011b      	lsls	r3, r3, #4
 800824a:	3332      	adds	r3, #50	; 0x32
 800824c:	4a33      	ldr	r2, [pc, #204]	; (800831c <UART_SetConfig+0x4e4>)
 800824e:	fba2 2303 	umull	r2, r3, r2, r3
 8008252:	095b      	lsrs	r3, r3, #5
 8008254:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008258:	441c      	add	r4, r3
 800825a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800825e:	2200      	movs	r2, #0
 8008260:	673b      	str	r3, [r7, #112]	; 0x70
 8008262:	677a      	str	r2, [r7, #116]	; 0x74
 8008264:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008268:	4642      	mov	r2, r8
 800826a:	464b      	mov	r3, r9
 800826c:	1891      	adds	r1, r2, r2
 800826e:	60b9      	str	r1, [r7, #8]
 8008270:	415b      	adcs	r3, r3
 8008272:	60fb      	str	r3, [r7, #12]
 8008274:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008278:	4641      	mov	r1, r8
 800827a:	1851      	adds	r1, r2, r1
 800827c:	6039      	str	r1, [r7, #0]
 800827e:	4649      	mov	r1, r9
 8008280:	414b      	adcs	r3, r1
 8008282:	607b      	str	r3, [r7, #4]
 8008284:	f04f 0200 	mov.w	r2, #0
 8008288:	f04f 0300 	mov.w	r3, #0
 800828c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008290:	4659      	mov	r1, fp
 8008292:	00cb      	lsls	r3, r1, #3
 8008294:	4651      	mov	r1, sl
 8008296:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800829a:	4651      	mov	r1, sl
 800829c:	00ca      	lsls	r2, r1, #3
 800829e:	4610      	mov	r0, r2
 80082a0:	4619      	mov	r1, r3
 80082a2:	4603      	mov	r3, r0
 80082a4:	4642      	mov	r2, r8
 80082a6:	189b      	adds	r3, r3, r2
 80082a8:	66bb      	str	r3, [r7, #104]	; 0x68
 80082aa:	464b      	mov	r3, r9
 80082ac:	460a      	mov	r2, r1
 80082ae:	eb42 0303 	adc.w	r3, r2, r3
 80082b2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80082b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082b8:	685b      	ldr	r3, [r3, #4]
 80082ba:	2200      	movs	r2, #0
 80082bc:	663b      	str	r3, [r7, #96]	; 0x60
 80082be:	667a      	str	r2, [r7, #100]	; 0x64
 80082c0:	f04f 0200 	mov.w	r2, #0
 80082c4:	f04f 0300 	mov.w	r3, #0
 80082c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80082cc:	4649      	mov	r1, r9
 80082ce:	008b      	lsls	r3, r1, #2
 80082d0:	4641      	mov	r1, r8
 80082d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082d6:	4641      	mov	r1, r8
 80082d8:	008a      	lsls	r2, r1, #2
 80082da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80082de:	f7f8 fc63 	bl	8000ba8 <__aeabi_uldivmod>
 80082e2:	4602      	mov	r2, r0
 80082e4:	460b      	mov	r3, r1
 80082e6:	4b0d      	ldr	r3, [pc, #52]	; (800831c <UART_SetConfig+0x4e4>)
 80082e8:	fba3 1302 	umull	r1, r3, r3, r2
 80082ec:	095b      	lsrs	r3, r3, #5
 80082ee:	2164      	movs	r1, #100	; 0x64
 80082f0:	fb01 f303 	mul.w	r3, r1, r3
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	011b      	lsls	r3, r3, #4
 80082f8:	3332      	adds	r3, #50	; 0x32
 80082fa:	4a08      	ldr	r2, [pc, #32]	; (800831c <UART_SetConfig+0x4e4>)
 80082fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008300:	095b      	lsrs	r3, r3, #5
 8008302:	f003 020f 	and.w	r2, r3, #15
 8008306:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	4422      	add	r2, r4
 800830e:	609a      	str	r2, [r3, #8]
}
 8008310:	bf00      	nop
 8008312:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008316:	46bd      	mov	sp, r7
 8008318:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800831c:	51eb851f 	.word	0x51eb851f

08008320 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008320:	b084      	sub	sp, #16
 8008322:	b580      	push	{r7, lr}
 8008324:	b084      	sub	sp, #16
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	f107 001c 	add.w	r0, r7, #28
 800832e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008332:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8008336:	2b01      	cmp	r3, #1
 8008338:	d123      	bne.n	8008382 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800833e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800834e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008352:	687a      	ldr	r2, [r7, #4]
 8008354:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008362:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008366:	2b01      	cmp	r3, #1
 8008368:	d105      	bne.n	8008376 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	68db      	ldr	r3, [r3, #12]
 800836e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f000 f9dc 	bl	8008734 <USB_CoreReset>
 800837c:	4603      	mov	r3, r0
 800837e:	73fb      	strb	r3, [r7, #15]
 8008380:	e01b      	b.n	80083ba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 f9d0 	bl	8008734 <USB_CoreReset>
 8008394:	4603      	mov	r3, r0
 8008396:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008398:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800839c:	2b00      	cmp	r3, #0
 800839e:	d106      	bne.n	80083ae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	639a      	str	r2, [r3, #56]	; 0x38
 80083ac:	e005      	b.n	80083ba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80083ba:	7fbb      	ldrb	r3, [r7, #30]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d10b      	bne.n	80083d8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	f043 0206 	orr.w	r2, r3, #6
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	689b      	ldr	r3, [r3, #8]
 80083d0:	f043 0220 	orr.w	r2, r3, #32
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80083d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80083e4:	b004      	add	sp, #16
 80083e6:	4770      	bx	lr

080083e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f043 0201 	orr.w	r2, r3, #1
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr

0800840a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800840a:	b480      	push	{r7}
 800840c:	b083      	sub	sp, #12
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f023 0201 	bic.w	r2, r3, #1
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	460b      	mov	r3, r1
 8008436:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008448:	78fb      	ldrb	r3, [r7, #3]
 800844a:	2b01      	cmp	r3, #1
 800844c:	d115      	bne.n	800847a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800845a:	200a      	movs	r0, #10
 800845c:	f7f9 fe06 	bl	800206c <HAL_Delay>
      ms += 10U;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	330a      	adds	r3, #10
 8008464:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f000 f956 	bl	8008718 <USB_GetMode>
 800846c:	4603      	mov	r3, r0
 800846e:	2b01      	cmp	r3, #1
 8008470:	d01e      	beq.n	80084b0 <USB_SetCurrentMode+0x84>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2bc7      	cmp	r3, #199	; 0xc7
 8008476:	d9f0      	bls.n	800845a <USB_SetCurrentMode+0x2e>
 8008478:	e01a      	b.n	80084b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800847a:	78fb      	ldrb	r3, [r7, #3]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d115      	bne.n	80084ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800848c:	200a      	movs	r0, #10
 800848e:	f7f9 fded 	bl	800206c <HAL_Delay>
      ms += 10U;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	330a      	adds	r3, #10
 8008496:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f000 f93d 	bl	8008718 <USB_GetMode>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d005      	beq.n	80084b0 <USB_SetCurrentMode+0x84>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2bc7      	cmp	r3, #199	; 0xc7
 80084a8:	d9f0      	bls.n	800848c <USB_SetCurrentMode+0x60>
 80084aa:	e001      	b.n	80084b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e005      	b.n	80084bc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2bc8      	cmp	r3, #200	; 0xc8
 80084b4:	d101      	bne.n	80084ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	e000      	b.n	80084bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	3301      	adds	r3, #1
 80084d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80084de:	d901      	bls.n	80084e4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80084e0:	2303      	movs	r3, #3
 80084e2:	e01b      	b.n	800851c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	691b      	ldr	r3, [r3, #16]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	daf2      	bge.n	80084d2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80084ec:	2300      	movs	r3, #0
 80084ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	019b      	lsls	r3, r3, #6
 80084f4:	f043 0220 	orr.w	r2, r3, #32
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	3301      	adds	r3, #1
 8008500:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8008508:	d901      	bls.n	800850e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e006      	b.n	800851c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	691b      	ldr	r3, [r3, #16]
 8008512:	f003 0320 	and.w	r3, r3, #32
 8008516:	2b20      	cmp	r3, #32
 8008518:	d0f0      	beq.n	80084fc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800851a:	2300      	movs	r3, #0
}
 800851c:	4618      	mov	r0, r3
 800851e:	3714      	adds	r7, #20
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008528:	b480      	push	{r7}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008530:	2300      	movs	r3, #0
 8008532:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	3301      	adds	r3, #1
 8008538:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8008540:	d901      	bls.n	8008546 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e018      	b.n	8008578 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	691b      	ldr	r3, [r3, #16]
 800854a:	2b00      	cmp	r3, #0
 800854c:	daf2      	bge.n	8008534 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800854e:	2300      	movs	r3, #0
 8008550:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2210      	movs	r2, #16
 8008556:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	3301      	adds	r3, #1
 800855c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8008564:	d901      	bls.n	800856a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e006      	b.n	8008578 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	691b      	ldr	r3, [r3, #16]
 800856e:	f003 0310 	and.w	r3, r3, #16
 8008572:	2b10      	cmp	r3, #16
 8008574:	d0f0      	beq.n	8008558 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008576:	2300      	movs	r3, #0
}
 8008578:	4618      	mov	r0, r3
 800857a:	3714      	adds	r7, #20
 800857c:	46bd      	mov	sp, r7
 800857e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008582:	4770      	bx	lr

08008584 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008584:	b480      	push	{r7}
 8008586:	b089      	sub	sp, #36	; 0x24
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	4611      	mov	r1, r2
 8008590:	461a      	mov	r2, r3
 8008592:	460b      	mov	r3, r1
 8008594:	71fb      	strb	r3, [r7, #7]
 8008596:	4613      	mov	r3, r2
 8008598:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80085a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d123      	bne.n	80085f2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80085aa:	88bb      	ldrh	r3, [r7, #4]
 80085ac:	3303      	adds	r3, #3
 80085ae:	089b      	lsrs	r3, r3, #2
 80085b0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80085b2:	2300      	movs	r3, #0
 80085b4:	61bb      	str	r3, [r7, #24]
 80085b6:	e018      	b.n	80085ea <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80085b8:	79fb      	ldrb	r3, [r7, #7]
 80085ba:	031a      	lsls	r2, r3, #12
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	4413      	add	r3, r2
 80085c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085c4:	461a      	mov	r2, r3
 80085c6:	69fb      	ldr	r3, [r7, #28]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	6013      	str	r3, [r2, #0]
      pSrc++;
 80085cc:	69fb      	ldr	r3, [r7, #28]
 80085ce:	3301      	adds	r3, #1
 80085d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	3301      	adds	r3, #1
 80085d6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	3301      	adds	r3, #1
 80085dc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80085de:	69fb      	ldr	r3, [r7, #28]
 80085e0:	3301      	adds	r3, #1
 80085e2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	3301      	adds	r3, #1
 80085e8:	61bb      	str	r3, [r7, #24]
 80085ea:	69ba      	ldr	r2, [r7, #24]
 80085ec:	693b      	ldr	r3, [r7, #16]
 80085ee:	429a      	cmp	r2, r3
 80085f0:	d3e2      	bcc.n	80085b8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3724      	adds	r7, #36	; 0x24
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008600:	b480      	push	{r7}
 8008602:	b08b      	sub	sp, #44	; 0x2c
 8008604:	af00      	add	r7, sp, #0
 8008606:	60f8      	str	r0, [r7, #12]
 8008608:	60b9      	str	r1, [r7, #8]
 800860a:	4613      	mov	r3, r2
 800860c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008616:	88fb      	ldrh	r3, [r7, #6]
 8008618:	089b      	lsrs	r3, r3, #2
 800861a:	b29b      	uxth	r3, r3
 800861c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800861e:	88fb      	ldrh	r3, [r7, #6]
 8008620:	f003 0303 	and.w	r3, r3, #3
 8008624:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008626:	2300      	movs	r3, #0
 8008628:	623b      	str	r3, [r7, #32]
 800862a:	e014      	b.n	8008656 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800862c:	69bb      	ldr	r3, [r7, #24]
 800862e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008632:	681a      	ldr	r2, [r3, #0]
 8008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008636:	601a      	str	r2, [r3, #0]
    pDest++;
 8008638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863a:	3301      	adds	r3, #1
 800863c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800863e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008640:	3301      	adds	r3, #1
 8008642:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008646:	3301      	adds	r3, #1
 8008648:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800864a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800864c:	3301      	adds	r3, #1
 800864e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008650:	6a3b      	ldr	r3, [r7, #32]
 8008652:	3301      	adds	r3, #1
 8008654:	623b      	str	r3, [r7, #32]
 8008656:	6a3a      	ldr	r2, [r7, #32]
 8008658:	697b      	ldr	r3, [r7, #20]
 800865a:	429a      	cmp	r2, r3
 800865c:	d3e6      	bcc.n	800862c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800865e:	8bfb      	ldrh	r3, [r7, #30]
 8008660:	2b00      	cmp	r3, #0
 8008662:	d01e      	beq.n	80086a2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008664:	2300      	movs	r3, #0
 8008666:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800866e:	461a      	mov	r2, r3
 8008670:	f107 0310 	add.w	r3, r7, #16
 8008674:	6812      	ldr	r2, [r2, #0]
 8008676:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008678:	693a      	ldr	r2, [r7, #16]
 800867a:	6a3b      	ldr	r3, [r7, #32]
 800867c:	b2db      	uxtb	r3, r3
 800867e:	00db      	lsls	r3, r3, #3
 8008680:	fa22 f303 	lsr.w	r3, r2, r3
 8008684:	b2da      	uxtb	r2, r3
 8008686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008688:	701a      	strb	r2, [r3, #0]
      i++;
 800868a:	6a3b      	ldr	r3, [r7, #32]
 800868c:	3301      	adds	r3, #1
 800868e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008692:	3301      	adds	r3, #1
 8008694:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8008696:	8bfb      	ldrh	r3, [r7, #30]
 8008698:	3b01      	subs	r3, #1
 800869a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800869c:	8bfb      	ldrh	r3, [r7, #30]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1ea      	bne.n	8008678 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80086a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	372c      	adds	r7, #44	; 0x2c
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	695b      	ldr	r3, [r3, #20]
 80086bc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	699b      	ldr	r3, [r3, #24]
 80086c2:	68fa      	ldr	r2, [r7, #12]
 80086c4:	4013      	ands	r3, r2
 80086c6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80086c8:	68fb      	ldr	r3, [r7, #12]
}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3714      	adds	r7, #20
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr

080086d6 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80086d6:	b480      	push	{r7}
 80086d8:	b085      	sub	sp, #20
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
 80086de:	460b      	mov	r3, r1
 80086e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80086e6:	78fb      	ldrb	r3, [r7, #3]
 80086e8:	015a      	lsls	r2, r3, #5
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	4413      	add	r3, r2
 80086ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80086f6:	78fb      	ldrb	r3, [r7, #3]
 80086f8:	015a      	lsls	r2, r3, #5
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	4413      	add	r3, r2
 80086fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008702:	68db      	ldr	r3, [r3, #12]
 8008704:	68ba      	ldr	r2, [r7, #8]
 8008706:	4013      	ands	r3, r2
 8008708:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800870a:	68bb      	ldr	r3, [r7, #8]
}
 800870c:	4618      	mov	r0, r3
 800870e:	3714      	adds	r7, #20
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	695b      	ldr	r3, [r3, #20]
 8008724:	f003 0301 	and.w	r3, r3, #1
}
 8008728:	4618      	mov	r0, r3
 800872a:	370c      	adds	r7, #12
 800872c:	46bd      	mov	sp, r7
 800872e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008732:	4770      	bx	lr

08008734 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008734:	b480      	push	{r7}
 8008736:	b085      	sub	sp, #20
 8008738:	af00      	add	r7, sp, #0
 800873a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800873c:	2300      	movs	r3, #0
 800873e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	3301      	adds	r3, #1
 8008744:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800874c:	d901      	bls.n	8008752 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800874e:	2303      	movs	r3, #3
 8008750:	e01b      	b.n	800878a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	691b      	ldr	r3, [r3, #16]
 8008756:	2b00      	cmp	r3, #0
 8008758:	daf2      	bge.n	8008740 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800875a:	2300      	movs	r3, #0
 800875c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	691b      	ldr	r3, [r3, #16]
 8008762:	f043 0201 	orr.w	r2, r3, #1
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	3301      	adds	r3, #1
 800876e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8008776:	d901      	bls.n	800877c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e006      	b.n	800878a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b01      	cmp	r3, #1
 8008786:	d0f0      	beq.n	800876a <USB_CoreReset+0x36>

  return HAL_OK;
 8008788:	2300      	movs	r3, #0
}
 800878a:	4618      	mov	r0, r3
 800878c:	3714      	adds	r7, #20
 800878e:	46bd      	mov	sp, r7
 8008790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008794:	4770      	bx	lr
	...

08008798 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008798:	b084      	sub	sp, #16
 800879a:	b580      	push	{r7, lr}
 800879c:	b086      	sub	sp, #24
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
 80087a2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80087a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80087aa:	2300      	movs	r3, #0
 80087ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80087b8:	461a      	mov	r2, r3
 80087ba:	2300      	movs	r3, #0
 80087bc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087c2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ce:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087da:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	639a      	str	r2, [r3, #56]	; 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d119      	bne.n	8008822 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80087ee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087f2:	2b01      	cmp	r3, #1
 80087f4:	d10a      	bne.n	800880c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	68fa      	ldr	r2, [r7, #12]
 8008800:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008804:	f043 0304 	orr.w	r3, r3, #4
 8008808:	6013      	str	r3, [r2, #0]
 800880a:	e014      	b.n	8008836 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800881a:	f023 0304 	bic.w	r3, r3, #4
 800881e:	6013      	str	r3, [r2, #0]
 8008820:	e009      	b.n	8008836 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	68fa      	ldr	r2, [r7, #12]
 800882c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008830:	f023 0304 	bic.w	r3, r3, #4
 8008834:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008836:	2110      	movs	r1, #16
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f7ff fe43 	bl	80084c4 <USB_FlushTxFifo>
 800883e:	4603      	mov	r3, r0
 8008840:	2b00      	cmp	r3, #0
 8008842:	d001      	beq.n	8008848 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8008844:	2301      	movs	r3, #1
 8008846:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f7ff fe6d 	bl	8008528 <USB_FlushRxFifo>
 800884e:	4603      	mov	r3, r0
 8008850:	2b00      	cmp	r3, #0
 8008852:	d001      	beq.n	8008858 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8008854:	2301      	movs	r3, #1
 8008856:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008858:	2300      	movs	r3, #0
 800885a:	613b      	str	r3, [r7, #16]
 800885c:	e015      	b.n	800888a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	4413      	add	r3, r2
 8008866:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800886a:	461a      	mov	r2, r3
 800886c:	f04f 33ff 	mov.w	r3, #4294967295
 8008870:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008872:	693b      	ldr	r3, [r7, #16]
 8008874:	015a      	lsls	r2, r3, #5
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	4413      	add	r3, r2
 800887a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800887e:	461a      	mov	r2, r3
 8008880:	2300      	movs	r3, #0
 8008882:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008884:	693b      	ldr	r3, [r7, #16]
 8008886:	3301      	adds	r3, #1
 8008888:	613b      	str	r3, [r7, #16]
 800888a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800888e:	461a      	mov	r2, r3
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	4293      	cmp	r3, r2
 8008894:	d3e3      	bcc.n	800885e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2200      	movs	r2, #0
 800889a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	f04f 32ff 	mov.w	r2, #4294967295
 80088a2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	4a18      	ldr	r2, [pc, #96]	; (8008908 <USB_HostInit+0x170>)
 80088a8:	4293      	cmp	r3, r2
 80088aa:	d10b      	bne.n	80088c4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f44f 7200 	mov.w	r2, #512	; 0x200
 80088b2:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	4a15      	ldr	r2, [pc, #84]	; (800890c <USB_HostInit+0x174>)
 80088b8:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a14      	ldr	r2, [pc, #80]	; (8008910 <USB_HostInit+0x178>)
 80088be:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 80088c2:	e009      	b.n	80088d8 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2280      	movs	r2, #128	; 0x80
 80088c8:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	4a11      	ldr	r2, [pc, #68]	; (8008914 <USB_HostInit+0x17c>)
 80088ce:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4a11      	ldr	r2, [pc, #68]	; (8008918 <USB_HostInit+0x180>)
 80088d4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80088d8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d105      	bne.n	80088ec <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	699b      	ldr	r3, [r3, #24]
 80088e4:	f043 0210 	orr.w	r2, r3, #16
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	699a      	ldr	r2, [r3, #24]
 80088f0:	4b0a      	ldr	r3, [pc, #40]	; (800891c <USB_HostInit+0x184>)
 80088f2:	4313      	orrs	r3, r2
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80088f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3718      	adds	r7, #24
 80088fe:	46bd      	mov	sp, r7
 8008900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008904:	b004      	add	sp, #16
 8008906:	4770      	bx	lr
 8008908:	40040000 	.word	0x40040000
 800890c:	01000200 	.word	0x01000200
 8008910:	00e00300 	.word	0x00e00300
 8008914:	00600080 	.word	0x00600080
 8008918:	004000e0 	.word	0x004000e0
 800891c:	a3200008 	.word	0xa3200008

08008920 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008920:	b480      	push	{r7}
 8008922:	b085      	sub	sp, #20
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	460b      	mov	r3, r1
 800892a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800893e:	f023 0303 	bic.w	r3, r3, #3
 8008942:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	78fb      	ldrb	r3, [r7, #3]
 800894e:	f003 0303 	and.w	r3, r3, #3
 8008952:	68f9      	ldr	r1, [r7, #12]
 8008954:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008958:	4313      	orrs	r3, r2
 800895a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800895c:	78fb      	ldrb	r3, [r7, #3]
 800895e:	2b01      	cmp	r3, #1
 8008960:	d107      	bne.n	8008972 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008968:	461a      	mov	r2, r3
 800896a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800896e:	6053      	str	r3, [r2, #4]
 8008970:	e00c      	b.n	800898c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008972:	78fb      	ldrb	r3, [r7, #3]
 8008974:	2b02      	cmp	r3, #2
 8008976:	d107      	bne.n	8008988 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800897e:	461a      	mov	r2, r3
 8008980:	f241 7370 	movw	r3, #6000	; 0x1770
 8008984:	6053      	str	r3, [r2, #4]
 8008986:	e001      	b.n	800898c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	e000      	b.n	800898e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	3714      	adds	r7, #20
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr

0800899a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800899a:	b580      	push	{r7, lr}
 800899c:	b084      	sub	sp, #16
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80089a6:	2300      	movs	r3, #0
 80089a8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80089ba:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	68fa      	ldr	r2, [r7, #12]
 80089c0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80089c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089c8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80089ca:	2064      	movs	r0, #100	; 0x64
 80089cc:	f7f9 fb4e 	bl	800206c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80089d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089dc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80089de:	200a      	movs	r0, #10
 80089e0:	f7f9 fb44 	bl	800206c <HAL_Delay>

  return HAL_OK;
 80089e4:	2300      	movs	r3, #0
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80089ee:	b480      	push	{r7}
 80089f0:	b085      	sub	sp, #20
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
 80089f6:	460b      	mov	r3, r1
 80089f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80089fe:	2300      	movs	r3, #0
 8008a00:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008a12:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d109      	bne.n	8008a32 <USB_DriveVbus+0x44>
 8008a1e:	78fb      	ldrb	r3, [r7, #3]
 8008a20:	2b01      	cmp	r3, #1
 8008a22:	d106      	bne.n	8008a32 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008a24:	68bb      	ldr	r3, [r7, #8]
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008a2c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008a30:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008a32:	68bb      	ldr	r3, [r7, #8]
 8008a34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a3c:	d109      	bne.n	8008a52 <USB_DriveVbus+0x64>
 8008a3e:	78fb      	ldrb	r3, [r7, #3]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d106      	bne.n	8008a52 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008a44:	68bb      	ldr	r3, [r7, #8]
 8008a46:	68fa      	ldr	r2, [r7, #12]
 8008a48:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008a4c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a50:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008a52:	2300      	movs	r3, #0
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	3714      	adds	r7, #20
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008a7a:	68bb      	ldr	r3, [r7, #8]
 8008a7c:	0c5b      	lsrs	r3, r3, #17
 8008a7e:	f003 0303 	and.w	r3, r3, #3
}
 8008a82:	4618      	mov	r0, r3
 8008a84:	3714      	adds	r7, #20
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr

08008a8e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008a8e:	b480      	push	{r7}
 8008a90:	b085      	sub	sp, #20
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	b29b      	uxth	r3, r3
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	3714      	adds	r7, #20
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr

08008ab0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008ab0:	b580      	push	{r7, lr}
 8008ab2:	b088      	sub	sp, #32
 8008ab4:	af00      	add	r7, sp, #0
 8008ab6:	6078      	str	r0, [r7, #4]
 8008ab8:	4608      	mov	r0, r1
 8008aba:	4611      	mov	r1, r2
 8008abc:	461a      	mov	r2, r3
 8008abe:	4603      	mov	r3, r0
 8008ac0:	70fb      	strb	r3, [r7, #3]
 8008ac2:	460b      	mov	r3, r1
 8008ac4:	70bb      	strb	r3, [r7, #2]
 8008ac6:	4613      	mov	r3, r2
 8008ac8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008aca:	2300      	movs	r3, #0
 8008acc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008ad2:	78fb      	ldrb	r3, [r7, #3]
 8008ad4:	015a      	lsls	r2, r3, #5
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ade:	461a      	mov	r2, r3
 8008ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8008ae4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008ae6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d87c      	bhi.n	8008be8 <USB_HC_Init+0x138>
 8008aee:	a201      	add	r2, pc, #4	; (adr r2, 8008af4 <USB_HC_Init+0x44>)
 8008af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008af4:	08008b05 	.word	0x08008b05
 8008af8:	08008bab 	.word	0x08008bab
 8008afc:	08008b05 	.word	0x08008b05
 8008b00:	08008b6d 	.word	0x08008b6d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008b04:	78fb      	ldrb	r3, [r7, #3]
 8008b06:	015a      	lsls	r2, r3, #5
 8008b08:	693b      	ldr	r3, [r7, #16]
 8008b0a:	4413      	add	r3, r2
 8008b0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b10:	461a      	mov	r2, r3
 8008b12:	f240 439d 	movw	r3, #1181	; 0x49d
 8008b16:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008b18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	da10      	bge.n	8008b42 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008b20:	78fb      	ldrb	r3, [r7, #3]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	78fa      	ldrb	r2, [r7, #3]
 8008b30:	0151      	lsls	r1, r2, #5
 8008b32:	693a      	ldr	r2, [r7, #16]
 8008b34:	440a      	add	r2, r1
 8008b36:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b3e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008b40:	e055      	b.n	8008bee <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	4a6f      	ldr	r2, [pc, #444]	; (8008d04 <USB_HC_Init+0x254>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d151      	bne.n	8008bee <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008b4a:	78fb      	ldrb	r3, [r7, #3]
 8008b4c:	015a      	lsls	r2, r3, #5
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	4413      	add	r3, r2
 8008b52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b56:	68db      	ldr	r3, [r3, #12]
 8008b58:	78fa      	ldrb	r2, [r7, #3]
 8008b5a:	0151      	lsls	r1, r2, #5
 8008b5c:	693a      	ldr	r2, [r7, #16]
 8008b5e:	440a      	add	r2, r1
 8008b60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b64:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008b68:	60d3      	str	r3, [r2, #12]
      break;
 8008b6a:	e040      	b.n	8008bee <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008b6c:	78fb      	ldrb	r3, [r7, #3]
 8008b6e:	015a      	lsls	r2, r3, #5
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	4413      	add	r3, r2
 8008b74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b78:	461a      	mov	r2, r3
 8008b7a:	f240 639d 	movw	r3, #1693	; 0x69d
 8008b7e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008b80:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	da34      	bge.n	8008bf2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008b88:	78fb      	ldrb	r3, [r7, #3]
 8008b8a:	015a      	lsls	r2, r3, #5
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	4413      	add	r3, r2
 8008b90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	78fa      	ldrb	r2, [r7, #3]
 8008b98:	0151      	lsls	r1, r2, #5
 8008b9a:	693a      	ldr	r2, [r7, #16]
 8008b9c:	440a      	add	r2, r1
 8008b9e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008ba2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008ba6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8008ba8:	e023      	b.n	8008bf2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008baa:	78fb      	ldrb	r3, [r7, #3]
 8008bac:	015a      	lsls	r2, r3, #5
 8008bae:	693b      	ldr	r3, [r7, #16]
 8008bb0:	4413      	add	r3, r2
 8008bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bb6:	461a      	mov	r2, r3
 8008bb8:	f240 2325 	movw	r3, #549	; 0x225
 8008bbc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008bbe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	da17      	bge.n	8008bf6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8008bc6:	78fb      	ldrb	r3, [r7, #3]
 8008bc8:	015a      	lsls	r2, r3, #5
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	4413      	add	r3, r2
 8008bce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	78fa      	ldrb	r2, [r7, #3]
 8008bd6:	0151      	lsls	r1, r2, #5
 8008bd8:	693a      	ldr	r2, [r7, #16]
 8008bda:	440a      	add	r2, r1
 8008bdc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008be0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008be4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8008be6:	e006      	b.n	8008bf6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	77fb      	strb	r3, [r7, #31]
      break;
 8008bec:	e004      	b.n	8008bf8 <USB_HC_Init+0x148>
      break;
 8008bee:	bf00      	nop
 8008bf0:	e002      	b.n	8008bf8 <USB_HC_Init+0x148>
      break;
 8008bf2:	bf00      	nop
 8008bf4:	e000      	b.n	8008bf8 <USB_HC_Init+0x148>
      break;
 8008bf6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	015a      	lsls	r2, r3, #5
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	4413      	add	r3, r2
 8008c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c04:	461a      	mov	r2, r3
 8008c06:	2300      	movs	r3, #0
 8008c08:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8008c0a:	78fb      	ldrb	r3, [r7, #3]
 8008c0c:	015a      	lsls	r2, r3, #5
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	4413      	add	r3, r2
 8008c12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008c16:	68db      	ldr	r3, [r3, #12]
 8008c18:	78fa      	ldrb	r2, [r7, #3]
 8008c1a:	0151      	lsls	r1, r2, #5
 8008c1c:	693a      	ldr	r2, [r7, #16]
 8008c1e:	440a      	add	r2, r1
 8008c20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008c24:	f043 0302 	orr.w	r3, r3, #2
 8008c28:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c30:	699a      	ldr	r2, [r3, #24]
 8008c32:	78fb      	ldrb	r3, [r7, #3]
 8008c34:	f003 030f 	and.w	r3, r3, #15
 8008c38:	2101      	movs	r1, #1
 8008c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8008c3e:	6939      	ldr	r1, [r7, #16]
 8008c40:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008c44:	4313      	orrs	r3, r2
 8008c46:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	699b      	ldr	r3, [r3, #24]
 8008c4c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008c54:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	da03      	bge.n	8008c64 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8008c5c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c60:	61bb      	str	r3, [r7, #24]
 8008c62:	e001      	b.n	8008c68 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8008c64:	2300      	movs	r3, #0
 8008c66:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f7ff fef9 	bl	8008a60 <USB_GetHostSpeed>
 8008c6e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8008c70:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d106      	bne.n	8008c86 <USB_HC_Init+0x1d6>
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	2b02      	cmp	r3, #2
 8008c7c:	d003      	beq.n	8008c86 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8008c7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008c82:	617b      	str	r3, [r7, #20]
 8008c84:	e001      	b.n	8008c8a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8008c86:	2300      	movs	r3, #0
 8008c88:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008c8a:	787b      	ldrb	r3, [r7, #1]
 8008c8c:	059b      	lsls	r3, r3, #22
 8008c8e:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008c92:	78bb      	ldrb	r3, [r7, #2]
 8008c94:	02db      	lsls	r3, r3, #11
 8008c96:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008c9a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008c9c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008ca0:	049b      	lsls	r3, r3, #18
 8008ca2:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8008ca6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8008ca8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8008caa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8008cae:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008cb0:	69bb      	ldr	r3, [r7, #24]
 8008cb2:	431a      	orrs	r2, r3
 8008cb4:	697b      	ldr	r3, [r7, #20]
 8008cb6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008cb8:	78fa      	ldrb	r2, [r7, #3]
 8008cba:	0151      	lsls	r1, r2, #5
 8008cbc:	693a      	ldr	r2, [r7, #16]
 8008cbe:	440a      	add	r2, r1
 8008cc0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8008cc4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8008cc8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8008cca:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008cce:	2b03      	cmp	r3, #3
 8008cd0:	d003      	beq.n	8008cda <USB_HC_Init+0x22a>
 8008cd2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d10f      	bne.n	8008cfa <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008cda:	78fb      	ldrb	r3, [r7, #3]
 8008cdc:	015a      	lsls	r2, r3, #5
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	78fa      	ldrb	r2, [r7, #3]
 8008cea:	0151      	lsls	r1, r2, #5
 8008cec:	693a      	ldr	r2, [r7, #16]
 8008cee:	440a      	add	r2, r1
 8008cf0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008cf4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008cf8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008cfa:	7ffb      	ldrb	r3, [r7, #31]
}
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3720      	adds	r7, #32
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	40040000 	.word	0x40040000

08008d08 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b08c      	sub	sp, #48	; 0x30
 8008d0c:	af02      	add	r7, sp, #8
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	4613      	mov	r3, r2
 8008d14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008d1a:	68bb      	ldr	r3, [r7, #8]
 8008d1c:	785b      	ldrb	r3, [r3, #1]
 8008d1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8008d20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d24:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	4a5d      	ldr	r2, [pc, #372]	; (8008ea0 <USB_HC_StartXfer+0x198>)
 8008d2a:	4293      	cmp	r3, r2
 8008d2c:	d12f      	bne.n	8008d8e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8008d2e:	79fb      	ldrb	r3, [r7, #7]
 8008d30:	2b01      	cmp	r3, #1
 8008d32:	d11c      	bne.n	8008d6e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	7c9b      	ldrb	r3, [r3, #18]
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d003      	beq.n	8008d44 <USB_HC_StartXfer+0x3c>
 8008d3c:	68bb      	ldr	r3, [r7, #8]
 8008d3e:	7c9b      	ldrb	r3, [r3, #18]
 8008d40:	2b02      	cmp	r3, #2
 8008d42:	d124      	bne.n	8008d8e <USB_HC_StartXfer+0x86>
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	799b      	ldrb	r3, [r3, #6]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d120      	bne.n	8008d8e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	015a      	lsls	r2, r3, #5
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	4413      	add	r3, r2
 8008d54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	69fa      	ldr	r2, [r7, #28]
 8008d5c:	0151      	lsls	r1, r2, #5
 8008d5e:	6a3a      	ldr	r2, [r7, #32]
 8008d60:	440a      	add	r2, r1
 8008d62:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d6a:	60d3      	str	r3, [r2, #12]
 8008d6c:	e00f      	b.n	8008d8e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	791b      	ldrb	r3, [r3, #4]
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d10b      	bne.n	8008d8e <USB_HC_StartXfer+0x86>
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	795b      	ldrb	r3, [r3, #5]
 8008d7a:	2b01      	cmp	r3, #1
 8008d7c:	d107      	bne.n	8008d8e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	785b      	ldrb	r3, [r3, #1]
 8008d82:	4619      	mov	r1, r3
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f000 fb6b 	bl	8009460 <USB_DoPing>
        return HAL_OK;
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	e232      	b.n	80091f4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	799b      	ldrb	r3, [r3, #6]
 8008d92:	2b01      	cmp	r3, #1
 8008d94:	d158      	bne.n	8008e48 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8008d96:	2301      	movs	r3, #1
 8008d98:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (hc->ep_is_in != 0U)
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	78db      	ldrb	r3, [r3, #3]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d007      	beq.n	8008db2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008da2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008da4:	68ba      	ldr	r2, [r7, #8]
 8008da6:	8a92      	ldrh	r2, [r2, #20]
 8008da8:	fb03 f202 	mul.w	r2, r3, r2
 8008dac:	68bb      	ldr	r3, [r7, #8]
 8008dae:	61da      	str	r2, [r3, #28]
 8008db0:	e07c      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	7c9b      	ldrb	r3, [r3, #18]
 8008db6:	2b01      	cmp	r3, #1
 8008db8:	d130      	bne.n	8008e1c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	6a1b      	ldr	r3, [r3, #32]
 8008dbe:	2bbc      	cmp	r3, #188	; 0xbc
 8008dc0:	d918      	bls.n	8008df4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8008dc2:	68bb      	ldr	r3, [r7, #8]
 8008dc4:	8a9b      	ldrh	r3, [r3, #20]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	69da      	ldr	r2, [r3, #28]
 8008dd0:	68bb      	ldr	r3, [r7, #8]
 8008dd2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8008dd4:	68bb      	ldr	r3, [r7, #8]
 8008dd6:	68db      	ldr	r3, [r3, #12]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d003      	beq.n	8008de4 <USB_HC_StartXfer+0xdc>
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	68db      	ldr	r3, [r3, #12]
 8008de0:	2b02      	cmp	r3, #2
 8008de2:	d103      	bne.n	8008dec <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	2202      	movs	r2, #2
 8008de8:	60da      	str	r2, [r3, #12]
 8008dea:	e05f      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	2201      	movs	r2, #1
 8008df0:	60da      	str	r2, [r3, #12]
 8008df2:	e05b      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008df4:	68bb      	ldr	r3, [r7, #8]
 8008df6:	6a1a      	ldr	r2, [r3, #32]
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8008dfc:	68bb      	ldr	r3, [r7, #8]
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	2b01      	cmp	r3, #1
 8008e02:	d007      	beq.n	8008e14 <USB_HC_StartXfer+0x10c>
 8008e04:	68bb      	ldr	r3, [r7, #8]
 8008e06:	68db      	ldr	r3, [r3, #12]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	d003      	beq.n	8008e14 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8008e0c:	68bb      	ldr	r3, [r7, #8]
 8008e0e:	2204      	movs	r2, #4
 8008e10:	60da      	str	r2, [r3, #12]
 8008e12:	e04b      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	2203      	movs	r2, #3
 8008e18:	60da      	str	r2, [r3, #12]
 8008e1a:	e047      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8008e1c:	79fb      	ldrb	r3, [r7, #7]
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d10d      	bne.n	8008e3e <USB_HC_StartXfer+0x136>
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	6a1b      	ldr	r3, [r3, #32]
 8008e26:	68ba      	ldr	r2, [r7, #8]
 8008e28:	8a92      	ldrh	r2, [r2, #20]
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d907      	bls.n	8008e3e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008e2e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008e30:	68ba      	ldr	r2, [r7, #8]
 8008e32:	8a92      	ldrh	r2, [r2, #20]
 8008e34:	fb03 f202 	mul.w	r2, r3, r2
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	61da      	str	r2, [r3, #28]
 8008e3c:	e036      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	6a1a      	ldr	r2, [r3, #32]
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	61da      	str	r2, [r3, #28]
 8008e46:	e031      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	6a1b      	ldr	r3, [r3, #32]
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d018      	beq.n	8008e82 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	6a1b      	ldr	r3, [r3, #32]
 8008e54:	68ba      	ldr	r2, [r7, #8]
 8008e56:	8a92      	ldrh	r2, [r2, #20]
 8008e58:	4413      	add	r3, r2
 8008e5a:	3b01      	subs	r3, #1
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	8a92      	ldrh	r2, [r2, #20]
 8008e60:	fbb3 f3f2 	udiv	r3, r3, r2
 8008e64:	84fb      	strh	r3, [r7, #38]	; 0x26

      if (num_packets > max_hc_pkt_count)
 8008e66:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008e68:	8b7b      	ldrh	r3, [r7, #26]
 8008e6a:	429a      	cmp	r2, r3
 8008e6c:	d90b      	bls.n	8008e86 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8008e6e:	8b7b      	ldrh	r3, [r7, #26]
 8008e70:	84fb      	strh	r3, [r7, #38]	; 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008e72:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008e74:	68ba      	ldr	r2, [r7, #8]
 8008e76:	8a92      	ldrh	r2, [r2, #20]
 8008e78:	fb03 f202 	mul.w	r2, r3, r2
 8008e7c:	68bb      	ldr	r3, [r7, #8]
 8008e7e:	61da      	str	r2, [r3, #28]
 8008e80:	e001      	b.n	8008e86 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8008e82:	2301      	movs	r3, #1
 8008e84:	84fb      	strh	r3, [r7, #38]	; 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	78db      	ldrb	r3, [r3, #3]
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d00a      	beq.n	8008ea4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008e8e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008e90:	68ba      	ldr	r2, [r7, #8]
 8008e92:	8a92      	ldrh	r2, [r2, #20]
 8008e94:	fb03 f202 	mul.w	r2, r3, r2
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	61da      	str	r2, [r3, #28]
 8008e9c:	e006      	b.n	8008eac <USB_HC_StartXfer+0x1a4>
 8008e9e:	bf00      	nop
 8008ea0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8008ea4:	68bb      	ldr	r3, [r7, #8]
 8008ea6:	6a1a      	ldr	r2, [r3, #32]
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	69db      	ldr	r3, [r3, #28]
 8008eb0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008eb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008eb6:	04d9      	lsls	r1, r3, #19
 8008eb8:	4ba3      	ldr	r3, [pc, #652]	; (8009148 <USB_HC_StartXfer+0x440>)
 8008eba:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008ebc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	7d9b      	ldrb	r3, [r3, #22]
 8008ec2:	075b      	lsls	r3, r3, #29
 8008ec4:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008ec8:	69f9      	ldr	r1, [r7, #28]
 8008eca:	0148      	lsls	r0, r1, #5
 8008ecc:	6a39      	ldr	r1, [r7, #32]
 8008ece:	4401      	add	r1, r0
 8008ed0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008ed4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008ed6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008ed8:	79fb      	ldrb	r3, [r7, #7]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d009      	beq.n	8008ef2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	6999      	ldr	r1, [r3, #24]
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	015a      	lsls	r2, r3, #5
 8008ee6:	6a3b      	ldr	r3, [r7, #32]
 8008ee8:	4413      	add	r3, r2
 8008eea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008eee:	460a      	mov	r2, r1
 8008ef0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008ef2:	6a3b      	ldr	r3, [r7, #32]
 8008ef4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	f003 0301 	and.w	r3, r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	bf0c      	ite	eq
 8008f02:	2301      	moveq	r3, #1
 8008f04:	2300      	movne	r3, #0
 8008f06:	b2db      	uxtb	r3, r3
 8008f08:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	015a      	lsls	r2, r3, #5
 8008f0e:	6a3b      	ldr	r3, [r7, #32]
 8008f10:	4413      	add	r3, r2
 8008f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	69fa      	ldr	r2, [r7, #28]
 8008f1a:	0151      	lsls	r1, r2, #5
 8008f1c:	6a3a      	ldr	r2, [r7, #32]
 8008f1e:	440a      	add	r2, r1
 8008f20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f24:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008f28:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	015a      	lsls	r2, r3, #5
 8008f2e:	6a3b      	ldr	r3, [r7, #32]
 8008f30:	4413      	add	r3, r2
 8008f32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f36:	681a      	ldr	r2, [r3, #0]
 8008f38:	7e7b      	ldrb	r3, [r7, #25]
 8008f3a:	075b      	lsls	r3, r3, #29
 8008f3c:	69f9      	ldr	r1, [r7, #28]
 8008f3e:	0148      	lsls	r0, r1, #5
 8008f40:	6a39      	ldr	r1, [r7, #32]
 8008f42:	4401      	add	r1, r0
 8008f44:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008f48:	4313      	orrs	r3, r2
 8008f4a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	799b      	ldrb	r3, [r3, #6]
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	f040 80c3 	bne.w	80090dc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008f56:	68bb      	ldr	r3, [r7, #8]
 8008f58:	7c5b      	ldrb	r3, [r3, #17]
 8008f5a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008f5c:	68ba      	ldr	r2, [r7, #8]
 8008f5e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008f60:	4313      	orrs	r3, r2
 8008f62:	69fa      	ldr	r2, [r7, #28]
 8008f64:	0151      	lsls	r1, r2, #5
 8008f66:	6a3a      	ldr	r2, [r7, #32]
 8008f68:	440a      	add	r2, r1
 8008f6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8008f6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8008f72:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	015a      	lsls	r2, r3, #5
 8008f78:	6a3b      	ldr	r3, [r7, #32]
 8008f7a:	4413      	add	r3, r2
 8008f7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	69fa      	ldr	r2, [r7, #28]
 8008f84:	0151      	lsls	r1, r2, #5
 8008f86:	6a3a      	ldr	r2, [r7, #32]
 8008f88:	440a      	add	r2, r1
 8008f8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f8e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8008f92:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	79db      	ldrb	r3, [r3, #7]
 8008f98:	2b01      	cmp	r3, #1
 8008f9a:	d123      	bne.n	8008fe4 <USB_HC_StartXfer+0x2dc>
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	78db      	ldrb	r3, [r3, #3]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d11f      	bne.n	8008fe4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008fa4:	69fb      	ldr	r3, [r7, #28]
 8008fa6:	015a      	lsls	r2, r3, #5
 8008fa8:	6a3b      	ldr	r3, [r7, #32]
 8008faa:	4413      	add	r3, r2
 8008fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fb0:	685b      	ldr	r3, [r3, #4]
 8008fb2:	69fa      	ldr	r2, [r7, #28]
 8008fb4:	0151      	lsls	r1, r2, #5
 8008fb6:	6a3a      	ldr	r2, [r7, #32]
 8008fb8:	440a      	add	r2, r1
 8008fba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008fbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008fc2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008fc4:	69fb      	ldr	r3, [r7, #28]
 8008fc6:	015a      	lsls	r2, r3, #5
 8008fc8:	6a3b      	ldr	r3, [r7, #32]
 8008fca:	4413      	add	r3, r2
 8008fcc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fd0:	68db      	ldr	r3, [r3, #12]
 8008fd2:	69fa      	ldr	r2, [r7, #28]
 8008fd4:	0151      	lsls	r1, r2, #5
 8008fd6:	6a3a      	ldr	r2, [r7, #32]
 8008fd8:	440a      	add	r2, r1
 8008fda:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008fde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fe2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	7c9b      	ldrb	r3, [r3, #18]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d003      	beq.n	8008ff4 <USB_HC_StartXfer+0x2ec>
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	7c9b      	ldrb	r3, [r3, #18]
 8008ff0:	2b03      	cmp	r3, #3
 8008ff2:	d117      	bne.n	8009024 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008ff4:	68bb      	ldr	r3, [r7, #8]
 8008ff6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8008ff8:	2b01      	cmp	r3, #1
 8008ffa:	d113      	bne.n	8009024 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	78db      	ldrb	r3, [r3, #3]
 8009000:	2b01      	cmp	r3, #1
 8009002:	d10f      	bne.n	8009024 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009004:	69fb      	ldr	r3, [r7, #28]
 8009006:	015a      	lsls	r2, r3, #5
 8009008:	6a3b      	ldr	r3, [r7, #32]
 800900a:	4413      	add	r3, r2
 800900c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009010:	685b      	ldr	r3, [r3, #4]
 8009012:	69fa      	ldr	r2, [r7, #28]
 8009014:	0151      	lsls	r1, r2, #5
 8009016:	6a3a      	ldr	r2, [r7, #32]
 8009018:	440a      	add	r2, r1
 800901a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800901e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009022:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	7c9b      	ldrb	r3, [r3, #18]
 8009028:	2b01      	cmp	r3, #1
 800902a:	d162      	bne.n	80090f2 <USB_HC_StartXfer+0x3ea>
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	78db      	ldrb	r3, [r3, #3]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d15e      	bne.n	80090f2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	3b01      	subs	r3, #1
 800903a:	2b03      	cmp	r3, #3
 800903c:	d858      	bhi.n	80090f0 <USB_HC_StartXfer+0x3e8>
 800903e:	a201      	add	r2, pc, #4	; (adr r2, 8009044 <USB_HC_StartXfer+0x33c>)
 8009040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009044:	08009055 	.word	0x08009055
 8009048:	08009077 	.word	0x08009077
 800904c:	08009099 	.word	0x08009099
 8009050:	080090bb 	.word	0x080090bb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	015a      	lsls	r2, r3, #5
 8009058:	6a3b      	ldr	r3, [r7, #32]
 800905a:	4413      	add	r3, r2
 800905c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	69fa      	ldr	r2, [r7, #28]
 8009064:	0151      	lsls	r1, r2, #5
 8009066:	6a3a      	ldr	r2, [r7, #32]
 8009068:	440a      	add	r2, r1
 800906a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800906e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009072:	6053      	str	r3, [r2, #4]
          break;
 8009074:	e03d      	b.n	80090f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8009076:	69fb      	ldr	r3, [r7, #28]
 8009078:	015a      	lsls	r2, r3, #5
 800907a:	6a3b      	ldr	r3, [r7, #32]
 800907c:	4413      	add	r3, r2
 800907e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009082:	685b      	ldr	r3, [r3, #4]
 8009084:	69fa      	ldr	r2, [r7, #28]
 8009086:	0151      	lsls	r1, r2, #5
 8009088:	6a3a      	ldr	r2, [r7, #32]
 800908a:	440a      	add	r2, r1
 800908c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009090:	f043 030e 	orr.w	r3, r3, #14
 8009094:	6053      	str	r3, [r2, #4]
          break;
 8009096:	e02c      	b.n	80090f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	015a      	lsls	r2, r3, #5
 800909c:	6a3b      	ldr	r3, [r7, #32]
 800909e:	4413      	add	r3, r2
 80090a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090a4:	685b      	ldr	r3, [r3, #4]
 80090a6:	69fa      	ldr	r2, [r7, #28]
 80090a8:	0151      	lsls	r1, r2, #5
 80090aa:	6a3a      	ldr	r2, [r7, #32]
 80090ac:	440a      	add	r2, r1
 80090ae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80090b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80090b6:	6053      	str	r3, [r2, #4]
          break;
 80090b8:	e01b      	b.n	80090f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80090ba:	69fb      	ldr	r3, [r7, #28]
 80090bc:	015a      	lsls	r2, r3, #5
 80090be:	6a3b      	ldr	r3, [r7, #32]
 80090c0:	4413      	add	r3, r2
 80090c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090c6:	685b      	ldr	r3, [r3, #4]
 80090c8:	69fa      	ldr	r2, [r7, #28]
 80090ca:	0151      	lsls	r1, r2, #5
 80090cc:	6a3a      	ldr	r2, [r7, #32]
 80090ce:	440a      	add	r2, r1
 80090d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80090d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80090d8:	6053      	str	r3, [r2, #4]
          break;
 80090da:	e00a      	b.n	80090f2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80090dc:	69fb      	ldr	r3, [r7, #28]
 80090de:	015a      	lsls	r2, r3, #5
 80090e0:	6a3b      	ldr	r3, [r7, #32]
 80090e2:	4413      	add	r3, r2
 80090e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090e8:	461a      	mov	r2, r3
 80090ea:	2300      	movs	r3, #0
 80090ec:	6053      	str	r3, [r2, #4]
 80090ee:	e000      	b.n	80090f2 <USB_HC_StartXfer+0x3ea>
          break;
 80090f0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80090f2:	69fb      	ldr	r3, [r7, #28]
 80090f4:	015a      	lsls	r2, r3, #5
 80090f6:	6a3b      	ldr	r3, [r7, #32]
 80090f8:	4413      	add	r3, r2
 80090fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009108:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800910a:	68bb      	ldr	r3, [r7, #8]
 800910c:	78db      	ldrb	r3, [r3, #3]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d004      	beq.n	800911c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009118:	613b      	str	r3, [r7, #16]
 800911a:	e003      	b.n	8009124 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009122:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800912a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800912c:	69fb      	ldr	r3, [r7, #28]
 800912e:	015a      	lsls	r2, r3, #5
 8009130:	6a3b      	ldr	r3, [r7, #32]
 8009132:	4413      	add	r3, r2
 8009134:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009138:	461a      	mov	r2, r3
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800913e:	79fb      	ldrb	r3, [r7, #7]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d003      	beq.n	800914c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8009144:	2300      	movs	r3, #0
 8009146:	e055      	b.n	80091f4 <USB_HC_StartXfer+0x4ec>
 8009148:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	78db      	ldrb	r3, [r3, #3]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d14e      	bne.n	80091f2 <USB_HC_StartXfer+0x4ea>
 8009154:	68bb      	ldr	r3, [r7, #8]
 8009156:	6a1b      	ldr	r3, [r3, #32]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d04a      	beq.n	80091f2 <USB_HC_StartXfer+0x4ea>
 800915c:	68bb      	ldr	r3, [r7, #8]
 800915e:	79db      	ldrb	r3, [r3, #7]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d146      	bne.n	80091f2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	7c9b      	ldrb	r3, [r3, #18]
 8009168:	2b03      	cmp	r3, #3
 800916a:	d831      	bhi.n	80091d0 <USB_HC_StartXfer+0x4c8>
 800916c:	a201      	add	r2, pc, #4	; (adr r2, 8009174 <USB_HC_StartXfer+0x46c>)
 800916e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009172:	bf00      	nop
 8009174:	08009185 	.word	0x08009185
 8009178:	080091a9 	.word	0x080091a9
 800917c:	08009185 	.word	0x08009185
 8009180:	080091a9 	.word	0x080091a9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	6a1b      	ldr	r3, [r3, #32]
 8009188:	3303      	adds	r3, #3
 800918a:	089b      	lsrs	r3, r3, #2
 800918c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800918e:	8afa      	ldrh	r2, [r7, #22]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009194:	b29b      	uxth	r3, r3
 8009196:	429a      	cmp	r2, r3
 8009198:	d91c      	bls.n	80091d4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	699b      	ldr	r3, [r3, #24]
 800919e:	f043 0220 	orr.w	r2, r3, #32
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80091a6:	e015      	b.n	80091d4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80091a8:	68bb      	ldr	r3, [r7, #8]
 80091aa:	6a1b      	ldr	r3, [r3, #32]
 80091ac:	3303      	adds	r3, #3
 80091ae:	089b      	lsrs	r3, r3, #2
 80091b0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80091b2:	8afa      	ldrh	r2, [r7, #22]
 80091b4:	6a3b      	ldr	r3, [r7, #32]
 80091b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80091ba:	691b      	ldr	r3, [r3, #16]
 80091bc:	b29b      	uxth	r3, r3
 80091be:	429a      	cmp	r2, r3
 80091c0:	d90a      	bls.n	80091d8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	699b      	ldr	r3, [r3, #24]
 80091c6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80091ce:	e003      	b.n	80091d8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80091d0:	bf00      	nop
 80091d2:	e002      	b.n	80091da <USB_HC_StartXfer+0x4d2>
        break;
 80091d4:	bf00      	nop
 80091d6:	e000      	b.n	80091da <USB_HC_StartXfer+0x4d2>
        break;
 80091d8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	6999      	ldr	r1, [r3, #24]
 80091de:	68bb      	ldr	r3, [r7, #8]
 80091e0:	785a      	ldrb	r2, [r3, #1]
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	6a1b      	ldr	r3, [r3, #32]
 80091e6:	b29b      	uxth	r3, r3
 80091e8:	2000      	movs	r0, #0
 80091ea:	9000      	str	r0, [sp, #0]
 80091ec:	68f8      	ldr	r0, [r7, #12]
 80091ee:	f7ff f9c9 	bl	8008584 <USB_WritePacket>
  }

  return HAL_OK;
 80091f2:	2300      	movs	r3, #0
}
 80091f4:	4618      	mov	r0, r3
 80091f6:	3728      	adds	r7, #40	; 0x28
 80091f8:	46bd      	mov	sp, r7
 80091fa:	bd80      	pop	{r7, pc}

080091fc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80091fc:	b480      	push	{r7}
 80091fe:	b085      	sub	sp, #20
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800920e:	695b      	ldr	r3, [r3, #20]
 8009210:	b29b      	uxth	r3, r3
}
 8009212:	4618      	mov	r0, r3
 8009214:	3714      	adds	r7, #20
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr

0800921e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800921e:	b480      	push	{r7}
 8009220:	b089      	sub	sp, #36	; 0x24
 8009222:	af00      	add	r7, sp, #0
 8009224:	6078      	str	r0, [r7, #4]
 8009226:	460b      	mov	r3, r1
 8009228:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800922e:	78fb      	ldrb	r3, [r7, #3]
 8009230:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8009232:	2300      	movs	r3, #0
 8009234:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	015a      	lsls	r2, r3, #5
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	4413      	add	r3, r2
 800923e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	0c9b      	lsrs	r3, r3, #18
 8009246:	f003 0303 	and.w	r3, r3, #3
 800924a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800924c:	69bb      	ldr	r3, [r7, #24]
 800924e:	015a      	lsls	r2, r3, #5
 8009250:	69fb      	ldr	r3, [r7, #28]
 8009252:	4413      	add	r3, r2
 8009254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	0fdb      	lsrs	r3, r3, #31
 800925c:	f003 0301 	and.w	r3, r3, #1
 8009260:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8009262:	69bb      	ldr	r3, [r7, #24]
 8009264:	015a      	lsls	r2, r3, #5
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	4413      	add	r3, r2
 800926a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	0fdb      	lsrs	r3, r3, #31
 8009272:	f003 0301 	and.w	r3, r3, #1
 8009276:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	689b      	ldr	r3, [r3, #8]
 800927c:	f003 0320 	and.w	r3, r3, #32
 8009280:	2b20      	cmp	r3, #32
 8009282:	d10d      	bne.n	80092a0 <USB_HC_Halt+0x82>
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d10a      	bne.n	80092a0 <USB_HC_Halt+0x82>
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	2b00      	cmp	r3, #0
 800928e:	d005      	beq.n	800929c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009290:	697b      	ldr	r3, [r7, #20]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d002      	beq.n	800929c <USB_HC_Halt+0x7e>
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2b03      	cmp	r3, #3
 800929a:	d101      	bne.n	80092a0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800929c:	2300      	movs	r3, #0
 800929e:	e0d8      	b.n	8009452 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d002      	beq.n	80092ac <USB_HC_Halt+0x8e>
 80092a6:	697b      	ldr	r3, [r7, #20]
 80092a8:	2b02      	cmp	r3, #2
 80092aa:	d173      	bne.n	8009394 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80092ac:	69bb      	ldr	r3, [r7, #24]
 80092ae:	015a      	lsls	r2, r3, #5
 80092b0:	69fb      	ldr	r3, [r7, #28]
 80092b2:	4413      	add	r3, r2
 80092b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	69ba      	ldr	r2, [r7, #24]
 80092bc:	0151      	lsls	r1, r2, #5
 80092be:	69fa      	ldr	r2, [r7, #28]
 80092c0:	440a      	add	r2, r1
 80092c2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80092c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80092ca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	689b      	ldr	r3, [r3, #8]
 80092d0:	f003 0320 	and.w	r3, r3, #32
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d14a      	bne.n	800936e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d133      	bne.n	800934c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	015a      	lsls	r2, r3, #5
 80092e8:	69fb      	ldr	r3, [r7, #28]
 80092ea:	4413      	add	r3, r2
 80092ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	69ba      	ldr	r2, [r7, #24]
 80092f4:	0151      	lsls	r1, r2, #5
 80092f6:	69fa      	ldr	r2, [r7, #28]
 80092f8:	440a      	add	r2, r1
 80092fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80092fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009302:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	015a      	lsls	r2, r3, #5
 8009308:	69fb      	ldr	r3, [r7, #28]
 800930a:	4413      	add	r3, r2
 800930c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	69ba      	ldr	r2, [r7, #24]
 8009314:	0151      	lsls	r1, r2, #5
 8009316:	69fa      	ldr	r2, [r7, #28]
 8009318:	440a      	add	r2, r1
 800931a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800931e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009322:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	3301      	adds	r3, #1
 8009328:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009330:	d82e      	bhi.n	8009390 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009332:	69bb      	ldr	r3, [r7, #24]
 8009334:	015a      	lsls	r2, r3, #5
 8009336:	69fb      	ldr	r3, [r7, #28]
 8009338:	4413      	add	r3, r2
 800933a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009344:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009348:	d0ec      	beq.n	8009324 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800934a:	e081      	b.n	8009450 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	015a      	lsls	r2, r3, #5
 8009350:	69fb      	ldr	r3, [r7, #28]
 8009352:	4413      	add	r3, r2
 8009354:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	69ba      	ldr	r2, [r7, #24]
 800935c:	0151      	lsls	r1, r2, #5
 800935e:	69fa      	ldr	r2, [r7, #28]
 8009360:	440a      	add	r2, r1
 8009362:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009366:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800936a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800936c:	e070      	b.n	8009450 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	015a      	lsls	r2, r3, #5
 8009372:	69fb      	ldr	r3, [r7, #28]
 8009374:	4413      	add	r3, r2
 8009376:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	69ba      	ldr	r2, [r7, #24]
 800937e:	0151      	lsls	r1, r2, #5
 8009380:	69fa      	ldr	r2, [r7, #28]
 8009382:	440a      	add	r2, r1
 8009384:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009388:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800938c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800938e:	e05f      	b.n	8009450 <USB_HC_Halt+0x232>
            break;
 8009390:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009392:	e05d      	b.n	8009450 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009394:	69bb      	ldr	r3, [r7, #24]
 8009396:	015a      	lsls	r2, r3, #5
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	4413      	add	r3, r2
 800939c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	69ba      	ldr	r2, [r7, #24]
 80093a4:	0151      	lsls	r1, r2, #5
 80093a6:	69fa      	ldr	r2, [r7, #28]
 80093a8:	440a      	add	r2, r1
 80093aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80093b2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80093b4:	69fb      	ldr	r3, [r7, #28]
 80093b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80093ba:	691b      	ldr	r3, [r3, #16]
 80093bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d133      	bne.n	800942c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80093c4:	69bb      	ldr	r3, [r7, #24]
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	69ba      	ldr	r2, [r7, #24]
 80093d4:	0151      	lsls	r1, r2, #5
 80093d6:	69fa      	ldr	r2, [r7, #28]
 80093d8:	440a      	add	r2, r1
 80093da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80093e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80093e4:	69bb      	ldr	r3, [r7, #24]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	69ba      	ldr	r2, [r7, #24]
 80093f4:	0151      	lsls	r1, r2, #5
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	440a      	add	r2, r1
 80093fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80093fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009402:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	3301      	adds	r3, #1
 8009408:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009410:	d81d      	bhi.n	800944e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009412:	69bb      	ldr	r3, [r7, #24]
 8009414:	015a      	lsls	r2, r3, #5
 8009416:	69fb      	ldr	r3, [r7, #28]
 8009418:	4413      	add	r3, r2
 800941a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009424:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009428:	d0ec      	beq.n	8009404 <USB_HC_Halt+0x1e6>
 800942a:	e011      	b.n	8009450 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800942c:	69bb      	ldr	r3, [r7, #24]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	4413      	add	r3, r2
 8009434:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	69ba      	ldr	r2, [r7, #24]
 800943c:	0151      	lsls	r1, r2, #5
 800943e:	69fa      	ldr	r2, [r7, #28]
 8009440:	440a      	add	r2, r1
 8009442:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8009446:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800944a:	6013      	str	r3, [r2, #0]
 800944c:	e000      	b.n	8009450 <USB_HC_Halt+0x232>
          break;
 800944e:	bf00      	nop
    }
  }

  return HAL_OK;
 8009450:	2300      	movs	r3, #0
}
 8009452:	4618      	mov	r0, r3
 8009454:	3724      	adds	r7, #36	; 0x24
 8009456:	46bd      	mov	sp, r7
 8009458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945c:	4770      	bx	lr
	...

08009460 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8009460:	b480      	push	{r7}
 8009462:	b087      	sub	sp, #28
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	460b      	mov	r3, r1
 800946a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009470:	78fb      	ldrb	r3, [r7, #3]
 8009472:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009474:	2301      	movs	r3, #1
 8009476:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	04da      	lsls	r2, r3, #19
 800947c:	4b15      	ldr	r3, [pc, #84]	; (80094d4 <USB_DoPing+0x74>)
 800947e:	4013      	ands	r3, r2
 8009480:	693a      	ldr	r2, [r7, #16]
 8009482:	0151      	lsls	r1, r2, #5
 8009484:	697a      	ldr	r2, [r7, #20]
 8009486:	440a      	add	r2, r1
 8009488:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800948c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009490:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009492:	693b      	ldr	r3, [r7, #16]
 8009494:	015a      	lsls	r2, r3, #5
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	4413      	add	r3, r2
 800949a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80094a2:	68bb      	ldr	r3, [r7, #8]
 80094a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80094a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80094b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	015a      	lsls	r2, r3, #5
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	4413      	add	r3, r2
 80094ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80094be:	461a      	mov	r2, r3
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80094c4:	2300      	movs	r3, #0
}
 80094c6:	4618      	mov	r0, r3
 80094c8:	371c      	adds	r7, #28
 80094ca:	46bd      	mov	sp, r7
 80094cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d0:	4770      	bx	lr
 80094d2:	bf00      	nop
 80094d4:	1ff80000 	.word	0x1ff80000

080094d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b088      	sub	sp, #32
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80094e0:	2300      	movs	r3, #0
 80094e2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80094e8:	2300      	movs	r3, #0
 80094ea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80094ec:	6878      	ldr	r0, [r7, #4]
 80094ee:	f7fe ff8c 	bl	800840a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80094f2:	2110      	movs	r1, #16
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f7fe ffe5 	bl	80084c4 <USB_FlushTxFifo>
 80094fa:	4603      	mov	r3, r0
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d001      	beq.n	8009504 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009500:	2301      	movs	r3, #1
 8009502:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f7ff f80f 	bl	8008528 <USB_FlushRxFifo>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d001      	beq.n	8009514 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8009510:	2301      	movs	r3, #1
 8009512:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8009514:	2300      	movs	r3, #0
 8009516:	61bb      	str	r3, [r7, #24]
 8009518:	e01f      	b.n	800955a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800951a:	69bb      	ldr	r3, [r7, #24]
 800951c:	015a      	lsls	r2, r3, #5
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	4413      	add	r3, r2
 8009522:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800952a:	693b      	ldr	r3, [r7, #16]
 800952c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009530:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8009532:	693b      	ldr	r3, [r7, #16]
 8009534:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009538:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009540:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009542:	69bb      	ldr	r3, [r7, #24]
 8009544:	015a      	lsls	r2, r3, #5
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	4413      	add	r3, r2
 800954a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800954e:	461a      	mov	r2, r3
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8009554:	69bb      	ldr	r3, [r7, #24]
 8009556:	3301      	adds	r3, #1
 8009558:	61bb      	str	r3, [r7, #24]
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	2b0f      	cmp	r3, #15
 800955e:	d9dc      	bls.n	800951a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8009560:	2300      	movs	r3, #0
 8009562:	61bb      	str	r3, [r7, #24]
 8009564:	e034      	b.n	80095d0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8009566:	69bb      	ldr	r3, [r7, #24]
 8009568:	015a      	lsls	r2, r3, #5
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	4413      	add	r3, r2
 800956e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009576:	693b      	ldr	r3, [r7, #16]
 8009578:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800957c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800957e:	693b      	ldr	r3, [r7, #16]
 8009580:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009584:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800958c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800958e:	69bb      	ldr	r3, [r7, #24]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	4413      	add	r3, r2
 8009596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800959a:	461a      	mov	r2, r3
 800959c:	693b      	ldr	r3, [r7, #16]
 800959e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	3301      	adds	r3, #1
 80095a4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80095ac:	d80c      	bhi.n	80095c8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80095ae:	69bb      	ldr	r3, [r7, #24]
 80095b0:	015a      	lsls	r2, r3, #5
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	4413      	add	r3, r2
 80095b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80095c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80095c4:	d0ec      	beq.n	80095a0 <USB_StopHost+0xc8>
 80095c6:	e000      	b.n	80095ca <USB_StopHost+0xf2>
        break;
 80095c8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	3301      	adds	r3, #1
 80095ce:	61bb      	str	r3, [r7, #24]
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	2b0f      	cmp	r3, #15
 80095d4:	d9c7      	bls.n	8009566 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095dc:	461a      	mov	r2, r3
 80095de:	f04f 33ff 	mov.w	r3, #4294967295
 80095e2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f04f 32ff 	mov.w	r2, #4294967295
 80095ea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80095ec:	6878      	ldr	r0, [r7, #4]
 80095ee:	f7fe fefb 	bl	80083e8 <USB_EnableGlobalInt>

  return ret;
 80095f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80095f4:	4618      	mov	r0, r3
 80095f6:	3720      	adds	r7, #32
 80095f8:	46bd      	mov	sp, r7
 80095fa:	bd80      	pop	{r7, pc}

080095fc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80095fc:	b590      	push	{r4, r7, lr}
 80095fe:	b089      	sub	sp, #36	; 0x24
 8009600:	af04      	add	r7, sp, #16
 8009602:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009604:	2301      	movs	r3, #1
 8009606:	2202      	movs	r2, #2
 8009608:	2102      	movs	r1, #2
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f000 fc85 	bl	8009f1a <USBH_FindInterface>
 8009610:	4603      	mov	r3, r0
 8009612:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009614:	7bfb      	ldrb	r3, [r7, #15]
 8009616:	2bff      	cmp	r3, #255	; 0xff
 8009618:	d002      	beq.n	8009620 <USBH_CDC_InterfaceInit+0x24>
 800961a:	7bfb      	ldrb	r3, [r7, #15]
 800961c:	2b01      	cmp	r3, #1
 800961e:	d901      	bls.n	8009624 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009620:	2302      	movs	r3, #2
 8009622:	e13d      	b.n	80098a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009624:	7bfb      	ldrb	r3, [r7, #15]
 8009626:	4619      	mov	r1, r3
 8009628:	6878      	ldr	r0, [r7, #4]
 800962a:	f000 fc5a 	bl	8009ee2 <USBH_SelectInterface>
 800962e:	4603      	mov	r3, r0
 8009630:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009632:	7bbb      	ldrb	r3, [r7, #14]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d001      	beq.n	800963c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009638:	2302      	movs	r3, #2
 800963a:	e131      	b.n	80098a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8009642:	2050      	movs	r0, #80	; 0x50
 8009644:	f002 fb74 	bl	800bd30 <malloc>
 8009648:	4603      	mov	r3, r0
 800964a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009652:	69db      	ldr	r3, [r3, #28]
 8009654:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d101      	bne.n	8009660 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800965c:	2302      	movs	r3, #2
 800965e:	e11f      	b.n	80098a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8009660:	2250      	movs	r2, #80	; 0x50
 8009662:	2100      	movs	r1, #0
 8009664:	68b8      	ldr	r0, [r7, #8]
 8009666:	f003 f9aa 	bl	800c9be <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800966a:	7bfb      	ldrb	r3, [r7, #15]
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	211a      	movs	r1, #26
 8009670:	fb01 f303 	mul.w	r3, r1, r3
 8009674:	4413      	add	r3, r2
 8009676:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800967a:	781b      	ldrb	r3, [r3, #0]
 800967c:	b25b      	sxtb	r3, r3
 800967e:	2b00      	cmp	r3, #0
 8009680:	da15      	bge.n	80096ae <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009682:	7bfb      	ldrb	r3, [r7, #15]
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	211a      	movs	r1, #26
 8009688:	fb01 f303 	mul.w	r3, r1, r3
 800968c:	4413      	add	r3, r2
 800968e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009692:	781a      	ldrb	r2, [r3, #0]
 8009694:	68bb      	ldr	r3, [r7, #8]
 8009696:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009698:	7bfb      	ldrb	r3, [r7, #15]
 800969a:	687a      	ldr	r2, [r7, #4]
 800969c:	211a      	movs	r1, #26
 800969e:	fb01 f303 	mul.w	r3, r1, r3
 80096a2:	4413      	add	r3, r2
 80096a4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80096a8:	881a      	ldrh	r2, [r3, #0]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	785b      	ldrb	r3, [r3, #1]
 80096b2:	4619      	mov	r1, r3
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f001 ffce 	bl	800b656 <USBH_AllocPipe>
 80096ba:	4603      	mov	r3, r0
 80096bc:	461a      	mov	r2, r3
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	7819      	ldrb	r1, [r3, #0]
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	7858      	ldrb	r0, [r3, #1]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80096d6:	68ba      	ldr	r2, [r7, #8]
 80096d8:	8952      	ldrh	r2, [r2, #10]
 80096da:	9202      	str	r2, [sp, #8]
 80096dc:	2203      	movs	r2, #3
 80096de:	9201      	str	r2, [sp, #4]
 80096e0:	9300      	str	r3, [sp, #0]
 80096e2:	4623      	mov	r3, r4
 80096e4:	4602      	mov	r2, r0
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f001 ff86 	bl	800b5f8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80096ec:	68bb      	ldr	r3, [r7, #8]
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	2200      	movs	r2, #0
 80096f2:	4619      	mov	r1, r3
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f002 fa95 	bl	800bc24 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80096fa:	2300      	movs	r3, #0
 80096fc:	2200      	movs	r2, #0
 80096fe:	210a      	movs	r1, #10
 8009700:	6878      	ldr	r0, [r7, #4]
 8009702:	f000 fc0a 	bl	8009f1a <USBH_FindInterface>
 8009706:	4603      	mov	r3, r0
 8009708:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800970a:	7bfb      	ldrb	r3, [r7, #15]
 800970c:	2bff      	cmp	r3, #255	; 0xff
 800970e:	d002      	beq.n	8009716 <USBH_CDC_InterfaceInit+0x11a>
 8009710:	7bfb      	ldrb	r3, [r7, #15]
 8009712:	2b01      	cmp	r3, #1
 8009714:	d901      	bls.n	800971a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009716:	2302      	movs	r3, #2
 8009718:	e0c2      	b.n	80098a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800971a:	7bfb      	ldrb	r3, [r7, #15]
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	211a      	movs	r1, #26
 8009720:	fb01 f303 	mul.w	r3, r1, r3
 8009724:	4413      	add	r3, r2
 8009726:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800972a:	781b      	ldrb	r3, [r3, #0]
 800972c:	b25b      	sxtb	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	da16      	bge.n	8009760 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009732:	7bfb      	ldrb	r3, [r7, #15]
 8009734:	687a      	ldr	r2, [r7, #4]
 8009736:	211a      	movs	r1, #26
 8009738:	fb01 f303 	mul.w	r3, r1, r3
 800973c:	4413      	add	r3, r2
 800973e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009742:	781a      	ldrb	r2, [r3, #0]
 8009744:	68bb      	ldr	r3, [r7, #8]
 8009746:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009748:	7bfb      	ldrb	r3, [r7, #15]
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	211a      	movs	r1, #26
 800974e:	fb01 f303 	mul.w	r3, r1, r3
 8009752:	4413      	add	r3, r2
 8009754:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009758:	881a      	ldrh	r2, [r3, #0]
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	835a      	strh	r2, [r3, #26]
 800975e:	e015      	b.n	800978c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009760:	7bfb      	ldrb	r3, [r7, #15]
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	211a      	movs	r1, #26
 8009766:	fb01 f303 	mul.w	r3, r1, r3
 800976a:	4413      	add	r3, r2
 800976c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009770:	781a      	ldrb	r2, [r3, #0]
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009776:	7bfb      	ldrb	r3, [r7, #15]
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	211a      	movs	r1, #26
 800977c:	fb01 f303 	mul.w	r3, r1, r3
 8009780:	4413      	add	r3, r2
 8009782:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8009786:	881a      	ldrh	r2, [r3, #0]
 8009788:	68bb      	ldr	r3, [r7, #8]
 800978a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800978c:	7bfb      	ldrb	r3, [r7, #15]
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	211a      	movs	r1, #26
 8009792:	fb01 f303 	mul.w	r3, r1, r3
 8009796:	4413      	add	r3, r2
 8009798:	f203 3356 	addw	r3, r3, #854	; 0x356
 800979c:	781b      	ldrb	r3, [r3, #0]
 800979e:	b25b      	sxtb	r3, r3
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	da16      	bge.n	80097d2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80097a4:	7bfb      	ldrb	r3, [r7, #15]
 80097a6:	687a      	ldr	r2, [r7, #4]
 80097a8:	211a      	movs	r1, #26
 80097aa:	fb01 f303 	mul.w	r3, r1, r3
 80097ae:	4413      	add	r3, r2
 80097b0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80097b4:	781a      	ldrb	r2, [r3, #0]
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80097ba:	7bfb      	ldrb	r3, [r7, #15]
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	211a      	movs	r1, #26
 80097c0:	fb01 f303 	mul.w	r3, r1, r3
 80097c4:	4413      	add	r3, r2
 80097c6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80097ca:	881a      	ldrh	r2, [r3, #0]
 80097cc:	68bb      	ldr	r3, [r7, #8]
 80097ce:	835a      	strh	r2, [r3, #26]
 80097d0:	e015      	b.n	80097fe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80097d2:	7bfb      	ldrb	r3, [r7, #15]
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	211a      	movs	r1, #26
 80097d8:	fb01 f303 	mul.w	r3, r1, r3
 80097dc:	4413      	add	r3, r2
 80097de:	f203 3356 	addw	r3, r3, #854	; 0x356
 80097e2:	781a      	ldrb	r2, [r3, #0]
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80097e8:	7bfb      	ldrb	r3, [r7, #15]
 80097ea:	687a      	ldr	r2, [r7, #4]
 80097ec:	211a      	movs	r1, #26
 80097ee:	fb01 f303 	mul.w	r3, r1, r3
 80097f2:	4413      	add	r3, r2
 80097f4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80097f8:	881a      	ldrh	r2, [r3, #0]
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	7b9b      	ldrb	r3, [r3, #14]
 8009802:	4619      	mov	r1, r3
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f001 ff26 	bl	800b656 <USBH_AllocPipe>
 800980a:	4603      	mov	r3, r0
 800980c:	461a      	mov	r2, r3
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8009812:	68bb      	ldr	r3, [r7, #8]
 8009814:	7bdb      	ldrb	r3, [r3, #15]
 8009816:	4619      	mov	r1, r3
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f001 ff1c 	bl	800b656 <USBH_AllocPipe>
 800981e:	4603      	mov	r3, r0
 8009820:	461a      	mov	r2, r3
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009826:	68bb      	ldr	r3, [r7, #8]
 8009828:	7b59      	ldrb	r1, [r3, #13]
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	7b98      	ldrb	r0, [r3, #14]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800983a:	68ba      	ldr	r2, [r7, #8]
 800983c:	8b12      	ldrh	r2, [r2, #24]
 800983e:	9202      	str	r2, [sp, #8]
 8009840:	2202      	movs	r2, #2
 8009842:	9201      	str	r2, [sp, #4]
 8009844:	9300      	str	r3, [sp, #0]
 8009846:	4623      	mov	r3, r4
 8009848:	4602      	mov	r2, r0
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f001 fed4 	bl	800b5f8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	7b19      	ldrb	r1, [r3, #12]
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	7bd8      	ldrb	r0, [r3, #15]
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8009864:	68ba      	ldr	r2, [r7, #8]
 8009866:	8b52      	ldrh	r2, [r2, #26]
 8009868:	9202      	str	r2, [sp, #8]
 800986a:	2202      	movs	r2, #2
 800986c:	9201      	str	r2, [sp, #4]
 800986e:	9300      	str	r3, [sp, #0]
 8009870:	4623      	mov	r3, r4
 8009872:	4602      	mov	r2, r0
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f001 febf 	bl	800b5f8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800987a:	68bb      	ldr	r3, [r7, #8]
 800987c:	2200      	movs	r2, #0
 800987e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	7b5b      	ldrb	r3, [r3, #13]
 8009886:	2200      	movs	r2, #0
 8009888:	4619      	mov	r1, r3
 800988a:	6878      	ldr	r0, [r7, #4]
 800988c:	f002 f9ca 	bl	800bc24 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	7b1b      	ldrb	r3, [r3, #12]
 8009894:	2200      	movs	r2, #0
 8009896:	4619      	mov	r1, r3
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f002 f9c3 	bl	800bc24 <USBH_LL_SetToggle>

  return USBH_OK;
 800989e:	2300      	movs	r3, #0
}
 80098a0:	4618      	mov	r0, r3
 80098a2:	3714      	adds	r7, #20
 80098a4:	46bd      	mov	sp, r7
 80098a6:	bd90      	pop	{r4, r7, pc}

080098a8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80098a8:	b580      	push	{r7, lr}
 80098aa:	b084      	sub	sp, #16
 80098ac:	af00      	add	r7, sp, #0
 80098ae:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80098b6:	69db      	ldr	r3, [r3, #28]
 80098b8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	781b      	ldrb	r3, [r3, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d00e      	beq.n	80098e0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	781b      	ldrb	r3, [r3, #0]
 80098c6:	4619      	mov	r1, r3
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f001 feb4 	bl	800b636 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	781b      	ldrb	r3, [r3, #0]
 80098d2:	4619      	mov	r1, r3
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f001 fedf 	bl	800b698 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2200      	movs	r2, #0
 80098de:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	7b1b      	ldrb	r3, [r3, #12]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00e      	beq.n	8009906 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	7b1b      	ldrb	r3, [r3, #12]
 80098ec:	4619      	mov	r1, r3
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f001 fea1 	bl	800b636 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	7b1b      	ldrb	r3, [r3, #12]
 80098f8:	4619      	mov	r1, r3
 80098fa:	6878      	ldr	r0, [r7, #4]
 80098fc:	f001 fecc 	bl	800b698 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2200      	movs	r2, #0
 8009904:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	7b5b      	ldrb	r3, [r3, #13]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d00e      	beq.n	800992c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	7b5b      	ldrb	r3, [r3, #13]
 8009912:	4619      	mov	r1, r3
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f001 fe8e 	bl	800b636 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	7b5b      	ldrb	r3, [r3, #13]
 800991e:	4619      	mov	r1, r3
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f001 feb9 	bl	800b698 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	2200      	movs	r2, #0
 800992a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009932:	69db      	ldr	r3, [r3, #28]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d00b      	beq.n	8009950 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800993e:	69db      	ldr	r3, [r3, #28]
 8009940:	4618      	mov	r0, r3
 8009942:	f002 f9fd 	bl	800bd40 <free>
    phost->pActiveClass->pData = 0U;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800994c:	2200      	movs	r2, #0
 800994e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009950:	2300      	movs	r3, #0
}
 8009952:	4618      	mov	r0, r3
 8009954:	3710      	adds	r7, #16
 8009956:	46bd      	mov	sp, r7
 8009958:	bd80      	pop	{r7, pc}

0800995a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800995a:	b580      	push	{r7, lr}
 800995c:	b084      	sub	sp, #16
 800995e:	af00      	add	r7, sp, #0
 8009960:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009968:	69db      	ldr	r3, [r3, #28]
 800996a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	3340      	adds	r3, #64	; 0x40
 8009970:	4619      	mov	r1, r3
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f000 f8b1 	bl	8009ada <GetLineCoding>
 8009978:	4603      	mov	r3, r0
 800997a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800997c:	7afb      	ldrb	r3, [r7, #11]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d105      	bne.n	800998e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009988:	2102      	movs	r1, #2
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800998e:	7afb      	ldrb	r3, [r7, #11]
}
 8009990:	4618      	mov	r0, r3
 8009992:	3710      	adds	r7, #16
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}

08009998 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009998:	b580      	push	{r7, lr}
 800999a:	b084      	sub	sp, #16
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80099a0:	2301      	movs	r3, #1
 80099a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80099a4:	2300      	movs	r3, #0
 80099a6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80099ae:	69db      	ldr	r3, [r3, #28]
 80099b0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80099b8:	2b04      	cmp	r3, #4
 80099ba:	d877      	bhi.n	8009aac <USBH_CDC_Process+0x114>
 80099bc:	a201      	add	r2, pc, #4	; (adr r2, 80099c4 <USBH_CDC_Process+0x2c>)
 80099be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80099c2:	bf00      	nop
 80099c4:	080099d9 	.word	0x080099d9
 80099c8:	080099df 	.word	0x080099df
 80099cc:	08009a0f 	.word	0x08009a0f
 80099d0:	08009a83 	.word	0x08009a83
 80099d4:	08009a91 	.word	0x08009a91
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80099d8:	2300      	movs	r3, #0
 80099da:	73fb      	strb	r3, [r7, #15]
      break;
 80099dc:	e06d      	b.n	8009aba <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80099e2:	4619      	mov	r1, r3
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 f897 	bl	8009b18 <SetLineCoding>
 80099ea:	4603      	mov	r3, r0
 80099ec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80099ee:	7bbb      	ldrb	r3, [r7, #14]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d104      	bne.n	80099fe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	2202      	movs	r2, #2
 80099f8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80099fc:	e058      	b.n	8009ab0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80099fe:	7bbb      	ldrb	r3, [r7, #14]
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	d055      	beq.n	8009ab0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009a04:	68bb      	ldr	r3, [r7, #8]
 8009a06:	2204      	movs	r2, #4
 8009a08:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8009a0c:	e050      	b.n	8009ab0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	3340      	adds	r3, #64	; 0x40
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f000 f860 	bl	8009ada <GetLineCoding>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009a1e:	7bbb      	ldrb	r3, [r7, #14]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d126      	bne.n	8009a72 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	2200      	movs	r2, #0
 8009a28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8009a32:	68bb      	ldr	r3, [r7, #8]
 8009a34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a36:	791b      	ldrb	r3, [r3, #4]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d13b      	bne.n	8009ab4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8009a42:	68bb      	ldr	r3, [r7, #8]
 8009a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a46:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d133      	bne.n	8009ab4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009a4c:	68bb      	ldr	r3, [r7, #8]
 8009a4e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a56:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009a58:	429a      	cmp	r2, r3
 8009a5a:	d12b      	bne.n	8009ab4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009a5c:	68bb      	ldr	r3, [r7, #8]
 8009a5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009a60:	68bb      	ldr	r3, [r7, #8]
 8009a62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a64:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009a66:	429a      	cmp	r2, r3
 8009a68:	d124      	bne.n	8009ab4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 f958 	bl	8009d20 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009a70:	e020      	b.n	8009ab4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009a72:	7bbb      	ldrb	r3, [r7, #14]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	d01d      	beq.n	8009ab4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	2204      	movs	r2, #4
 8009a7c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8009a80:	e018      	b.n	8009ab4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009a82:	6878      	ldr	r0, [r7, #4]
 8009a84:	f000 f867 	bl	8009b56 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f000 f8da 	bl	8009c42 <CDC_ProcessReception>
      break;
 8009a8e:	e014      	b.n	8009aba <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009a90:	2100      	movs	r1, #0
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f001 f822 	bl	800aadc <USBH_ClrFeature>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009a9c:	7bbb      	ldrb	r3, [r7, #14]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d10a      	bne.n	8009ab8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8009aaa:	e005      	b.n	8009ab8 <USBH_CDC_Process+0x120>

    default:
      break;
 8009aac:	bf00      	nop
 8009aae:	e004      	b.n	8009aba <USBH_CDC_Process+0x122>
      break;
 8009ab0:	bf00      	nop
 8009ab2:	e002      	b.n	8009aba <USBH_CDC_Process+0x122>
      break;
 8009ab4:	bf00      	nop
 8009ab6:	e000      	b.n	8009aba <USBH_CDC_Process+0x122>
      break;
 8009ab8:	bf00      	nop

  }

  return status;
 8009aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3710      	adds	r7, #16
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b083      	sub	sp, #12
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	370c      	adds	r7, #12
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ad8:	4770      	bx	lr

08009ada <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009ada:	b580      	push	{r7, lr}
 8009adc:	b082      	sub	sp, #8
 8009ade:	af00      	add	r7, sp, #0
 8009ae0:	6078      	str	r0, [r7, #4]
 8009ae2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	22a1      	movs	r2, #161	; 0xa1
 8009ae8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2221      	movs	r2, #33	; 0x21
 8009aee:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2200      	movs	r2, #0
 8009afa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2207      	movs	r2, #7
 8009b00:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009b02:	683b      	ldr	r3, [r7, #0]
 8009b04:	2207      	movs	r2, #7
 8009b06:	4619      	mov	r1, r3
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f001 fb23 	bl	800b154 <USBH_CtlReq>
 8009b0e:	4603      	mov	r3, r0
}
 8009b10:	4618      	mov	r0, r3
 8009b12:	3708      	adds	r7, #8
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}

08009b18 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b082      	sub	sp, #8
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	2221      	movs	r2, #33	; 0x21
 8009b26:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2220      	movs	r2, #32
 8009b2c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2200      	movs	r2, #0
 8009b32:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2207      	movs	r2, #7
 8009b3e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	2207      	movs	r2, #7
 8009b44:	4619      	mov	r1, r3
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f001 fb04 	bl	800b154 <USBH_CtlReq>
 8009b4c:	4603      	mov	r3, r0
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3708      	adds	r7, #8
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b086      	sub	sp, #24
 8009b5a:	af02      	add	r7, sp, #8
 8009b5c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009b64:	69db      	ldr	r3, [r3, #28]
 8009b66:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d002      	beq.n	8009b7c <CDC_ProcessTransmission+0x26>
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d023      	beq.n	8009bc2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8009b7a:	e05e      	b.n	8009c3a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b80:	68fa      	ldr	r2, [r7, #12]
 8009b82:	8b12      	ldrh	r2, [r2, #24]
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d90b      	bls.n	8009ba0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	69d9      	ldr	r1, [r3, #28]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	8b1a      	ldrh	r2, [r3, #24]
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	7b5b      	ldrb	r3, [r3, #13]
 8009b94:	2001      	movs	r0, #1
 8009b96:	9000      	str	r0, [sp, #0]
 8009b98:	6878      	ldr	r0, [r7, #4]
 8009b9a:	f001 fcea 	bl	800b572 <USBH_BulkSendData>
 8009b9e:	e00b      	b.n	8009bb8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8009ba8:	b29a      	uxth	r2, r3
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	7b5b      	ldrb	r3, [r3, #13]
 8009bae:	2001      	movs	r0, #1
 8009bb0:	9000      	str	r0, [sp, #0]
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f001 fcdd 	bl	800b572 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2202      	movs	r2, #2
 8009bbc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009bc0:	e03b      	b.n	8009c3a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	7b5b      	ldrb	r3, [r3, #13]
 8009bc6:	4619      	mov	r1, r3
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f002 f801 	bl	800bbd0 <USBH_LL_GetURBState>
 8009bce:	4603      	mov	r3, r0
 8009bd0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009bd2:	7afb      	ldrb	r3, [r7, #11]
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d128      	bne.n	8009c2a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bdc:	68fa      	ldr	r2, [r7, #12]
 8009bde:	8b12      	ldrh	r2, [r2, #24]
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d90e      	bls.n	8009c02 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be8:	68fa      	ldr	r2, [r7, #12]
 8009bea:	8b12      	ldrh	r2, [r2, #24]
 8009bec:	1a9a      	subs	r2, r3, r2
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	69db      	ldr	r3, [r3, #28]
 8009bf6:	68fa      	ldr	r2, [r7, #12]
 8009bf8:	8b12      	ldrh	r2, [r2, #24]
 8009bfa:	441a      	add	r2, r3
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	61da      	str	r2, [r3, #28]
 8009c00:	e002      	b.n	8009c08 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d004      	beq.n	8009c1a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	2201      	movs	r2, #1
 8009c14:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009c18:	e00e      	b.n	8009c38 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f000 f868 	bl	8009cf8 <USBH_CDC_TransmitCallback>
      break;
 8009c28:	e006      	b.n	8009c38 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8009c2a:	7afb      	ldrb	r3, [r7, #11]
 8009c2c:	2b02      	cmp	r3, #2
 8009c2e:	d103      	bne.n	8009c38 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2201      	movs	r2, #1
 8009c34:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009c38:	bf00      	nop
  }
}
 8009c3a:	bf00      	nop
 8009c3c:	3710      	adds	r7, #16
 8009c3e:	46bd      	mov	sp, r7
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b086      	sub	sp, #24
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009c50:	69db      	ldr	r3, [r3, #28]
 8009c52:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009c54:	2300      	movs	r3, #0
 8009c56:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8009c58:	697b      	ldr	r3, [r7, #20]
 8009c5a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8009c5e:	2b03      	cmp	r3, #3
 8009c60:	d002      	beq.n	8009c68 <CDC_ProcessReception+0x26>
 8009c62:	2b04      	cmp	r3, #4
 8009c64:	d00e      	beq.n	8009c84 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8009c66:	e043      	b.n	8009cf0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	6a19      	ldr	r1, [r3, #32]
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	8b5a      	ldrh	r2, [r3, #26]
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	7b1b      	ldrb	r3, [r3, #12]
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f001 fca1 	bl	800b5bc <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8009c7a:	697b      	ldr	r3, [r7, #20]
 8009c7c:	2204      	movs	r2, #4
 8009c7e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009c82:	e035      	b.n	8009cf0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8009c84:	697b      	ldr	r3, [r7, #20]
 8009c86:	7b1b      	ldrb	r3, [r3, #12]
 8009c88:	4619      	mov	r1, r3
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f001 ffa0 	bl	800bbd0 <USBH_LL_GetURBState>
 8009c90:	4603      	mov	r3, r0
 8009c92:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009c94:	7cfb      	ldrb	r3, [r7, #19]
 8009c96:	2b01      	cmp	r3, #1
 8009c98:	d129      	bne.n	8009cee <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	7b1b      	ldrb	r3, [r3, #12]
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f001 ff03 	bl	800baac <USBH_LL_GetLastXferSize>
 8009ca6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8009ca8:	697b      	ldr	r3, [r7, #20]
 8009caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cac:	68fa      	ldr	r2, [r7, #12]
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d016      	beq.n	8009ce0 <CDC_ProcessReception+0x9e>
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	8b5b      	ldrh	r3, [r3, #26]
 8009cb6:	461a      	mov	r2, r3
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d910      	bls.n	8009ce0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8009cbe:	697b      	ldr	r3, [r7, #20]
 8009cc0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	1ad2      	subs	r2, r2, r3
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	6a1a      	ldr	r2, [r3, #32]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	441a      	add	r2, r3
 8009cd2:	697b      	ldr	r3, [r7, #20]
 8009cd4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8009cd6:	697b      	ldr	r3, [r7, #20]
 8009cd8:	2203      	movs	r2, #3
 8009cda:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009cde:	e006      	b.n	8009cee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	f000 f80f 	bl	8009d0c <USBH_CDC_ReceiveCallback>
      break;
 8009cee:	bf00      	nop
  }
}
 8009cf0:	bf00      	nop
 8009cf2:	3718      	adds	r7, #24
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009d00:	bf00      	nop
 8009d02:	370c      	adds	r7, #12
 8009d04:	46bd      	mov	sp, r7
 8009d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0a:	4770      	bx	lr

08009d0c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009d0c:	b480      	push	{r7}
 8009d0e:	b083      	sub	sp, #12
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b084      	sub	sp, #16
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	60f8      	str	r0, [r7, #12]
 8009d3c:	60b9      	str	r1, [r7, #8]
 8009d3e:	4613      	mov	r3, r2
 8009d40:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d101      	bne.n	8009d4c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8009d48:	2302      	movs	r3, #2
 8009d4a:	e029      	b.n	8009da0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	79fa      	ldrb	r2, [r7, #7]
 8009d50:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f000 f81f 	bl	8009da8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2200      	movs	r2, #0
 8009d76:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d003      	beq.n	8009d98 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	68ba      	ldr	r2, [r7, #8]
 8009d94:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f001 fdd3 	bl	800b944 <USBH_LL_Init>

  return USBH_OK;
 8009d9e:	2300      	movs	r3, #0
}
 8009da0:	4618      	mov	r0, r3
 8009da2:	3710      	adds	r7, #16
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bd80      	pop	{r7, pc}

08009da8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009db0:	2300      	movs	r3, #0
 8009db2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009db4:	2300      	movs	r3, #0
 8009db6:	60fb      	str	r3, [r7, #12]
 8009db8:	e009      	b.n	8009dce <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8009dba:	687a      	ldr	r2, [r7, #4]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	33e0      	adds	r3, #224	; 0xe0
 8009dc0:	009b      	lsls	r3, r3, #2
 8009dc2:	4413      	add	r3, r2
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	3301      	adds	r3, #1
 8009dcc:	60fb      	str	r3, [r7, #12]
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2b0f      	cmp	r3, #15
 8009dd2:	d9f2      	bls.n	8009dba <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	60fb      	str	r3, [r7, #12]
 8009dd8:	e009      	b.n	8009dee <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	4413      	add	r3, r2
 8009de0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009de4:	2200      	movs	r2, #0
 8009de6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	3301      	adds	r3, #1
 8009dec:	60fb      	str	r3, [r7, #12]
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009df4:	d3f1      	bcc.n	8009dda <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2201      	movs	r2, #1
 8009e06:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2200      	movs	r2, #0
 8009e0c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2201      	movs	r2, #1
 8009e14:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	2240      	movs	r2, #64	; 0x40
 8009e1a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	2200      	movs	r2, #0
 8009e20:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	2200      	movs	r2, #0
 8009e26:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2200      	movs	r2, #0
 8009e36:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	331c      	adds	r3, #28
 8009e46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e4a:	2100      	movs	r1, #0
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f002 fdb6 	bl	800c9be <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009e58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f002 fdad 	bl	800c9be <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	f203 3326 	addw	r3, r3, #806	; 0x326
 8009e6a:	2212      	movs	r2, #18
 8009e6c:	2100      	movs	r1, #0
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f002 fda5 	bl	800c9be <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009e7a:	223e      	movs	r2, #62	; 0x3e
 8009e7c:	2100      	movs	r1, #0
 8009e7e:	4618      	mov	r0, r3
 8009e80:	f002 fd9d 	bl	800c9be <memset>

  return USBH_OK;
 8009e84:	2300      	movs	r3, #0
}
 8009e86:	4618      	mov	r0, r3
 8009e88:	3710      	adds	r7, #16
 8009e8a:	46bd      	mov	sp, r7
 8009e8c:	bd80      	pop	{r7, pc}

08009e8e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8009e8e:	b480      	push	{r7}
 8009e90:	b085      	sub	sp, #20
 8009e92:	af00      	add	r7, sp, #0
 8009e94:	6078      	str	r0, [r7, #4]
 8009e96:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8009e98:	2300      	movs	r3, #0
 8009e9a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d016      	beq.n	8009ed0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d10e      	bne.n	8009eca <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009eb2:	1c59      	adds	r1, r3, #1
 8009eb4:	687a      	ldr	r2, [r7, #4]
 8009eb6:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8009eba:	687a      	ldr	r2, [r7, #4]
 8009ebc:	33de      	adds	r3, #222	; 0xde
 8009ebe:	6839      	ldr	r1, [r7, #0]
 8009ec0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	73fb      	strb	r3, [r7, #15]
 8009ec8:	e004      	b.n	8009ed4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009eca:	2302      	movs	r3, #2
 8009ecc:	73fb      	strb	r3, [r7, #15]
 8009ece:	e001      	b.n	8009ed4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009ed0:	2302      	movs	r3, #2
 8009ed2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ed6:	4618      	mov	r0, r3
 8009ed8:	3714      	adds	r7, #20
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr

08009ee2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b085      	sub	sp, #20
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
 8009eea:	460b      	mov	r3, r1
 8009eec:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8009ef8:	78fa      	ldrb	r2, [r7, #3]
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d204      	bcs.n	8009f08 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	78fa      	ldrb	r2, [r7, #3]
 8009f02:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8009f06:	e001      	b.n	8009f0c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8009f08:	2302      	movs	r3, #2
 8009f0a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009f0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	3714      	adds	r7, #20
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr

08009f1a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009f1a:	b480      	push	{r7}
 8009f1c:	b087      	sub	sp, #28
 8009f1e:	af00      	add	r7, sp, #0
 8009f20:	6078      	str	r0, [r7, #4]
 8009f22:	4608      	mov	r0, r1
 8009f24:	4611      	mov	r1, r2
 8009f26:	461a      	mov	r2, r3
 8009f28:	4603      	mov	r3, r0
 8009f2a:	70fb      	strb	r3, [r7, #3]
 8009f2c:	460b      	mov	r3, r1
 8009f2e:	70bb      	strb	r3, [r7, #2]
 8009f30:	4613      	mov	r3, r2
 8009f32:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8009f34:	2300      	movs	r3, #0
 8009f36:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009f38:	2300      	movs	r3, #0
 8009f3a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009f42:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009f44:	e025      	b.n	8009f92 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8009f46:	7dfb      	ldrb	r3, [r7, #23]
 8009f48:	221a      	movs	r2, #26
 8009f4a:	fb02 f303 	mul.w	r3, r2, r3
 8009f4e:	3308      	adds	r3, #8
 8009f50:	68fa      	ldr	r2, [r7, #12]
 8009f52:	4413      	add	r3, r2
 8009f54:	3302      	adds	r3, #2
 8009f56:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009f58:	693b      	ldr	r3, [r7, #16]
 8009f5a:	795b      	ldrb	r3, [r3, #5]
 8009f5c:	78fa      	ldrb	r2, [r7, #3]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d002      	beq.n	8009f68 <USBH_FindInterface+0x4e>
 8009f62:	78fb      	ldrb	r3, [r7, #3]
 8009f64:	2bff      	cmp	r3, #255	; 0xff
 8009f66:	d111      	bne.n	8009f8c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009f68:	693b      	ldr	r3, [r7, #16]
 8009f6a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8009f6c:	78ba      	ldrb	r2, [r7, #2]
 8009f6e:	429a      	cmp	r2, r3
 8009f70:	d002      	beq.n	8009f78 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009f72:	78bb      	ldrb	r3, [r7, #2]
 8009f74:	2bff      	cmp	r3, #255	; 0xff
 8009f76:	d109      	bne.n	8009f8c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009f78:	693b      	ldr	r3, [r7, #16]
 8009f7a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8009f7c:	787a      	ldrb	r2, [r7, #1]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d002      	beq.n	8009f88 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8009f82:	787b      	ldrb	r3, [r7, #1]
 8009f84:	2bff      	cmp	r3, #255	; 0xff
 8009f86:	d101      	bne.n	8009f8c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8009f88:	7dfb      	ldrb	r3, [r7, #23]
 8009f8a:	e006      	b.n	8009f9a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8009f8c:	7dfb      	ldrb	r3, [r7, #23]
 8009f8e:	3301      	adds	r3, #1
 8009f90:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8009f92:	7dfb      	ldrb	r3, [r7, #23]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d9d6      	bls.n	8009f46 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8009f98:	23ff      	movs	r3, #255	; 0xff
}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	371c      	adds	r7, #28
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa4:	4770      	bx	lr

08009fa6 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8009fa6:	b580      	push	{r7, lr}
 8009fa8:	b082      	sub	sp, #8
 8009faa:	af00      	add	r7, sp, #0
 8009fac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8009fae:	6878      	ldr	r0, [r7, #4]
 8009fb0:	f001 fd04 	bl	800b9bc <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8009fb4:	2101      	movs	r1, #1
 8009fb6:	6878      	ldr	r0, [r7, #4]
 8009fb8:	f001 fe1d 	bl	800bbf6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	3708      	adds	r7, #8
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	bd80      	pop	{r7, pc}
	...

08009fc8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b088      	sub	sp, #32
 8009fcc:	af04      	add	r7, sp, #16
 8009fce:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009fd0:	2302      	movs	r3, #2
 8009fd2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009fd4:	2300      	movs	r3, #0
 8009fd6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009fde:	b2db      	uxtb	r3, r3
 8009fe0:	2b01      	cmp	r3, #1
 8009fe2:	d102      	bne.n	8009fea <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	2203      	movs	r2, #3
 8009fe8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	781b      	ldrb	r3, [r3, #0]
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	2b0b      	cmp	r3, #11
 8009ff2:	f200 81be 	bhi.w	800a372 <USBH_Process+0x3aa>
 8009ff6:	a201      	add	r2, pc, #4	; (adr r2, 8009ffc <USBH_Process+0x34>)
 8009ff8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ffc:	0800a02d 	.word	0x0800a02d
 800a000:	0800a05f 	.word	0x0800a05f
 800a004:	0800a0c7 	.word	0x0800a0c7
 800a008:	0800a30d 	.word	0x0800a30d
 800a00c:	0800a373 	.word	0x0800a373
 800a010:	0800a16b 	.word	0x0800a16b
 800a014:	0800a2b3 	.word	0x0800a2b3
 800a018:	0800a1a1 	.word	0x0800a1a1
 800a01c:	0800a1c1 	.word	0x0800a1c1
 800a020:	0800a1e1 	.word	0x0800a1e1
 800a024:	0800a225 	.word	0x0800a225
 800a028:	0800a2f5 	.word	0x0800a2f5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800a032:	b2db      	uxtb	r3, r3
 800a034:	2b00      	cmp	r3, #0
 800a036:	f000 819e 	beq.w	800a376 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2201      	movs	r2, #1
 800a03e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a040:	20c8      	movs	r0, #200	; 0xc8
 800a042:	f001 fe22 	bl	800bc8a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f001 fd15 	bl	800ba76 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2200      	movs	r2, #0
 800a058:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a05c:	e18b      	b.n	800a376 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800a064:	2b01      	cmp	r3, #1
 800a066:	d107      	bne.n	800a078 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2200      	movs	r2, #0
 800a06c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	2202      	movs	r2, #2
 800a074:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a076:	e18d      	b.n	800a394 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a07e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a082:	d914      	bls.n	800a0ae <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a08a:	3301      	adds	r3, #1
 800a08c:	b2da      	uxtb	r2, r3
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800a09a:	2b03      	cmp	r3, #3
 800a09c:	d903      	bls.n	800a0a6 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	220d      	movs	r2, #13
 800a0a2:	701a      	strb	r2, [r3, #0]
      break;
 800a0a4:	e176      	b.n	800a394 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	701a      	strb	r2, [r3, #0]
      break;
 800a0ac:	e172      	b.n	800a394 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800a0b4:	f103 020a 	add.w	r2, r3, #10
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800a0be:	200a      	movs	r0, #10
 800a0c0:	f001 fde3 	bl	800bc8a <USBH_Delay>
      break;
 800a0c4:	e166      	b.n	800a394 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d005      	beq.n	800a0dc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a0d6:	2104      	movs	r1, #4
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a0dc:	2064      	movs	r0, #100	; 0x64
 800a0de:	f001 fdd4 	bl	800bc8a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f001 fca0 	bl	800ba28 <USBH_LL_GetSpeed>
 800a0e8:	4603      	mov	r3, r0
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2205      	movs	r2, #5
 800a0f6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a0f8:	2100      	movs	r1, #0
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f001 faab 	bl	800b656 <USBH_AllocPipe>
 800a100:	4603      	mov	r3, r0
 800a102:	461a      	mov	r2, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a108:	2180      	movs	r1, #128	; 0x80
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f001 faa3 	bl	800b656 <USBH_AllocPipe>
 800a110:	4603      	mov	r3, r0
 800a112:	461a      	mov	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	7919      	ldrb	r1, [r3, #4]
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a12c:	b292      	uxth	r2, r2
 800a12e:	9202      	str	r2, [sp, #8]
 800a130:	2200      	movs	r2, #0
 800a132:	9201      	str	r2, [sp, #4]
 800a134:	9300      	str	r3, [sp, #0]
 800a136:	4603      	mov	r3, r0
 800a138:	2280      	movs	r2, #128	; 0x80
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f001 fa5c 	bl	800b5f8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	7959      	ldrb	r1, [r3, #5]
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a150:	687a      	ldr	r2, [r7, #4]
 800a152:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a154:	b292      	uxth	r2, r2
 800a156:	9202      	str	r2, [sp, #8]
 800a158:	2200      	movs	r2, #0
 800a15a:	9201      	str	r2, [sp, #4]
 800a15c:	9300      	str	r3, [sp, #0]
 800a15e:	4603      	mov	r3, r0
 800a160:	2200      	movs	r2, #0
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f001 fa48 	bl	800b5f8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a168:	e114      	b.n	800a394 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 f918 	bl	800a3a0 <USBH_HandleEnum>
 800a170:	4603      	mov	r3, r0
 800a172:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a174:	7bbb      	ldrb	r3, [r7, #14]
 800a176:	b2db      	uxtb	r3, r3
 800a178:	2b00      	cmp	r3, #0
 800a17a:	f040 80fe 	bne.w	800a37a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2200      	movs	r2, #0
 800a182:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	d103      	bne.n	800a198 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	2208      	movs	r2, #8
 800a194:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a196:	e0f0      	b.n	800a37a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2207      	movs	r2, #7
 800a19c:	701a      	strb	r2, [r3, #0]
      break;
 800a19e:	e0ec      	b.n	800a37a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	f000 80e9 	beq.w	800a37e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a1b2:	2101      	movs	r1, #1
 800a1b4:	6878      	ldr	r0, [r7, #4]
 800a1b6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2208      	movs	r2, #8
 800a1bc:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800a1be:	e0de      	b.n	800a37e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800a1c6:	b29b      	uxth	r3, r3
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f000 fc3f 	bl	800aa4e <USBH_SetCfg>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	f040 80d5 	bne.w	800a382 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	2209      	movs	r2, #9
 800a1dc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a1de:	e0d0      	b.n	800a382 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800a1e6:	f003 0320 	and.w	r3, r3, #32
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d016      	beq.n	800a21c <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a1ee:	2101      	movs	r1, #1
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fc4f 	bl	800aa94 <USBH_SetFeature>
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a1fa:	7bbb      	ldrb	r3, [r7, #14]
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d103      	bne.n	800a20a <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	220a      	movs	r2, #10
 800a206:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a208:	e0bd      	b.n	800a386 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 800a20a:	7bbb      	ldrb	r3, [r7, #14]
 800a20c:	b2db      	uxtb	r3, r3
 800a20e:	2b03      	cmp	r3, #3
 800a210:	f040 80b9 	bne.w	800a386 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	220a      	movs	r2, #10
 800a218:	701a      	strb	r2, [r3, #0]
      break;
 800a21a:	e0b4      	b.n	800a386 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	220a      	movs	r2, #10
 800a220:	701a      	strb	r2, [r3, #0]
      break;
 800a222:	e0b0      	b.n	800a386 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	f000 80ad 	beq.w	800a38a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a238:	2300      	movs	r3, #0
 800a23a:	73fb      	strb	r3, [r7, #15]
 800a23c:	e016      	b.n	800a26c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a23e:	7bfa      	ldrb	r2, [r7, #15]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	32de      	adds	r2, #222	; 0xde
 800a244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a248:	791a      	ldrb	r2, [r3, #4]
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800a250:	429a      	cmp	r2, r3
 800a252:	d108      	bne.n	800a266 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a254:	7bfa      	ldrb	r2, [r7, #15]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	32de      	adds	r2, #222	; 0xde
 800a25a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800a264:	e005      	b.n	800a272 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a266:	7bfb      	ldrb	r3, [r7, #15]
 800a268:	3301      	adds	r3, #1
 800a26a:	73fb      	strb	r3, [r7, #15]
 800a26c:	7bfb      	ldrb	r3, [r7, #15]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d0e5      	beq.n	800a23e <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d016      	beq.n	800a2aa <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a282:	689b      	ldr	r3, [r3, #8]
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	4798      	blx	r3
 800a288:	4603      	mov	r3, r0
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d109      	bne.n	800a2a2 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2206      	movs	r2, #6
 800a292:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a29a:	2103      	movs	r1, #3
 800a29c:	6878      	ldr	r0, [r7, #4]
 800a29e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a2a0:	e073      	b.n	800a38a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	220d      	movs	r2, #13
 800a2a6:	701a      	strb	r2, [r3, #0]
      break;
 800a2a8:	e06f      	b.n	800a38a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	220d      	movs	r2, #13
 800a2ae:	701a      	strb	r2, [r3, #0]
      break;
 800a2b0:	e06b      	b.n	800a38a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d017      	beq.n	800a2ec <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a2c2:	691b      	ldr	r3, [r3, #16]
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	4798      	blx	r3
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a2cc:	7bbb      	ldrb	r3, [r7, #14]
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d103      	bne.n	800a2dc <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	220b      	movs	r2, #11
 800a2d8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a2da:	e058      	b.n	800a38e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 800a2dc:	7bbb      	ldrb	r3, [r7, #14]
 800a2de:	b2db      	uxtb	r3, r3
 800a2e0:	2b02      	cmp	r3, #2
 800a2e2:	d154      	bne.n	800a38e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	220d      	movs	r2, #13
 800a2e8:	701a      	strb	r2, [r3, #0]
      break;
 800a2ea:	e050      	b.n	800a38e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	220d      	movs	r2, #13
 800a2f0:	701a      	strb	r2, [r3, #0]
      break;
 800a2f2:	e04c      	b.n	800a38e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d049      	beq.n	800a392 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a304:	695b      	ldr	r3, [r3, #20]
 800a306:	6878      	ldr	r0, [r7, #4]
 800a308:	4798      	blx	r3
      }
      break;
 800a30a:	e042      	b.n	800a392 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	2200      	movs	r2, #0
 800a310:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff fd47 	bl	8009da8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a320:	2b00      	cmp	r3, #0
 800a322:	d009      	beq.n	800a338 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a32a:	68db      	ldr	r3, [r3, #12]
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2200      	movs	r2, #0
 800a334:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d005      	beq.n	800a34e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800a348:	2105      	movs	r1, #5
 800a34a:	6878      	ldr	r0, [r7, #4]
 800a34c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800a354:	b2db      	uxtb	r3, r3
 800a356:	2b01      	cmp	r3, #1
 800a358:	d107      	bne.n	800a36a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2200      	movs	r2, #0
 800a35e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f7ff fe1f 	bl	8009fa6 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800a368:	e014      	b.n	800a394 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800a36a:	6878      	ldr	r0, [r7, #4]
 800a36c:	f001 fb26 	bl	800b9bc <USBH_LL_Start>
      break;
 800a370:	e010      	b.n	800a394 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800a372:	bf00      	nop
 800a374:	e00e      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a376:	bf00      	nop
 800a378:	e00c      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a37a:	bf00      	nop
 800a37c:	e00a      	b.n	800a394 <USBH_Process+0x3cc>
    break;
 800a37e:	bf00      	nop
 800a380:	e008      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a382:	bf00      	nop
 800a384:	e006      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a386:	bf00      	nop
 800a388:	e004      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a38a:	bf00      	nop
 800a38c:	e002      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a38e:	bf00      	nop
 800a390:	e000      	b.n	800a394 <USBH_Process+0x3cc>
      break;
 800a392:	bf00      	nop
  }
  return USBH_OK;
 800a394:	2300      	movs	r3, #0
}
 800a396:	4618      	mov	r0, r3
 800a398:	3710      	adds	r7, #16
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}
 800a39e:	bf00      	nop

0800a3a0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b088      	sub	sp, #32
 800a3a4:	af04      	add	r7, sp, #16
 800a3a6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a3a8:	2301      	movs	r3, #1
 800a3aa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	785b      	ldrb	r3, [r3, #1]
 800a3b4:	2b07      	cmp	r3, #7
 800a3b6:	f200 81c1 	bhi.w	800a73c <USBH_HandleEnum+0x39c>
 800a3ba:	a201      	add	r2, pc, #4	; (adr r2, 800a3c0 <USBH_HandleEnum+0x20>)
 800a3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3c0:	0800a3e1 	.word	0x0800a3e1
 800a3c4:	0800a49f 	.word	0x0800a49f
 800a3c8:	0800a509 	.word	0x0800a509
 800a3cc:	0800a597 	.word	0x0800a597
 800a3d0:	0800a601 	.word	0x0800a601
 800a3d4:	0800a671 	.word	0x0800a671
 800a3d8:	0800a6b7 	.word	0x0800a6b7
 800a3dc:	0800a6fd 	.word	0x0800a6fd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a3e0:	2108      	movs	r1, #8
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 fa50 	bl	800a888 <USBH_Get_DevDesc>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a3ec:	7bbb      	ldrb	r3, [r7, #14]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d130      	bne.n	800a454 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2201      	movs	r2, #1
 800a400:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	7919      	ldrb	r1, [r3, #4]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a412:	687a      	ldr	r2, [r7, #4]
 800a414:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a416:	b292      	uxth	r2, r2
 800a418:	9202      	str	r2, [sp, #8]
 800a41a:	2200      	movs	r2, #0
 800a41c:	9201      	str	r2, [sp, #4]
 800a41e:	9300      	str	r3, [sp, #0]
 800a420:	4603      	mov	r3, r0
 800a422:	2280      	movs	r2, #128	; 0x80
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f001 f8e7 	bl	800b5f8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	7959      	ldrb	r1, [r3, #5]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a43e:	b292      	uxth	r2, r2
 800a440:	9202      	str	r2, [sp, #8]
 800a442:	2200      	movs	r2, #0
 800a444:	9201      	str	r2, [sp, #4]
 800a446:	9300      	str	r3, [sp, #0]
 800a448:	4603      	mov	r3, r0
 800a44a:	2200      	movs	r2, #0
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f001 f8d3 	bl	800b5f8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a452:	e175      	b.n	800a740 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a454:	7bbb      	ldrb	r3, [r7, #14]
 800a456:	2b03      	cmp	r3, #3
 800a458:	f040 8172 	bne.w	800a740 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a462:	3301      	adds	r3, #1
 800a464:	b2da      	uxtb	r2, r3
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a472:	2b03      	cmp	r3, #3
 800a474:	d903      	bls.n	800a47e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	220d      	movs	r2, #13
 800a47a:	701a      	strb	r2, [r3, #0]
      break;
 800a47c:	e160      	b.n	800a740 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	795b      	ldrb	r3, [r3, #5]
 800a482:	4619      	mov	r1, r3
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f001 f907 	bl	800b698 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	791b      	ldrb	r3, [r3, #4]
 800a48e:	4619      	mov	r1, r3
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f001 f901 	bl	800b698 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	701a      	strb	r2, [r3, #0]
      break;
 800a49c:	e150      	b.n	800a740 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a49e:	2112      	movs	r1, #18
 800a4a0:	6878      	ldr	r0, [r7, #4]
 800a4a2:	f000 f9f1 	bl	800a888 <USBH_Get_DevDesc>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a4aa:	7bbb      	ldrb	r3, [r7, #14]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d103      	bne.n	800a4b8 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2202      	movs	r2, #2
 800a4b4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a4b6:	e145      	b.n	800a744 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a4b8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ba:	2b03      	cmp	r3, #3
 800a4bc:	f040 8142 	bne.w	800a744 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a4c6:	3301      	adds	r3, #1
 800a4c8:	b2da      	uxtb	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a4d6:	2b03      	cmp	r3, #3
 800a4d8:	d903      	bls.n	800a4e2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	220d      	movs	r2, #13
 800a4de:	701a      	strb	r2, [r3, #0]
      break;
 800a4e0:	e130      	b.n	800a744 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	795b      	ldrb	r3, [r3, #5]
 800a4e6:	4619      	mov	r1, r3
 800a4e8:	6878      	ldr	r0, [r7, #4]
 800a4ea:	f001 f8d5 	bl	800b698 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	791b      	ldrb	r3, [r3, #4]
 800a4f2:	4619      	mov	r1, r3
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f001 f8cf 	bl	800b698 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	701a      	strb	r2, [r3, #0]
      break;
 800a506:	e11d      	b.n	800a744 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a508:	2101      	movs	r1, #1
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f000 fa7b 	bl	800aa06 <USBH_SetAddress>
 800a510:	4603      	mov	r3, r0
 800a512:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a514:	7bbb      	ldrb	r3, [r7, #14]
 800a516:	2b00      	cmp	r3, #0
 800a518:	d132      	bne.n	800a580 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800a51a:	2002      	movs	r0, #2
 800a51c:	f001 fbb5 	bl	800bc8a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2201      	movs	r2, #1
 800a524:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2203      	movs	r2, #3
 800a52c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	7919      	ldrb	r1, [r3, #4]
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a53e:	687a      	ldr	r2, [r7, #4]
 800a540:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a542:	b292      	uxth	r2, r2
 800a544:	9202      	str	r2, [sp, #8]
 800a546:	2200      	movs	r2, #0
 800a548:	9201      	str	r2, [sp, #4]
 800a54a:	9300      	str	r3, [sp, #0]
 800a54c:	4603      	mov	r3, r0
 800a54e:	2280      	movs	r2, #128	; 0x80
 800a550:	6878      	ldr	r0, [r7, #4]
 800a552:	f001 f851 	bl	800b5f8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	7959      	ldrb	r1, [r3, #5]
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a56a:	b292      	uxth	r2, r2
 800a56c:	9202      	str	r2, [sp, #8]
 800a56e:	2200      	movs	r2, #0
 800a570:	9201      	str	r2, [sp, #4]
 800a572:	9300      	str	r3, [sp, #0]
 800a574:	4603      	mov	r3, r0
 800a576:	2200      	movs	r2, #0
 800a578:	6878      	ldr	r0, [r7, #4]
 800a57a:	f001 f83d 	bl	800b5f8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a57e:	e0e3      	b.n	800a748 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a580:	7bbb      	ldrb	r3, [r7, #14]
 800a582:	2b03      	cmp	r3, #3
 800a584:	f040 80e0 	bne.w	800a748 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	220d      	movs	r2, #13
 800a58c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	705a      	strb	r2, [r3, #1]
      break;
 800a594:	e0d8      	b.n	800a748 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800a596:	2109      	movs	r1, #9
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f000 f9a1 	bl	800a8e0 <USBH_Get_CfgDesc>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a5a2:	7bbb      	ldrb	r3, [r7, #14]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d103      	bne.n	800a5b0 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2204      	movs	r2, #4
 800a5ac:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a5ae:	e0cd      	b.n	800a74c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a5b0:	7bbb      	ldrb	r3, [r7, #14]
 800a5b2:	2b03      	cmp	r3, #3
 800a5b4:	f040 80ca 	bne.w	800a74c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a5be:	3301      	adds	r3, #1
 800a5c0:	b2da      	uxtb	r2, r3
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a5ce:	2b03      	cmp	r3, #3
 800a5d0:	d903      	bls.n	800a5da <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	220d      	movs	r2, #13
 800a5d6:	701a      	strb	r2, [r3, #0]
      break;
 800a5d8:	e0b8      	b.n	800a74c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	795b      	ldrb	r3, [r3, #5]
 800a5de:	4619      	mov	r1, r3
 800a5e0:	6878      	ldr	r0, [r7, #4]
 800a5e2:	f001 f859 	bl	800b698 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	791b      	ldrb	r3, [r3, #4]
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f001 f853 	bl	800b698 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2200      	movs	r2, #0
 800a5f6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	701a      	strb	r2, [r3, #0]
      break;
 800a5fe:	e0a5      	b.n	800a74c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a606:	4619      	mov	r1, r3
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 f969 	bl	800a8e0 <USBH_Get_CfgDesc>
 800a60e:	4603      	mov	r3, r0
 800a610:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a612:	7bbb      	ldrb	r3, [r7, #14]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d103      	bne.n	800a620 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2205      	movs	r2, #5
 800a61c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a61e:	e097      	b.n	800a750 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a620:	7bbb      	ldrb	r3, [r7, #14]
 800a622:	2b03      	cmp	r3, #3
 800a624:	f040 8094 	bne.w	800a750 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a62e:	3301      	adds	r3, #1
 800a630:	b2da      	uxtb	r2, r3
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a63e:	2b03      	cmp	r3, #3
 800a640:	d903      	bls.n	800a64a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	220d      	movs	r2, #13
 800a646:	701a      	strb	r2, [r3, #0]
      break;
 800a648:	e082      	b.n	800a750 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	795b      	ldrb	r3, [r3, #5]
 800a64e:	4619      	mov	r1, r3
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f001 f821 	bl	800b698 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	791b      	ldrb	r3, [r3, #4]
 800a65a:	4619      	mov	r1, r3
 800a65c:	6878      	ldr	r0, [r7, #4]
 800a65e:	f001 f81b 	bl	800b698 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	2200      	movs	r2, #0
 800a666:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	701a      	strb	r2, [r3, #0]
      break;
 800a66e:	e06f      	b.n	800a750 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a676:	2b00      	cmp	r3, #0
 800a678:	d019      	beq.n	800a6ae <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a686:	23ff      	movs	r3, #255	; 0xff
 800a688:	6878      	ldr	r0, [r7, #4]
 800a68a:	f000 f953 	bl	800a934 <USBH_Get_StringDesc>
 800a68e:	4603      	mov	r3, r0
 800a690:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a692:	7bbb      	ldrb	r3, [r7, #14]
 800a694:	2b00      	cmp	r3, #0
 800a696:	d103      	bne.n	800a6a0 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2206      	movs	r2, #6
 800a69c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a69e:	e059      	b.n	800a754 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a6a0:	7bbb      	ldrb	r3, [r7, #14]
 800a6a2:	2b03      	cmp	r3, #3
 800a6a4:	d156      	bne.n	800a754 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2206      	movs	r2, #6
 800a6aa:	705a      	strb	r2, [r3, #1]
      break;
 800a6ac:	e052      	b.n	800a754 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	2206      	movs	r2, #6
 800a6b2:	705a      	strb	r2, [r3, #1]
      break;
 800a6b4:	e04e      	b.n	800a754 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d019      	beq.n	800a6f4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a6cc:	23ff      	movs	r3, #255	; 0xff
 800a6ce:	6878      	ldr	r0, [r7, #4]
 800a6d0:	f000 f930 	bl	800a934 <USBH_Get_StringDesc>
 800a6d4:	4603      	mov	r3, r0
 800a6d6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a6d8:	7bbb      	ldrb	r3, [r7, #14]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d103      	bne.n	800a6e6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2207      	movs	r2, #7
 800a6e2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a6e4:	e038      	b.n	800a758 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a6e6:	7bbb      	ldrb	r3, [r7, #14]
 800a6e8:	2b03      	cmp	r3, #3
 800a6ea:	d135      	bne.n	800a758 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	2207      	movs	r2, #7
 800a6f0:	705a      	strb	r2, [r3, #1]
      break;
 800a6f2:	e031      	b.n	800a758 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2207      	movs	r2, #7
 800a6f8:	705a      	strb	r2, [r3, #1]
      break;
 800a6fa:	e02d      	b.n	800a758 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a702:	2b00      	cmp	r3, #0
 800a704:	d017      	beq.n	800a736 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a712:	23ff      	movs	r3, #255	; 0xff
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 f90d 	bl	800a934 <USBH_Get_StringDesc>
 800a71a:	4603      	mov	r3, r0
 800a71c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a71e:	7bbb      	ldrb	r3, [r7, #14]
 800a720:	2b00      	cmp	r3, #0
 800a722:	d102      	bne.n	800a72a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a724:	2300      	movs	r3, #0
 800a726:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a728:	e018      	b.n	800a75c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a72a:	7bbb      	ldrb	r3, [r7, #14]
 800a72c:	2b03      	cmp	r3, #3
 800a72e:	d115      	bne.n	800a75c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800a730:	2300      	movs	r3, #0
 800a732:	73fb      	strb	r3, [r7, #15]
      break;
 800a734:	e012      	b.n	800a75c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800a736:	2300      	movs	r3, #0
 800a738:	73fb      	strb	r3, [r7, #15]
      break;
 800a73a:	e00f      	b.n	800a75c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800a73c:	bf00      	nop
 800a73e:	e00e      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a740:	bf00      	nop
 800a742:	e00c      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a744:	bf00      	nop
 800a746:	e00a      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a748:	bf00      	nop
 800a74a:	e008      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a74c:	bf00      	nop
 800a74e:	e006      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a750:	bf00      	nop
 800a752:	e004      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a754:	bf00      	nop
 800a756:	e002      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a758:	bf00      	nop
 800a75a:	e000      	b.n	800a75e <USBH_HandleEnum+0x3be>
      break;
 800a75c:	bf00      	nop
  }
  return Status;
 800a75e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a760:	4618      	mov	r0, r3
 800a762:	3710      	adds	r7, #16
 800a764:	46bd      	mov	sp, r7
 800a766:	bd80      	pop	{r7, pc}

0800a768 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a768:	b480      	push	{r7}
 800a76a:	b083      	sub	sp, #12
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	6078      	str	r0, [r7, #4]
 800a770:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	683a      	ldr	r2, [r7, #0]
 800a776:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a77a:	bf00      	nop
 800a77c:	370c      	adds	r7, #12
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr

0800a786 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a786:	b580      	push	{r7, lr}
 800a788:	b082      	sub	sp, #8
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a794:	1c5a      	adds	r2, r3, #1
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a79c:	6878      	ldr	r0, [r7, #4]
 800a79e:	f000 f804 	bl	800a7aa <USBH_HandleSof>
}
 800a7a2:	bf00      	nop
 800a7a4:	3708      	adds	r7, #8
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b082      	sub	sp, #8
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	b2db      	uxtb	r3, r3
 800a7b8:	2b0b      	cmp	r3, #11
 800a7ba:	d10a      	bne.n	800a7d2 <USBH_HandleSof+0x28>
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d005      	beq.n	800a7d2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	6878      	ldr	r0, [r7, #4]
 800a7d0:	4798      	blx	r3
  }
}
 800a7d2:	bf00      	nop
 800a7d4:	3708      	adds	r7, #8
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bd80      	pop	{r7, pc}

0800a7da <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a7da:	b480      	push	{r7}
 800a7dc:	b083      	sub	sp, #12
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2201      	movs	r2, #1
 800a7e6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800a7ea:	bf00      	nop
}
 800a7ec:	370c      	adds	r7, #12
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr

0800a7f6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a7f6:	b480      	push	{r7}
 800a7f8:	b083      	sub	sp, #12
 800a7fa:	af00      	add	r7, sp, #0
 800a7fc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	2200      	movs	r2, #0
 800a802:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a806:	bf00      	nop
}
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a812:	b480      	push	{r7}
 800a814:	b083      	sub	sp, #12
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2201      	movs	r2, #1
 800a81e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	2200      	movs	r2, #0
 800a826:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a832:	2300      	movs	r3, #0
}
 800a834:	4618      	mov	r0, r3
 800a836:	370c      	adds	r7, #12
 800a838:	46bd      	mov	sp, r7
 800a83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a83e:	4770      	bx	lr

0800a840 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b082      	sub	sp, #8
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	2201      	movs	r2, #1
 800a84c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	2200      	movs	r2, #0
 800a854:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2200      	movs	r2, #0
 800a85c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f001 f8c6 	bl	800b9f2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	791b      	ldrb	r3, [r3, #4]
 800a86a:	4619      	mov	r1, r3
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 ff13 	bl	800b698 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	795b      	ldrb	r3, [r3, #5]
 800a876:	4619      	mov	r1, r3
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 ff0d 	bl	800b698 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3708      	adds	r7, #8
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b086      	sub	sp, #24
 800a88c:	af02      	add	r7, sp, #8
 800a88e:	6078      	str	r0, [r7, #4]
 800a890:	460b      	mov	r3, r1
 800a892:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800a894:	887b      	ldrh	r3, [r7, #2]
 800a896:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a89a:	d901      	bls.n	800a8a0 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a89c:	2303      	movs	r3, #3
 800a89e:	e01b      	b.n	800a8d8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800a8a6:	887b      	ldrh	r3, [r7, #2]
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	4613      	mov	r3, r2
 800a8ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8b0:	2100      	movs	r1, #0
 800a8b2:	6878      	ldr	r0, [r7, #4]
 800a8b4:	f000 f872 	bl	800a99c <USBH_GetDescriptor>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800a8bc:	7bfb      	ldrb	r3, [r7, #15]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d109      	bne.n	800a8d6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a8c8:	887a      	ldrh	r2, [r7, #2]
 800a8ca:	4619      	mov	r1, r3
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 f929 	bl	800ab24 <USBH_ParseDevDesc>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a8d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3710      	adds	r7, #16
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b086      	sub	sp, #24
 800a8e4:	af02      	add	r7, sp, #8
 800a8e6:	6078      	str	r0, [r7, #4]
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	331c      	adds	r3, #28
 800a8f0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800a8f2:	887b      	ldrh	r3, [r7, #2]
 800a8f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a8f8:	d901      	bls.n	800a8fe <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a8fa:	2303      	movs	r3, #3
 800a8fc:	e016      	b.n	800a92c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a8fe:	887b      	ldrh	r3, [r7, #2]
 800a900:	9300      	str	r3, [sp, #0]
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a908:	2100      	movs	r1, #0
 800a90a:	6878      	ldr	r0, [r7, #4]
 800a90c:	f000 f846 	bl	800a99c <USBH_GetDescriptor>
 800a910:	4603      	mov	r3, r0
 800a912:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a914:	7bfb      	ldrb	r3, [r7, #15]
 800a916:	2b00      	cmp	r3, #0
 800a918:	d107      	bne.n	800a92a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a91a:	887b      	ldrh	r3, [r7, #2]
 800a91c:	461a      	mov	r2, r3
 800a91e:	68b9      	ldr	r1, [r7, #8]
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f000 f9b3 	bl	800ac8c <USBH_ParseCfgDesc>
 800a926:	4603      	mov	r3, r0
 800a928:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a92a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3710      	adds	r7, #16
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}

0800a934 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b088      	sub	sp, #32
 800a938:	af02      	add	r7, sp, #8
 800a93a:	60f8      	str	r0, [r7, #12]
 800a93c:	607a      	str	r2, [r7, #4]
 800a93e:	461a      	mov	r2, r3
 800a940:	460b      	mov	r3, r1
 800a942:	72fb      	strb	r3, [r7, #11]
 800a944:	4613      	mov	r3, r2
 800a946:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800a948:	893b      	ldrh	r3, [r7, #8]
 800a94a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a94e:	d802      	bhi.n	800a956 <USBH_Get_StringDesc+0x22>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d101      	bne.n	800a95a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800a956:	2303      	movs	r3, #3
 800a958:	e01c      	b.n	800a994 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800a95a:	7afb      	ldrb	r3, [r7, #11]
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a962:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800a96a:	893b      	ldrh	r3, [r7, #8]
 800a96c:	9300      	str	r3, [sp, #0]
 800a96e:	460b      	mov	r3, r1
 800a970:	2100      	movs	r1, #0
 800a972:	68f8      	ldr	r0, [r7, #12]
 800a974:	f000 f812 	bl	800a99c <USBH_GetDescriptor>
 800a978:	4603      	mov	r3, r0
 800a97a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a97c:	7dfb      	ldrb	r3, [r7, #23]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d107      	bne.n	800a992 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a988:	893a      	ldrh	r2, [r7, #8]
 800a98a:	6879      	ldr	r1, [r7, #4]
 800a98c:	4618      	mov	r0, r3
 800a98e:	f000 fb93 	bl	800b0b8 <USBH_ParseStringDesc>
  }

  return status;
 800a992:	7dfb      	ldrb	r3, [r7, #23]
}
 800a994:	4618      	mov	r0, r3
 800a996:	3718      	adds	r7, #24
 800a998:	46bd      	mov	sp, r7
 800a99a:	bd80      	pop	{r7, pc}

0800a99c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b084      	sub	sp, #16
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	607b      	str	r3, [r7, #4]
 800a9a6:	460b      	mov	r3, r1
 800a9a8:	72fb      	strb	r3, [r7, #11]
 800a9aa:	4613      	mov	r3, r2
 800a9ac:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	789b      	ldrb	r3, [r3, #2]
 800a9b2:	2b01      	cmp	r3, #1
 800a9b4:	d11c      	bne.n	800a9f0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a9b6:	7afb      	ldrb	r3, [r7, #11]
 800a9b8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a9bc:	b2da      	uxtb	r2, r3
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2206      	movs	r2, #6
 800a9c6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	893a      	ldrh	r2, [r7, #8]
 800a9cc:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a9ce:	893b      	ldrh	r3, [r7, #8]
 800a9d0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a9d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a9d8:	d104      	bne.n	800a9e4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	f240 4209 	movw	r2, #1033	; 0x409
 800a9e0:	829a      	strh	r2, [r3, #20]
 800a9e2:	e002      	b.n	800a9ea <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	8b3a      	ldrh	r2, [r7, #24]
 800a9ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a9f0:	8b3b      	ldrh	r3, [r7, #24]
 800a9f2:	461a      	mov	r2, r3
 800a9f4:	6879      	ldr	r1, [r7, #4]
 800a9f6:	68f8      	ldr	r0, [r7, #12]
 800a9f8:	f000 fbac 	bl	800b154 <USBH_CtlReq>
 800a9fc:	4603      	mov	r3, r0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3710      	adds	r7, #16
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800aa06:	b580      	push	{r7, lr}
 800aa08:	b082      	sub	sp, #8
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
 800aa0e:	460b      	mov	r3, r1
 800aa10:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	789b      	ldrb	r3, [r3, #2]
 800aa16:	2b01      	cmp	r3, #1
 800aa18:	d10f      	bne.n	800aa3a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2205      	movs	r2, #5
 800aa24:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800aa26:	78fb      	ldrb	r3, [r7, #3]
 800aa28:	b29a      	uxth	r2, r3
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2200      	movs	r2, #0
 800aa38:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	2100      	movs	r1, #0
 800aa3e:	6878      	ldr	r0, [r7, #4]
 800aa40:	f000 fb88 	bl	800b154 <USBH_CtlReq>
 800aa44:	4603      	mov	r3, r0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3708      	adds	r7, #8
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}

0800aa4e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b082      	sub	sp, #8
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
 800aa56:	460b      	mov	r3, r1
 800aa58:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	789b      	ldrb	r3, [r3, #2]
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	d10e      	bne.n	800aa80 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2209      	movs	r2, #9
 800aa6c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	887a      	ldrh	r2, [r7, #2]
 800aa72:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2200      	movs	r2, #0
 800aa78:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aa80:	2200      	movs	r2, #0
 800aa82:	2100      	movs	r1, #0
 800aa84:	6878      	ldr	r0, [r7, #4]
 800aa86:	f000 fb65 	bl	800b154 <USBH_CtlReq>
 800aa8a:	4603      	mov	r3, r0
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3708      	adds	r7, #8
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b082      	sub	sp, #8
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	789b      	ldrb	r3, [r3, #2]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d10f      	bne.n	800aac8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	2203      	movs	r2, #3
 800aab2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800aab4:	78fb      	ldrb	r3, [r7, #3]
 800aab6:	b29a      	uxth	r2, r3
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2200      	movs	r2, #0
 800aac0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2200      	movs	r2, #0
 800aac6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aac8:	2200      	movs	r2, #0
 800aaca:	2100      	movs	r1, #0
 800aacc:	6878      	ldr	r0, [r7, #4]
 800aace:	f000 fb41 	bl	800b154 <USBH_CtlReq>
 800aad2:	4603      	mov	r3, r0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3708      	adds	r7, #8
 800aad8:	46bd      	mov	sp, r7
 800aada:	bd80      	pop	{r7, pc}

0800aadc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800aadc:	b580      	push	{r7, lr}
 800aade:	b082      	sub	sp, #8
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	6078      	str	r0, [r7, #4]
 800aae4:	460b      	mov	r3, r1
 800aae6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	789b      	ldrb	r3, [r3, #2]
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d10f      	bne.n	800ab10 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2202      	movs	r2, #2
 800aaf4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2201      	movs	r2, #1
 800aafa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	2200      	movs	r2, #0
 800ab00:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ab02:	78fb      	ldrb	r3, [r7, #3]
 800ab04:	b29a      	uxth	r2, r3
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	2200      	movs	r2, #0
 800ab0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800ab10:	2200      	movs	r2, #0
 800ab12:	2100      	movs	r1, #0
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 fb1d 	bl	800b154 <USBH_CtlReq>
 800ab1a:	4603      	mov	r3, r0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3708      	adds	r7, #8
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b087      	sub	sp, #28
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	60f8      	str	r0, [r7, #12]
 800ab2c:	60b9      	str	r1, [r7, #8]
 800ab2e:	4613      	mov	r3, r2
 800ab30:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	f203 3326 	addw	r3, r3, #806	; 0x326
 800ab38:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d101      	bne.n	800ab48 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800ab44:	2302      	movs	r3, #2
 800ab46:	e098      	b.n	800ac7a <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	781a      	ldrb	r2, [r3, #0]
 800ab4c:	693b      	ldr	r3, [r7, #16]
 800ab4e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	785a      	ldrb	r2, [r3, #1]
 800ab54:	693b      	ldr	r3, [r7, #16]
 800ab56:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800ab58:	68bb      	ldr	r3, [r7, #8]
 800ab5a:	3302      	adds	r3, #2
 800ab5c:	781b      	ldrb	r3, [r3, #0]
 800ab5e:	b29a      	uxth	r2, r3
 800ab60:	68bb      	ldr	r3, [r7, #8]
 800ab62:	3303      	adds	r3, #3
 800ab64:	781b      	ldrb	r3, [r3, #0]
 800ab66:	b29b      	uxth	r3, r3
 800ab68:	021b      	lsls	r3, r3, #8
 800ab6a:	b29b      	uxth	r3, r3
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	b29a      	uxth	r2, r3
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800ab74:	68bb      	ldr	r3, [r7, #8]
 800ab76:	791a      	ldrb	r2, [r3, #4]
 800ab78:	693b      	ldr	r3, [r7, #16]
 800ab7a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	795a      	ldrb	r2, [r3, #5]
 800ab80:	693b      	ldr	r3, [r7, #16]
 800ab82:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	799a      	ldrb	r2, [r3, #6]
 800ab88:	693b      	ldr	r3, [r7, #16]
 800ab8a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	79da      	ldrb	r2, [r3, #7]
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d004      	beq.n	800aba8 <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d11b      	bne.n	800abe0 <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	79db      	ldrb	r3, [r3, #7]
 800abac:	2b20      	cmp	r3, #32
 800abae:	dc0f      	bgt.n	800abd0 <USBH_ParseDevDesc+0xac>
 800abb0:	2b08      	cmp	r3, #8
 800abb2:	db0f      	blt.n	800abd4 <USBH_ParseDevDesc+0xb0>
 800abb4:	3b08      	subs	r3, #8
 800abb6:	4a34      	ldr	r2, [pc, #208]	; (800ac88 <USBH_ParseDevDesc+0x164>)
 800abb8:	fa22 f303 	lsr.w	r3, r2, r3
 800abbc:	f003 0301 	and.w	r3, r3, #1
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	bf14      	ite	ne
 800abc4:	2301      	movne	r3, #1
 800abc6:	2300      	moveq	r3, #0
 800abc8:	b2db      	uxtb	r3, r3
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d106      	bne.n	800abdc <USBH_ParseDevDesc+0xb8>
 800abce:	e001      	b.n	800abd4 <USBH_ParseDevDesc+0xb0>
 800abd0:	2b40      	cmp	r3, #64	; 0x40
 800abd2:	d003      	beq.n	800abdc <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800abd4:	693b      	ldr	r3, [r7, #16]
 800abd6:	2208      	movs	r2, #8
 800abd8:	71da      	strb	r2, [r3, #7]
        break;
 800abda:	e000      	b.n	800abde <USBH_ParseDevDesc+0xba>
        break;
 800abdc:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800abde:	e00e      	b.n	800abfe <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800abe6:	2b02      	cmp	r3, #2
 800abe8:	d107      	bne.n	800abfa <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800abea:	693b      	ldr	r3, [r7, #16]
 800abec:	79db      	ldrb	r3, [r3, #7]
 800abee:	2b08      	cmp	r3, #8
 800abf0:	d005      	beq.n	800abfe <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800abf2:	693b      	ldr	r3, [r7, #16]
 800abf4:	2208      	movs	r2, #8
 800abf6:	71da      	strb	r2, [r3, #7]
 800abf8:	e001      	b.n	800abfe <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800abfa:	2303      	movs	r3, #3
 800abfc:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800abfe:	88fb      	ldrh	r3, [r7, #6]
 800ac00:	2b08      	cmp	r3, #8
 800ac02:	d939      	bls.n	800ac78 <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	3308      	adds	r3, #8
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	b29a      	uxth	r2, r3
 800ac0c:	68bb      	ldr	r3, [r7, #8]
 800ac0e:	3309      	adds	r3, #9
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	021b      	lsls	r3, r3, #8
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	693b      	ldr	r3, [r7, #16]
 800ac1e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	330a      	adds	r3, #10
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	b29a      	uxth	r2, r3
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	330b      	adds	r3, #11
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	b29b      	uxth	r3, r3
 800ac30:	021b      	lsls	r3, r3, #8
 800ac32:	b29b      	uxth	r3, r3
 800ac34:	4313      	orrs	r3, r2
 800ac36:	b29a      	uxth	r2, r3
 800ac38:	693b      	ldr	r3, [r7, #16]
 800ac3a:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	330c      	adds	r3, #12
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	b29a      	uxth	r2, r3
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	330d      	adds	r3, #13
 800ac48:	781b      	ldrb	r3, [r3, #0]
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	021b      	lsls	r3, r3, #8
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	4313      	orrs	r3, r2
 800ac52:	b29a      	uxth	r2, r3
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	7b9a      	ldrb	r2, [r3, #14]
 800ac5c:	693b      	ldr	r3, [r7, #16]
 800ac5e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	7bda      	ldrb	r2, [r3, #15]
 800ac64:	693b      	ldr	r3, [r7, #16]
 800ac66:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800ac68:	68bb      	ldr	r3, [r7, #8]
 800ac6a:	7c1a      	ldrb	r2, [r3, #16]
 800ac6c:	693b      	ldr	r3, [r7, #16]
 800ac6e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800ac70:	68bb      	ldr	r3, [r7, #8]
 800ac72:	7c5a      	ldrb	r2, [r3, #17]
 800ac74:	693b      	ldr	r3, [r7, #16]
 800ac76:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800ac78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	371c      	adds	r7, #28
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr
 800ac86:	bf00      	nop
 800ac88:	01000101 	.word	0x01000101

0800ac8c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800ac8c:	b580      	push	{r7, lr}
 800ac8e:	b08c      	sub	sp, #48	; 0x30
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	60f8      	str	r0, [r7, #12]
 800ac94:	60b9      	str	r1, [r7, #8]
 800ac96:	4613      	mov	r3, r2
 800ac98:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800aca0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800aca2:	2300      	movs	r3, #0
 800aca4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800aca8:	2300      	movs	r3, #0
 800acaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800acae:	2300      	movs	r3, #0
 800acb0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d101      	bne.n	800acbe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800acba:	2302      	movs	r3, #2
 800acbc:	e0db      	b.n	800ae76 <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	781a      	ldrb	r2, [r3, #0]
 800acc6:	6a3b      	ldr	r3, [r7, #32]
 800acc8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800acca:	68bb      	ldr	r3, [r7, #8]
 800accc:	785a      	ldrb	r2, [r3, #1]
 800acce:	6a3b      	ldr	r3, [r7, #32]
 800acd0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800acd2:	68bb      	ldr	r3, [r7, #8]
 800acd4:	3302      	adds	r3, #2
 800acd6:	781b      	ldrb	r3, [r3, #0]
 800acd8:	b29a      	uxth	r2, r3
 800acda:	68bb      	ldr	r3, [r7, #8]
 800acdc:	3303      	adds	r3, #3
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	b29b      	uxth	r3, r3
 800ace2:	021b      	lsls	r3, r3, #8
 800ace4:	b29b      	uxth	r3, r3
 800ace6:	4313      	orrs	r3, r2
 800ace8:	b29b      	uxth	r3, r3
 800acea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800acee:	bf28      	it	cs
 800acf0:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800acf4:	b29a      	uxth	r2, r3
 800acf6:	6a3b      	ldr	r3, [r7, #32]
 800acf8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800acfa:	68bb      	ldr	r3, [r7, #8]
 800acfc:	791a      	ldrb	r2, [r3, #4]
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	795a      	ldrb	r2, [r3, #5]
 800ad06:	6a3b      	ldr	r3, [r7, #32]
 800ad08:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	799a      	ldrb	r2, [r3, #6]
 800ad0e:	6a3b      	ldr	r3, [r7, #32]
 800ad10:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800ad12:	68bb      	ldr	r3, [r7, #8]
 800ad14:	79da      	ldrb	r2, [r3, #7]
 800ad16:	6a3b      	ldr	r3, [r7, #32]
 800ad18:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	7a1a      	ldrb	r2, [r3, #8]
 800ad1e:	6a3b      	ldr	r3, [r7, #32]
 800ad20:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800ad22:	6a3b      	ldr	r3, [r7, #32]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	2b09      	cmp	r3, #9
 800ad28:	d002      	beq.n	800ad30 <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800ad2a:	6a3b      	ldr	r3, [r7, #32]
 800ad2c:	2209      	movs	r2, #9
 800ad2e:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800ad30:	88fb      	ldrh	r3, [r7, #6]
 800ad32:	2b09      	cmp	r3, #9
 800ad34:	f240 809d 	bls.w	800ae72 <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 800ad38:	2309      	movs	r3, #9
 800ad3a:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800ad3c:	2300      	movs	r3, #0
 800ad3e:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ad40:	e081      	b.n	800ae46 <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ad42:	f107 0316 	add.w	r3, r7, #22
 800ad46:	4619      	mov	r1, r3
 800ad48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad4a:	f000 f9e8 	bl	800b11e <USBH_GetNextDesc>
 800ad4e:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800ad50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad52:	785b      	ldrb	r3, [r3, #1]
 800ad54:	2b04      	cmp	r3, #4
 800ad56:	d176      	bne.n	800ae46 <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800ad58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5a:	781b      	ldrb	r3, [r3, #0]
 800ad5c:	2b09      	cmp	r3, #9
 800ad5e:	d002      	beq.n	800ad66 <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800ad60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad62:	2209      	movs	r2, #9
 800ad64:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800ad66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ad6a:	221a      	movs	r2, #26
 800ad6c:	fb02 f303 	mul.w	r3, r2, r3
 800ad70:	3308      	adds	r3, #8
 800ad72:	6a3a      	ldr	r2, [r7, #32]
 800ad74:	4413      	add	r3, r2
 800ad76:	3302      	adds	r3, #2
 800ad78:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800ad7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ad7c:	69f8      	ldr	r0, [r7, #28]
 800ad7e:	f000 f87e 	bl	800ae7e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800ad82:	2300      	movs	r3, #0
 800ad84:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ad8c:	e043      	b.n	800ae16 <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800ad8e:	f107 0316 	add.w	r3, r7, #22
 800ad92:	4619      	mov	r1, r3
 800ad94:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ad96:	f000 f9c2 	bl	800b11e <USBH_GetNextDesc>
 800ad9a:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800ad9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad9e:	785b      	ldrb	r3, [r3, #1]
 800ada0:	2b05      	cmp	r3, #5
 800ada2:	d138      	bne.n	800ae16 <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800ada4:	69fb      	ldr	r3, [r7, #28]
 800ada6:	795b      	ldrb	r3, [r3, #5]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d113      	bne.n	800add4 <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800adb0:	2b02      	cmp	r3, #2
 800adb2:	d003      	beq.n	800adbc <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800adb4:	69fb      	ldr	r3, [r7, #28]
 800adb6:	799b      	ldrb	r3, [r3, #6]
 800adb8:	2b03      	cmp	r3, #3
 800adba:	d10b      	bne.n	800add4 <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800adbc:	69fb      	ldr	r3, [r7, #28]
 800adbe:	79db      	ldrb	r3, [r3, #7]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d10b      	bne.n	800addc <USBH_ParseCfgDesc+0x150>
 800adc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	2b09      	cmp	r3, #9
 800adca:	d007      	beq.n	800addc <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 800adcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adce:	2209      	movs	r2, #9
 800add0:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800add2:	e003      	b.n	800addc <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800add4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add6:	2207      	movs	r2, #7
 800add8:	701a      	strb	r2, [r3, #0]
 800adda:	e000      	b.n	800adde <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800addc:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800adde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ade2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ade6:	3201      	adds	r2, #1
 800ade8:	00d2      	lsls	r2, r2, #3
 800adea:	211a      	movs	r1, #26
 800adec:	fb01 f303 	mul.w	r3, r1, r3
 800adf0:	4413      	add	r3, r2
 800adf2:	3308      	adds	r3, #8
 800adf4:	6a3a      	ldr	r2, [r7, #32]
 800adf6:	4413      	add	r3, r2
 800adf8:	3304      	adds	r3, #4
 800adfa:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800adfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adfe:	69b9      	ldr	r1, [r7, #24]
 800ae00:	68f8      	ldr	r0, [r7, #12]
 800ae02:	f000 f870 	bl	800aee6 <USBH_ParseEPDesc>
 800ae06:	4603      	mov	r3, r0
 800ae08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800ae0c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ae10:	3301      	adds	r3, #1
 800ae12:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800ae16:	69fb      	ldr	r3, [r7, #28]
 800ae18:	791b      	ldrb	r3, [r3, #4]
 800ae1a:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ae1e:	429a      	cmp	r2, r3
 800ae20:	d204      	bcs.n	800ae2c <USBH_ParseCfgDesc+0x1a0>
 800ae22:	6a3b      	ldr	r3, [r7, #32]
 800ae24:	885a      	ldrh	r2, [r3, #2]
 800ae26:	8afb      	ldrh	r3, [r7, #22]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d8b0      	bhi.n	800ad8e <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800ae2c:	69fb      	ldr	r3, [r7, #28]
 800ae2e:	791b      	ldrb	r3, [r3, #4]
 800ae30:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d201      	bcs.n	800ae3c <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 800ae38:	2303      	movs	r3, #3
 800ae3a:	e01c      	b.n	800ae76 <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 800ae3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae40:	3301      	adds	r3, #1
 800ae42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800ae46:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ae4a:	2b01      	cmp	r3, #1
 800ae4c:	d805      	bhi.n	800ae5a <USBH_ParseCfgDesc+0x1ce>
 800ae4e:	6a3b      	ldr	r3, [r7, #32]
 800ae50:	885a      	ldrh	r2, [r3, #2]
 800ae52:	8afb      	ldrh	r3, [r7, #22]
 800ae54:	429a      	cmp	r2, r3
 800ae56:	f63f af74 	bhi.w	800ad42 <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800ae5a:	6a3b      	ldr	r3, [r7, #32]
 800ae5c:	791b      	ldrb	r3, [r3, #4]
 800ae5e:	2b02      	cmp	r3, #2
 800ae60:	bf28      	it	cs
 800ae62:	2302      	movcs	r3, #2
 800ae64:	b2db      	uxtb	r3, r3
 800ae66:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ae6a:	429a      	cmp	r2, r3
 800ae6c:	d201      	bcs.n	800ae72 <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 800ae6e:	2303      	movs	r3, #3
 800ae70:	e001      	b.n	800ae76 <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 800ae72:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3730      	adds	r7, #48	; 0x30
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}

0800ae7e <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800ae7e:	b480      	push	{r7}
 800ae80:	b083      	sub	sp, #12
 800ae82:	af00      	add	r7, sp, #0
 800ae84:	6078      	str	r0, [r7, #4]
 800ae86:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781a      	ldrb	r2, [r3, #0]
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	785a      	ldrb	r2, [r3, #1]
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	789a      	ldrb	r2, [r3, #2]
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800aea0:	683b      	ldr	r3, [r7, #0]
 800aea2:	78da      	ldrb	r2, [r3, #3]
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	3304      	adds	r3, #4
 800aeac:	781b      	ldrb	r3, [r3, #0]
 800aeae:	2b02      	cmp	r3, #2
 800aeb0:	bf28      	it	cs
 800aeb2:	2302      	movcs	r3, #2
 800aeb4:	b2da      	uxtb	r2, r3
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800aeba:	683b      	ldr	r3, [r7, #0]
 800aebc:	795a      	ldrb	r2, [r3, #5]
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800aec2:	683b      	ldr	r3, [r7, #0]
 800aec4:	799a      	ldrb	r2, [r3, #6]
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	79da      	ldrb	r2, [r3, #7]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800aed2:	683b      	ldr	r3, [r7, #0]
 800aed4:	7a1a      	ldrb	r2, [r3, #8]
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	721a      	strb	r2, [r3, #8]
}
 800aeda:	bf00      	nop
 800aedc:	370c      	adds	r7, #12
 800aede:	46bd      	mov	sp, r7
 800aee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee4:	4770      	bx	lr

0800aee6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800aee6:	b480      	push	{r7}
 800aee8:	b087      	sub	sp, #28
 800aeea:	af00      	add	r7, sp, #0
 800aeec:	60f8      	str	r0, [r7, #12]
 800aeee:	60b9      	str	r1, [r7, #8]
 800aef0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800aef2:	2300      	movs	r3, #0
 800aef4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	781a      	ldrb	r2, [r3, #0]
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	785a      	ldrb	r2, [r3, #1]
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	789a      	ldrb	r2, [r3, #2]
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	78da      	ldrb	r2, [r3, #3]
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	3304      	adds	r3, #4
 800af1a:	781b      	ldrb	r3, [r3, #0]
 800af1c:	b29a      	uxth	r2, r3
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	3305      	adds	r3, #5
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	b29b      	uxth	r3, r3
 800af26:	021b      	lsls	r3, r3, #8
 800af28:	b29b      	uxth	r3, r3
 800af2a:	4313      	orrs	r3, r2
 800af2c:	b29a      	uxth	r2, r3
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	799a      	ldrb	r2, [r3, #6]
 800af36:	68bb      	ldr	r3, [r7, #8]
 800af38:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	889b      	ldrh	r3, [r3, #4]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d009      	beq.n	800af56 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800af42:	68bb      	ldr	r3, [r7, #8]
 800af44:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800af46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800af4a:	d804      	bhi.n	800af56 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800af50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af54:	d901      	bls.n	800af5a <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 800af56:	2303      	movs	r3, #3
 800af58:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800af60:	2b00      	cmp	r3, #0
 800af62:	d136      	bne.n	800afd2 <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	78db      	ldrb	r3, [r3, #3]
 800af68:	f003 0303 	and.w	r3, r3, #3
 800af6c:	2b02      	cmp	r3, #2
 800af6e:	d108      	bne.n	800af82 <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800af70:	68bb      	ldr	r3, [r7, #8]
 800af72:	889b      	ldrh	r3, [r3, #4]
 800af74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800af78:	f240 8097 	bls.w	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800af7c:	2303      	movs	r3, #3
 800af7e:	75fb      	strb	r3, [r7, #23]
 800af80:	e093      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800af82:	68bb      	ldr	r3, [r7, #8]
 800af84:	78db      	ldrb	r3, [r3, #3]
 800af86:	f003 0303 	and.w	r3, r3, #3
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d107      	bne.n	800af9e <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800af8e:	68bb      	ldr	r3, [r7, #8]
 800af90:	889b      	ldrh	r3, [r3, #4]
 800af92:	2b40      	cmp	r3, #64	; 0x40
 800af94:	f240 8089 	bls.w	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800af98:	2303      	movs	r3, #3
 800af9a:	75fb      	strb	r3, [r7, #23]
 800af9c:	e085      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	78db      	ldrb	r3, [r3, #3]
 800afa2:	f003 0303 	and.w	r3, r3, #3
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d005      	beq.n	800afb6 <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800afaa:	68bb      	ldr	r3, [r7, #8]
 800afac:	78db      	ldrb	r3, [r3, #3]
 800afae:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800afb2:	2b03      	cmp	r3, #3
 800afb4:	d10a      	bne.n	800afcc <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800afb6:	68bb      	ldr	r3, [r7, #8]
 800afb8:	799b      	ldrb	r3, [r3, #6]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d003      	beq.n	800afc6 <USBH_ParseEPDesc+0xe0>
 800afbe:	68bb      	ldr	r3, [r7, #8]
 800afc0:	799b      	ldrb	r3, [r3, #6]
 800afc2:	2b10      	cmp	r3, #16
 800afc4:	d970      	bls.n	800b0a8 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800afc6:	2303      	movs	r3, #3
 800afc8:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800afca:	e06d      	b.n	800b0a8 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800afcc:	2303      	movs	r3, #3
 800afce:	75fb      	strb	r3, [r7, #23]
 800afd0:	e06b      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800afd8:	2b01      	cmp	r3, #1
 800afda:	d13c      	bne.n	800b056 <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	78db      	ldrb	r3, [r3, #3]
 800afe0:	f003 0303 	and.w	r3, r3, #3
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d005      	beq.n	800aff4 <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	78db      	ldrb	r3, [r3, #3]
 800afec:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d106      	bne.n	800b002 <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	889b      	ldrh	r3, [r3, #4]
 800aff8:	2b40      	cmp	r3, #64	; 0x40
 800affa:	d956      	bls.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800affc:	2303      	movs	r3, #3
 800affe:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b000:	e053      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	78db      	ldrb	r3, [r3, #3]
 800b006:	f003 0303 	and.w	r3, r3, #3
 800b00a:	2b01      	cmp	r3, #1
 800b00c:	d10e      	bne.n	800b02c <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	799b      	ldrb	r3, [r3, #6]
 800b012:	2b00      	cmp	r3, #0
 800b014:	d007      	beq.n	800b026 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800b01a:	2b10      	cmp	r3, #16
 800b01c:	d803      	bhi.n	800b026 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800b022:	2b40      	cmp	r3, #64	; 0x40
 800b024:	d941      	bls.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800b026:	2303      	movs	r3, #3
 800b028:	75fb      	strb	r3, [r7, #23]
 800b02a:	e03e      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	78db      	ldrb	r3, [r3, #3]
 800b030:	f003 0303 	and.w	r3, r3, #3
 800b034:	2b03      	cmp	r3, #3
 800b036:	d10b      	bne.n	800b050 <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	799b      	ldrb	r3, [r3, #6]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d004      	beq.n	800b04a <USBH_ParseEPDesc+0x164>
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	889b      	ldrh	r3, [r3, #4]
 800b044:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b048:	d32f      	bcc.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800b04a:	2303      	movs	r3, #3
 800b04c:	75fb      	strb	r3, [r7, #23]
 800b04e:	e02c      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b050:	2303      	movs	r3, #3
 800b052:	75fb      	strb	r3, [r7, #23]
 800b054:	e029      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b05c:	2b02      	cmp	r3, #2
 800b05e:	d120      	bne.n	800b0a2 <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b060:	68bb      	ldr	r3, [r7, #8]
 800b062:	78db      	ldrb	r3, [r3, #3]
 800b064:	f003 0303 	and.w	r3, r3, #3
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d106      	bne.n	800b07a <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	889b      	ldrh	r3, [r3, #4]
 800b070:	2b08      	cmp	r3, #8
 800b072:	d01a      	beq.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800b074:	2303      	movs	r3, #3
 800b076:	75fb      	strb	r3, [r7, #23]
 800b078:	e017      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	78db      	ldrb	r3, [r3, #3]
 800b07e:	f003 0303 	and.w	r3, r3, #3
 800b082:	2b03      	cmp	r3, #3
 800b084:	d10a      	bne.n	800b09c <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	799b      	ldrb	r3, [r3, #6]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d003      	beq.n	800b096 <USBH_ParseEPDesc+0x1b0>
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	889b      	ldrh	r3, [r3, #4]
 800b092:	2b08      	cmp	r3, #8
 800b094:	d909      	bls.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 800b096:	2303      	movs	r3, #3
 800b098:	75fb      	strb	r3, [r7, #23]
 800b09a:	e006      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b09c:	2303      	movs	r3, #3
 800b09e:	75fb      	strb	r3, [r7, #23]
 800b0a0:	e003      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b0a2:	2303      	movs	r3, #3
 800b0a4:	75fb      	strb	r3, [r7, #23]
 800b0a6:	e000      	b.n	800b0aa <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b0a8:	bf00      	nop
  }

  return status;
 800b0aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0ac:	4618      	mov	r0, r3
 800b0ae:	371c      	adds	r7, #28
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b087      	sub	sp, #28
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	60f8      	str	r0, [r7, #12]
 800b0c0:	60b9      	str	r1, [r7, #8]
 800b0c2:	4613      	mov	r3, r2
 800b0c4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	781b      	ldrb	r3, [r3, #0]
 800b0cc:	2b03      	cmp	r3, #3
 800b0ce:	d120      	bne.n	800b112 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	781b      	ldrb	r3, [r3, #0]
 800b0d4:	1e9a      	subs	r2, r3, #2
 800b0d6:	88fb      	ldrh	r3, [r7, #6]
 800b0d8:	4293      	cmp	r3, r2
 800b0da:	bf28      	it	cs
 800b0dc:	4613      	movcs	r3, r2
 800b0de:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	3302      	adds	r3, #2
 800b0e4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	82fb      	strh	r3, [r7, #22]
 800b0ea:	e00b      	b.n	800b104 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b0ec:	8afb      	ldrh	r3, [r7, #22]
 800b0ee:	68fa      	ldr	r2, [r7, #12]
 800b0f0:	4413      	add	r3, r2
 800b0f2:	781a      	ldrb	r2, [r3, #0]
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b0f8:	68bb      	ldr	r3, [r7, #8]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b0fe:	8afb      	ldrh	r3, [r7, #22]
 800b100:	3302      	adds	r3, #2
 800b102:	82fb      	strh	r3, [r7, #22]
 800b104:	8afa      	ldrh	r2, [r7, #22]
 800b106:	8abb      	ldrh	r3, [r7, #20]
 800b108:	429a      	cmp	r2, r3
 800b10a:	d3ef      	bcc.n	800b0ec <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b10c:	68bb      	ldr	r3, [r7, #8]
 800b10e:	2200      	movs	r2, #0
 800b110:	701a      	strb	r2, [r3, #0]
  }
}
 800b112:	bf00      	nop
 800b114:	371c      	adds	r7, #28
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr

0800b11e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b11e:	b480      	push	{r7}
 800b120:	b085      	sub	sp, #20
 800b122:	af00      	add	r7, sp, #0
 800b124:	6078      	str	r0, [r7, #4]
 800b126:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	881a      	ldrh	r2, [r3, #0]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	b29b      	uxth	r3, r3
 800b132:	4413      	add	r3, r2
 800b134:	b29a      	uxth	r2, r3
 800b136:	683b      	ldr	r3, [r7, #0]
 800b138:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	4413      	add	r3, r2
 800b144:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b146:	68fb      	ldr	r3, [r7, #12]
}
 800b148:	4618      	mov	r0, r3
 800b14a:	3714      	adds	r7, #20
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0
 800b15a:	60f8      	str	r0, [r7, #12]
 800b15c:	60b9      	str	r1, [r7, #8]
 800b15e:	4613      	mov	r3, r2
 800b160:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b162:	2301      	movs	r3, #1
 800b164:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	789b      	ldrb	r3, [r3, #2]
 800b16a:	2b01      	cmp	r3, #1
 800b16c:	d002      	beq.n	800b174 <USBH_CtlReq+0x20>
 800b16e:	2b02      	cmp	r3, #2
 800b170:	d00f      	beq.n	800b192 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800b172:	e027      	b.n	800b1c4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	68ba      	ldr	r2, [r7, #8]
 800b178:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	88fa      	ldrh	r2, [r7, #6]
 800b17e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2201      	movs	r2, #1
 800b184:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	2202      	movs	r2, #2
 800b18a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b18c:	2301      	movs	r3, #1
 800b18e:	75fb      	strb	r3, [r7, #23]
      break;
 800b190:	e018      	b.n	800b1c4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b192:	68f8      	ldr	r0, [r7, #12]
 800b194:	f000 f81c 	bl	800b1d0 <USBH_HandleControl>
 800b198:	4603      	mov	r3, r0
 800b19a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b19c:	7dfb      	ldrb	r3, [r7, #23]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d002      	beq.n	800b1a8 <USBH_CtlReq+0x54>
 800b1a2:	7dfb      	ldrb	r3, [r7, #23]
 800b1a4:	2b03      	cmp	r3, #3
 800b1a6:	d106      	bne.n	800b1b6 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	2200      	movs	r2, #0
 800b1b2:	761a      	strb	r2, [r3, #24]
      break;
 800b1b4:	e005      	b.n	800b1c2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b1b6:	7dfb      	ldrb	r3, [r7, #23]
 800b1b8:	2b02      	cmp	r3, #2
 800b1ba:	d102      	bne.n	800b1c2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	709a      	strb	r2, [r3, #2]
      break;
 800b1c2:	bf00      	nop
  }
  return status;
 800b1c4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	3718      	adds	r7, #24
 800b1ca:	46bd      	mov	sp, r7
 800b1cc:	bd80      	pop	{r7, pc}
	...

0800b1d0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b086      	sub	sp, #24
 800b1d4:	af02      	add	r7, sp, #8
 800b1d6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b1d8:	2301      	movs	r3, #1
 800b1da:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b1dc:	2300      	movs	r3, #0
 800b1de:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	7e1b      	ldrb	r3, [r3, #24]
 800b1e4:	3b01      	subs	r3, #1
 800b1e6:	2b0a      	cmp	r3, #10
 800b1e8:	f200 8156 	bhi.w	800b498 <USBH_HandleControl+0x2c8>
 800b1ec:	a201      	add	r2, pc, #4	; (adr r2, 800b1f4 <USBH_HandleControl+0x24>)
 800b1ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1f2:	bf00      	nop
 800b1f4:	0800b221 	.word	0x0800b221
 800b1f8:	0800b23b 	.word	0x0800b23b
 800b1fc:	0800b2a5 	.word	0x0800b2a5
 800b200:	0800b2cb 	.word	0x0800b2cb
 800b204:	0800b303 	.word	0x0800b303
 800b208:	0800b32d 	.word	0x0800b32d
 800b20c:	0800b37f 	.word	0x0800b37f
 800b210:	0800b3a1 	.word	0x0800b3a1
 800b214:	0800b3dd 	.word	0x0800b3dd
 800b218:	0800b403 	.word	0x0800b403
 800b21c:	0800b441 	.word	0x0800b441
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f103 0110 	add.w	r1, r3, #16
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	795b      	ldrb	r3, [r3, #5]
 800b22a:	461a      	mov	r2, r3
 800b22c:	6878      	ldr	r0, [r7, #4]
 800b22e:	f000 f943 	bl	800b4b8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	2202      	movs	r2, #2
 800b236:	761a      	strb	r2, [r3, #24]
      break;
 800b238:	e139      	b.n	800b4ae <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	795b      	ldrb	r3, [r3, #5]
 800b23e:	4619      	mov	r1, r3
 800b240:	6878      	ldr	r0, [r7, #4]
 800b242:	f000 fcc5 	bl	800bbd0 <USBH_LL_GetURBState>
 800b246:	4603      	mov	r3, r0
 800b248:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b24a:	7bbb      	ldrb	r3, [r7, #14]
 800b24c:	2b01      	cmp	r3, #1
 800b24e:	d11e      	bne.n	800b28e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	7c1b      	ldrb	r3, [r3, #16]
 800b254:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b258:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	8adb      	ldrh	r3, [r3, #22]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d00a      	beq.n	800b278 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b262:	7b7b      	ldrb	r3, [r7, #13]
 800b264:	2b80      	cmp	r3, #128	; 0x80
 800b266:	d103      	bne.n	800b270 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	2203      	movs	r2, #3
 800b26c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b26e:	e115      	b.n	800b49c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	2205      	movs	r2, #5
 800b274:	761a      	strb	r2, [r3, #24]
      break;
 800b276:	e111      	b.n	800b49c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800b278:	7b7b      	ldrb	r3, [r7, #13]
 800b27a:	2b80      	cmp	r3, #128	; 0x80
 800b27c:	d103      	bne.n	800b286 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2209      	movs	r2, #9
 800b282:	761a      	strb	r2, [r3, #24]
      break;
 800b284:	e10a      	b.n	800b49c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2207      	movs	r2, #7
 800b28a:	761a      	strb	r2, [r3, #24]
      break;
 800b28c:	e106      	b.n	800b49c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b28e:	7bbb      	ldrb	r3, [r7, #14]
 800b290:	2b04      	cmp	r3, #4
 800b292:	d003      	beq.n	800b29c <USBH_HandleControl+0xcc>
 800b294:	7bbb      	ldrb	r3, [r7, #14]
 800b296:	2b02      	cmp	r3, #2
 800b298:	f040 8100 	bne.w	800b49c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	220b      	movs	r2, #11
 800b2a0:	761a      	strb	r2, [r3, #24]
      break;
 800b2a2:	e0fb      	b.n	800b49c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b2aa:	b29a      	uxth	r2, r3
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	6899      	ldr	r1, [r3, #8]
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	899a      	ldrh	r2, [r3, #12]
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	791b      	ldrb	r3, [r3, #4]
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 f93a 	bl	800b536 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2204      	movs	r2, #4
 800b2c6:	761a      	strb	r2, [r3, #24]
      break;
 800b2c8:	e0f1      	b.n	800b4ae <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	791b      	ldrb	r3, [r3, #4]
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 fc7d 	bl	800bbd0 <USBH_LL_GetURBState>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b2da:	7bbb      	ldrb	r3, [r7, #14]
 800b2dc:	2b01      	cmp	r3, #1
 800b2de:	d102      	bne.n	800b2e6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	2209      	movs	r2, #9
 800b2e4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800b2e6:	7bbb      	ldrb	r3, [r7, #14]
 800b2e8:	2b05      	cmp	r3, #5
 800b2ea:	d102      	bne.n	800b2f2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800b2ec:	2303      	movs	r3, #3
 800b2ee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b2f0:	e0d6      	b.n	800b4a0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800b2f2:	7bbb      	ldrb	r3, [r7, #14]
 800b2f4:	2b04      	cmp	r3, #4
 800b2f6:	f040 80d3 	bne.w	800b4a0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	220b      	movs	r2, #11
 800b2fe:	761a      	strb	r2, [r3, #24]
      break;
 800b300:	e0ce      	b.n	800b4a0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	6899      	ldr	r1, [r3, #8]
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	899a      	ldrh	r2, [r3, #12]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	795b      	ldrb	r3, [r3, #5]
 800b30e:	2001      	movs	r0, #1
 800b310:	9000      	str	r0, [sp, #0]
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 f8ea 	bl	800b4ec <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b31e:	b29a      	uxth	r2, r3
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2206      	movs	r2, #6
 800b328:	761a      	strb	r2, [r3, #24]
      break;
 800b32a:	e0c0      	b.n	800b4ae <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	795b      	ldrb	r3, [r3, #5]
 800b330:	4619      	mov	r1, r3
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 fc4c 	bl	800bbd0 <USBH_LL_GetURBState>
 800b338:	4603      	mov	r3, r0
 800b33a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b33c:	7bbb      	ldrb	r3, [r7, #14]
 800b33e:	2b01      	cmp	r3, #1
 800b340:	d103      	bne.n	800b34a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	2207      	movs	r2, #7
 800b346:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b348:	e0ac      	b.n	800b4a4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800b34a:	7bbb      	ldrb	r3, [r7, #14]
 800b34c:	2b05      	cmp	r3, #5
 800b34e:	d105      	bne.n	800b35c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	220c      	movs	r2, #12
 800b354:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b356:	2303      	movs	r3, #3
 800b358:	73fb      	strb	r3, [r7, #15]
      break;
 800b35a:	e0a3      	b.n	800b4a4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b35c:	7bbb      	ldrb	r3, [r7, #14]
 800b35e:	2b02      	cmp	r3, #2
 800b360:	d103      	bne.n	800b36a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2205      	movs	r2, #5
 800b366:	761a      	strb	r2, [r3, #24]
      break;
 800b368:	e09c      	b.n	800b4a4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800b36a:	7bbb      	ldrb	r3, [r7, #14]
 800b36c:	2b04      	cmp	r3, #4
 800b36e:	f040 8099 	bne.w	800b4a4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	220b      	movs	r2, #11
 800b376:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b378:	2302      	movs	r3, #2
 800b37a:	73fb      	strb	r3, [r7, #15]
      break;
 800b37c:	e092      	b.n	800b4a4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	791b      	ldrb	r3, [r3, #4]
 800b382:	2200      	movs	r2, #0
 800b384:	2100      	movs	r1, #0
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f000 f8d5 	bl	800b536 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b392:	b29a      	uxth	r2, r3
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2208      	movs	r2, #8
 800b39c:	761a      	strb	r2, [r3, #24]

      break;
 800b39e:	e086      	b.n	800b4ae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	791b      	ldrb	r3, [r3, #4]
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	6878      	ldr	r0, [r7, #4]
 800b3a8:	f000 fc12 	bl	800bbd0 <USBH_LL_GetURBState>
 800b3ac:	4603      	mov	r3, r0
 800b3ae:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b3b0:	7bbb      	ldrb	r3, [r7, #14]
 800b3b2:	2b01      	cmp	r3, #1
 800b3b4:	d105      	bne.n	800b3c2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	220d      	movs	r2, #13
 800b3ba:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b3bc:	2300      	movs	r3, #0
 800b3be:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b3c0:	e072      	b.n	800b4a8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800b3c2:	7bbb      	ldrb	r3, [r7, #14]
 800b3c4:	2b04      	cmp	r3, #4
 800b3c6:	d103      	bne.n	800b3d0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	220b      	movs	r2, #11
 800b3cc:	761a      	strb	r2, [r3, #24]
      break;
 800b3ce:	e06b      	b.n	800b4a8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800b3d0:	7bbb      	ldrb	r3, [r7, #14]
 800b3d2:	2b05      	cmp	r3, #5
 800b3d4:	d168      	bne.n	800b4a8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800b3d6:	2303      	movs	r3, #3
 800b3d8:	73fb      	strb	r3, [r7, #15]
      break;
 800b3da:	e065      	b.n	800b4a8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	795b      	ldrb	r3, [r3, #5]
 800b3e0:	2201      	movs	r2, #1
 800b3e2:	9200      	str	r2, [sp, #0]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	2100      	movs	r1, #0
 800b3e8:	6878      	ldr	r0, [r7, #4]
 800b3ea:	f000 f87f 	bl	800b4ec <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800b3f4:	b29a      	uxth	r2, r3
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	220a      	movs	r2, #10
 800b3fe:	761a      	strb	r2, [r3, #24]
      break;
 800b400:	e055      	b.n	800b4ae <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	795b      	ldrb	r3, [r3, #5]
 800b406:	4619      	mov	r1, r3
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f000 fbe1 	bl	800bbd0 <USBH_LL_GetURBState>
 800b40e:	4603      	mov	r3, r0
 800b410:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b412:	7bbb      	ldrb	r3, [r7, #14]
 800b414:	2b01      	cmp	r3, #1
 800b416:	d105      	bne.n	800b424 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800b418:	2300      	movs	r3, #0
 800b41a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	220d      	movs	r2, #13
 800b420:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800b422:	e043      	b.n	800b4ac <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b424:	7bbb      	ldrb	r3, [r7, #14]
 800b426:	2b02      	cmp	r3, #2
 800b428:	d103      	bne.n	800b432 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2209      	movs	r2, #9
 800b42e:	761a      	strb	r2, [r3, #24]
      break;
 800b430:	e03c      	b.n	800b4ac <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800b432:	7bbb      	ldrb	r3, [r7, #14]
 800b434:	2b04      	cmp	r3, #4
 800b436:	d139      	bne.n	800b4ac <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	220b      	movs	r2, #11
 800b43c:	761a      	strb	r2, [r3, #24]
      break;
 800b43e:	e035      	b.n	800b4ac <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	7e5b      	ldrb	r3, [r3, #25]
 800b444:	3301      	adds	r3, #1
 800b446:	b2da      	uxtb	r2, r3
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	765a      	strb	r2, [r3, #25]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	7e5b      	ldrb	r3, [r3, #25]
 800b450:	2b02      	cmp	r3, #2
 800b452:	d806      	bhi.n	800b462 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	2201      	movs	r2, #1
 800b458:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2201      	movs	r2, #1
 800b45e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b460:	e025      	b.n	800b4ae <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b468:	2106      	movs	r1, #6
 800b46a:	6878      	ldr	r0, [r7, #4]
 800b46c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2200      	movs	r2, #0
 800b472:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	795b      	ldrb	r3, [r3, #5]
 800b478:	4619      	mov	r1, r3
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 f90c 	bl	800b698 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	791b      	ldrb	r3, [r3, #4]
 800b484:	4619      	mov	r1, r3
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 f906 	bl	800b698 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	2200      	movs	r2, #0
 800b490:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b492:	2302      	movs	r3, #2
 800b494:	73fb      	strb	r3, [r7, #15]
      break;
 800b496:	e00a      	b.n	800b4ae <USBH_HandleControl+0x2de>

    default:
      break;
 800b498:	bf00      	nop
 800b49a:	e008      	b.n	800b4ae <USBH_HandleControl+0x2de>
      break;
 800b49c:	bf00      	nop
 800b49e:	e006      	b.n	800b4ae <USBH_HandleControl+0x2de>
      break;
 800b4a0:	bf00      	nop
 800b4a2:	e004      	b.n	800b4ae <USBH_HandleControl+0x2de>
      break;
 800b4a4:	bf00      	nop
 800b4a6:	e002      	b.n	800b4ae <USBH_HandleControl+0x2de>
      break;
 800b4a8:	bf00      	nop
 800b4aa:	e000      	b.n	800b4ae <USBH_HandleControl+0x2de>
      break;
 800b4ac:	bf00      	nop
  }

  return status;
 800b4ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3710      	adds	r7, #16
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}

0800b4b8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b088      	sub	sp, #32
 800b4bc:	af04      	add	r7, sp, #16
 800b4be:	60f8      	str	r0, [r7, #12]
 800b4c0:	60b9      	str	r1, [r7, #8]
 800b4c2:	4613      	mov	r3, r2
 800b4c4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b4c6:	79f9      	ldrb	r1, [r7, #7]
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	9303      	str	r3, [sp, #12]
 800b4cc:	2308      	movs	r3, #8
 800b4ce:	9302      	str	r3, [sp, #8]
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	9301      	str	r3, [sp, #4]
 800b4d4:	2300      	movs	r3, #0
 800b4d6:	9300      	str	r3, [sp, #0]
 800b4d8:	2300      	movs	r3, #0
 800b4da:	2200      	movs	r2, #0
 800b4dc:	68f8      	ldr	r0, [r7, #12]
 800b4de:	f000 fb46 	bl	800bb6e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b4e2:	2300      	movs	r3, #0
}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	3710      	adds	r7, #16
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	bd80      	pop	{r7, pc}

0800b4ec <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b088      	sub	sp, #32
 800b4f0:	af04      	add	r7, sp, #16
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	4611      	mov	r1, r2
 800b4f8:	461a      	mov	r2, r3
 800b4fa:	460b      	mov	r3, r1
 800b4fc:	80fb      	strh	r3, [r7, #6]
 800b4fe:	4613      	mov	r3, r2
 800b500:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d001      	beq.n	800b510 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b50c:	2300      	movs	r3, #0
 800b50e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b510:	7979      	ldrb	r1, [r7, #5]
 800b512:	7e3b      	ldrb	r3, [r7, #24]
 800b514:	9303      	str	r3, [sp, #12]
 800b516:	88fb      	ldrh	r3, [r7, #6]
 800b518:	9302      	str	r3, [sp, #8]
 800b51a:	68bb      	ldr	r3, [r7, #8]
 800b51c:	9301      	str	r3, [sp, #4]
 800b51e:	2301      	movs	r3, #1
 800b520:	9300      	str	r3, [sp, #0]
 800b522:	2300      	movs	r3, #0
 800b524:	2200      	movs	r2, #0
 800b526:	68f8      	ldr	r0, [r7, #12]
 800b528:	f000 fb21 	bl	800bb6e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b52c:	2300      	movs	r3, #0
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3710      	adds	r7, #16
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}

0800b536 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b536:	b580      	push	{r7, lr}
 800b538:	b088      	sub	sp, #32
 800b53a:	af04      	add	r7, sp, #16
 800b53c:	60f8      	str	r0, [r7, #12]
 800b53e:	60b9      	str	r1, [r7, #8]
 800b540:	4611      	mov	r1, r2
 800b542:	461a      	mov	r2, r3
 800b544:	460b      	mov	r3, r1
 800b546:	80fb      	strh	r3, [r7, #6]
 800b548:	4613      	mov	r3, r2
 800b54a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b54c:	7979      	ldrb	r1, [r7, #5]
 800b54e:	2300      	movs	r3, #0
 800b550:	9303      	str	r3, [sp, #12]
 800b552:	88fb      	ldrh	r3, [r7, #6]
 800b554:	9302      	str	r3, [sp, #8]
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	9301      	str	r3, [sp, #4]
 800b55a:	2301      	movs	r3, #1
 800b55c:	9300      	str	r3, [sp, #0]
 800b55e:	2300      	movs	r3, #0
 800b560:	2201      	movs	r2, #1
 800b562:	68f8      	ldr	r0, [r7, #12]
 800b564:	f000 fb03 	bl	800bb6e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b568:	2300      	movs	r3, #0

}
 800b56a:	4618      	mov	r0, r3
 800b56c:	3710      	adds	r7, #16
 800b56e:	46bd      	mov	sp, r7
 800b570:	bd80      	pop	{r7, pc}

0800b572 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b572:	b580      	push	{r7, lr}
 800b574:	b088      	sub	sp, #32
 800b576:	af04      	add	r7, sp, #16
 800b578:	60f8      	str	r0, [r7, #12]
 800b57a:	60b9      	str	r1, [r7, #8]
 800b57c:	4611      	mov	r1, r2
 800b57e:	461a      	mov	r2, r3
 800b580:	460b      	mov	r3, r1
 800b582:	80fb      	strh	r3, [r7, #6]
 800b584:	4613      	mov	r3, r2
 800b586:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d001      	beq.n	800b596 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800b592:	2300      	movs	r3, #0
 800b594:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b596:	7979      	ldrb	r1, [r7, #5]
 800b598:	7e3b      	ldrb	r3, [r7, #24]
 800b59a:	9303      	str	r3, [sp, #12]
 800b59c:	88fb      	ldrh	r3, [r7, #6]
 800b59e:	9302      	str	r3, [sp, #8]
 800b5a0:	68bb      	ldr	r3, [r7, #8]
 800b5a2:	9301      	str	r3, [sp, #4]
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	9300      	str	r3, [sp, #0]
 800b5a8:	2302      	movs	r3, #2
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	68f8      	ldr	r0, [r7, #12]
 800b5ae:	f000 fade 	bl	800bb6e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800b5b2:	2300      	movs	r3, #0
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}

0800b5bc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	b088      	sub	sp, #32
 800b5c0:	af04      	add	r7, sp, #16
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	4611      	mov	r1, r2
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	460b      	mov	r3, r1
 800b5cc:	80fb      	strh	r3, [r7, #6]
 800b5ce:	4613      	mov	r3, r2
 800b5d0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b5d2:	7979      	ldrb	r1, [r7, #5]
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	9303      	str	r3, [sp, #12]
 800b5d8:	88fb      	ldrh	r3, [r7, #6]
 800b5da:	9302      	str	r3, [sp, #8]
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	9301      	str	r3, [sp, #4]
 800b5e0:	2301      	movs	r3, #1
 800b5e2:	9300      	str	r3, [sp, #0]
 800b5e4:	2302      	movs	r3, #2
 800b5e6:	2201      	movs	r2, #1
 800b5e8:	68f8      	ldr	r0, [r7, #12]
 800b5ea:	f000 fac0 	bl	800bb6e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b5ee:	2300      	movs	r3, #0
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3710      	adds	r7, #16
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	b086      	sub	sp, #24
 800b5fc:	af04      	add	r7, sp, #16
 800b5fe:	6078      	str	r0, [r7, #4]
 800b600:	4608      	mov	r0, r1
 800b602:	4611      	mov	r1, r2
 800b604:	461a      	mov	r2, r3
 800b606:	4603      	mov	r3, r0
 800b608:	70fb      	strb	r3, [r7, #3]
 800b60a:	460b      	mov	r3, r1
 800b60c:	70bb      	strb	r3, [r7, #2]
 800b60e:	4613      	mov	r3, r2
 800b610:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800b612:	7878      	ldrb	r0, [r7, #1]
 800b614:	78ba      	ldrb	r2, [r7, #2]
 800b616:	78f9      	ldrb	r1, [r7, #3]
 800b618:	8b3b      	ldrh	r3, [r7, #24]
 800b61a:	9302      	str	r3, [sp, #8]
 800b61c:	7d3b      	ldrb	r3, [r7, #20]
 800b61e:	9301      	str	r3, [sp, #4]
 800b620:	7c3b      	ldrb	r3, [r7, #16]
 800b622:	9300      	str	r3, [sp, #0]
 800b624:	4603      	mov	r3, r0
 800b626:	6878      	ldr	r0, [r7, #4]
 800b628:	f000 fa53 	bl	800bad2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3708      	adds	r7, #8
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}

0800b636 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800b636:	b580      	push	{r7, lr}
 800b638:	b082      	sub	sp, #8
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	460b      	mov	r3, r1
 800b640:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800b642:	78fb      	ldrb	r3, [r7, #3]
 800b644:	4619      	mov	r1, r3
 800b646:	6878      	ldr	r0, [r7, #4]
 800b648:	f000 fa72 	bl	800bb30 <USBH_LL_ClosePipe>

  return USBH_OK;
 800b64c:	2300      	movs	r3, #0
}
 800b64e:	4618      	mov	r0, r3
 800b650:	3708      	adds	r7, #8
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}

0800b656 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800b656:	b580      	push	{r7, lr}
 800b658:	b084      	sub	sp, #16
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
 800b65e:	460b      	mov	r3, r1
 800b660:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f000 f836 	bl	800b6d4 <USBH_GetFreePipe>
 800b668:	4603      	mov	r3, r0
 800b66a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800b66c:	89fb      	ldrh	r3, [r7, #14]
 800b66e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b672:	4293      	cmp	r3, r2
 800b674:	d00a      	beq.n	800b68c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800b676:	78fa      	ldrb	r2, [r7, #3]
 800b678:	89fb      	ldrh	r3, [r7, #14]
 800b67a:	f003 030f 	and.w	r3, r3, #15
 800b67e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b682:	6879      	ldr	r1, [r7, #4]
 800b684:	33e0      	adds	r3, #224	; 0xe0
 800b686:	009b      	lsls	r3, r3, #2
 800b688:	440b      	add	r3, r1
 800b68a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800b68c:	89fb      	ldrh	r3, [r7, #14]
 800b68e:	b2db      	uxtb	r3, r3
}
 800b690:	4618      	mov	r0, r3
 800b692:	3710      	adds	r7, #16
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}

0800b698 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800b698:	b480      	push	{r7}
 800b69a:	b083      	sub	sp, #12
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	460b      	mov	r3, r1
 800b6a2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800b6a4:	78fb      	ldrb	r3, [r7, #3]
 800b6a6:	2b0f      	cmp	r3, #15
 800b6a8:	d80d      	bhi.n	800b6c6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800b6aa:	78fb      	ldrb	r3, [r7, #3]
 800b6ac:	687a      	ldr	r2, [r7, #4]
 800b6ae:	33e0      	adds	r3, #224	; 0xe0
 800b6b0:	009b      	lsls	r3, r3, #2
 800b6b2:	4413      	add	r3, r2
 800b6b4:	685a      	ldr	r2, [r3, #4]
 800b6b6:	78fb      	ldrb	r3, [r7, #3]
 800b6b8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800b6bc:	6879      	ldr	r1, [r7, #4]
 800b6be:	33e0      	adds	r3, #224	; 0xe0
 800b6c0:	009b      	lsls	r3, r3, #2
 800b6c2:	440b      	add	r3, r1
 800b6c4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800b6c6:	2300      	movs	r3, #0
}
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	370c      	adds	r7, #12
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d2:	4770      	bx	lr

0800b6d4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b6d4:	b480      	push	{r7}
 800b6d6:	b085      	sub	sp, #20
 800b6d8:	af00      	add	r7, sp, #0
 800b6da:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b6dc:	2300      	movs	r3, #0
 800b6de:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	73fb      	strb	r3, [r7, #15]
 800b6e4:	e00f      	b.n	800b706 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b6e6:	7bfb      	ldrb	r3, [r7, #15]
 800b6e8:	687a      	ldr	r2, [r7, #4]
 800b6ea:	33e0      	adds	r3, #224	; 0xe0
 800b6ec:	009b      	lsls	r3, r3, #2
 800b6ee:	4413      	add	r3, r2
 800b6f0:	685b      	ldr	r3, [r3, #4]
 800b6f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d102      	bne.n	800b700 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b6fa:	7bfb      	ldrb	r3, [r7, #15]
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	e007      	b.n	800b710 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800b700:	7bfb      	ldrb	r3, [r7, #15]
 800b702:	3301      	adds	r3, #1
 800b704:	73fb      	strb	r3, [r7, #15]
 800b706:	7bfb      	ldrb	r3, [r7, #15]
 800b708:	2b0f      	cmp	r3, #15
 800b70a:	d9ec      	bls.n	800b6e6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b70c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b710:	4618      	mov	r0, r3
 800b712:	3714      	adds	r7, #20
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr

0800b71c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b71c:	b580      	push	{r7, lr}
 800b71e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b720:	2201      	movs	r2, #1
 800b722:	490e      	ldr	r1, [pc, #56]	; (800b75c <MX_USB_HOST_Init+0x40>)
 800b724:	480e      	ldr	r0, [pc, #56]	; (800b760 <MX_USB_HOST_Init+0x44>)
 800b726:	f7fe fb05 	bl	8009d34 <USBH_Init>
 800b72a:	4603      	mov	r3, r0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d001      	beq.n	800b734 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b730:	f7f6 f8ec 	bl	800190c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b734:	490b      	ldr	r1, [pc, #44]	; (800b764 <MX_USB_HOST_Init+0x48>)
 800b736:	480a      	ldr	r0, [pc, #40]	; (800b760 <MX_USB_HOST_Init+0x44>)
 800b738:	f7fe fba9 	bl	8009e8e <USBH_RegisterClass>
 800b73c:	4603      	mov	r3, r0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d001      	beq.n	800b746 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b742:	f7f6 f8e3 	bl	800190c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b746:	4806      	ldr	r0, [pc, #24]	; (800b760 <MX_USB_HOST_Init+0x44>)
 800b748:	f7fe fc2d 	bl	8009fa6 <USBH_Start>
 800b74c:	4603      	mov	r3, r0
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d001      	beq.n	800b756 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b752:	f7f6 f8db 	bl	800190c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b756:	bf00      	nop
 800b758:	bd80      	pop	{r7, pc}
 800b75a:	bf00      	nop
 800b75c:	0800b77d 	.word	0x0800b77d
 800b760:	200003f0 	.word	0x200003f0
 800b764:	2000000c 	.word	0x2000000c

0800b768 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b76c:	4802      	ldr	r0, [pc, #8]	; (800b778 <MX_USB_HOST_Process+0x10>)
 800b76e:	f7fe fc2b 	bl	8009fc8 <USBH_Process>
}
 800b772:	bf00      	nop
 800b774:	bd80      	pop	{r7, pc}
 800b776:	bf00      	nop
 800b778:	200003f0 	.word	0x200003f0

0800b77c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
 800b784:	460b      	mov	r3, r1
 800b786:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b788:	78fb      	ldrb	r3, [r7, #3]
 800b78a:	3b01      	subs	r3, #1
 800b78c:	2b04      	cmp	r3, #4
 800b78e:	d819      	bhi.n	800b7c4 <USBH_UserProcess+0x48>
 800b790:	a201      	add	r2, pc, #4	; (adr r2, 800b798 <USBH_UserProcess+0x1c>)
 800b792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b796:	bf00      	nop
 800b798:	0800b7c5 	.word	0x0800b7c5
 800b79c:	0800b7b5 	.word	0x0800b7b5
 800b7a0:	0800b7c5 	.word	0x0800b7c5
 800b7a4:	0800b7bd 	.word	0x0800b7bd
 800b7a8:	0800b7ad 	.word	0x0800b7ad
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b7ac:	4b09      	ldr	r3, [pc, #36]	; (800b7d4 <USBH_UserProcess+0x58>)
 800b7ae:	2203      	movs	r2, #3
 800b7b0:	701a      	strb	r2, [r3, #0]
  break;
 800b7b2:	e008      	b.n	800b7c6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b7b4:	4b07      	ldr	r3, [pc, #28]	; (800b7d4 <USBH_UserProcess+0x58>)
 800b7b6:	2202      	movs	r2, #2
 800b7b8:	701a      	strb	r2, [r3, #0]
  break;
 800b7ba:	e004      	b.n	800b7c6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b7bc:	4b05      	ldr	r3, [pc, #20]	; (800b7d4 <USBH_UserProcess+0x58>)
 800b7be:	2201      	movs	r2, #1
 800b7c0:	701a      	strb	r2, [r3, #0]
  break;
 800b7c2:	e000      	b.n	800b7c6 <USBH_UserProcess+0x4a>

  default:
  break;
 800b7c4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b7c6:	bf00      	nop
 800b7c8:	370c      	adds	r7, #12
 800b7ca:	46bd      	mov	sp, r7
 800b7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d0:	4770      	bx	lr
 800b7d2:	bf00      	nop
 800b7d4:	200007c8 	.word	0x200007c8

0800b7d8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b08a      	sub	sp, #40	; 0x28
 800b7dc:	af00      	add	r7, sp, #0
 800b7de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b7e0:	f107 0314 	add.w	r3, r7, #20
 800b7e4:	2200      	movs	r2, #0
 800b7e6:	601a      	str	r2, [r3, #0]
 800b7e8:	605a      	str	r2, [r3, #4]
 800b7ea:	609a      	str	r2, [r3, #8]
 800b7ec:	60da      	str	r2, [r3, #12]
 800b7ee:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b7f8:	d147      	bne.n	800b88a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	613b      	str	r3, [r7, #16]
 800b7fe:	4b25      	ldr	r3, [pc, #148]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b802:	4a24      	ldr	r2, [pc, #144]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b804:	f043 0301 	orr.w	r3, r3, #1
 800b808:	6313      	str	r3, [r2, #48]	; 0x30
 800b80a:	4b22      	ldr	r3, [pc, #136]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b80c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b80e:	f003 0301 	and.w	r3, r3, #1
 800b812:	613b      	str	r3, [r7, #16]
 800b814:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b816:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b81a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b81c:	2300      	movs	r3, #0
 800b81e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b820:	2300      	movs	r3, #0
 800b822:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b824:	f107 0314 	add.w	r3, r7, #20
 800b828:	4619      	mov	r1, r3
 800b82a:	481b      	ldr	r0, [pc, #108]	; (800b898 <HAL_HCD_MspInit+0xc0>)
 800b82c:	f7f7 f956 	bl	8002adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b830:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800b834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b836:	2302      	movs	r3, #2
 800b838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b83a:	2300      	movs	r3, #0
 800b83c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b83e:	2300      	movs	r3, #0
 800b840:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b842:	230a      	movs	r3, #10
 800b844:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b846:	f107 0314 	add.w	r3, r7, #20
 800b84a:	4619      	mov	r1, r3
 800b84c:	4812      	ldr	r0, [pc, #72]	; (800b898 <HAL_HCD_MspInit+0xc0>)
 800b84e:	f7f7 f945 	bl	8002adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b852:	4b10      	ldr	r3, [pc, #64]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b856:	4a0f      	ldr	r2, [pc, #60]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b858:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b85c:	6353      	str	r3, [r2, #52]	; 0x34
 800b85e:	2300      	movs	r3, #0
 800b860:	60fb      	str	r3, [r7, #12]
 800b862:	4b0c      	ldr	r3, [pc, #48]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b866:	4a0b      	ldr	r2, [pc, #44]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b868:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b86c:	6453      	str	r3, [r2, #68]	; 0x44
 800b86e:	4b09      	ldr	r3, [pc, #36]	; (800b894 <HAL_HCD_MspInit+0xbc>)
 800b870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b872:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b876:	60fb      	str	r3, [r7, #12]
 800b878:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b87a:	2200      	movs	r2, #0
 800b87c:	2100      	movs	r1, #0
 800b87e:	2043      	movs	r0, #67	; 0x43
 800b880:	f7f6 fcf3 	bl	800226a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b884:	2043      	movs	r0, #67	; 0x43
 800b886:	f7f6 fd0c 	bl	80022a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b88a:	bf00      	nop
 800b88c:	3728      	adds	r7, #40	; 0x28
 800b88e:	46bd      	mov	sp, r7
 800b890:	bd80      	pop	{r7, pc}
 800b892:	bf00      	nop
 800b894:	40023800 	.word	0x40023800
 800b898:	40020000 	.word	0x40020000

0800b89c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b89c:	b580      	push	{r7, lr}
 800b89e:	b082      	sub	sp, #8
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800b8aa:	4618      	mov	r0, r3
 800b8ac:	f7fe ff6b 	bl	800a786 <USBH_LL_IncTimer>
}
 800b8b0:	bf00      	nop
 800b8b2:	3708      	adds	r7, #8
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	bd80      	pop	{r7, pc}

0800b8b8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b8b8:	b580      	push	{r7, lr}
 800b8ba:	b082      	sub	sp, #8
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800b8c6:	4618      	mov	r0, r3
 800b8c8:	f7fe ffa3 	bl	800a812 <USBH_LL_Connect>
}
 800b8cc:	bf00      	nop
 800b8ce:	3708      	adds	r7, #8
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}

0800b8d4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b8d4:	b580      	push	{r7, lr}
 800b8d6:	b082      	sub	sp, #8
 800b8d8:	af00      	add	r7, sp, #0
 800b8da:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	f7fe ffac 	bl	800a840 <USBH_LL_Disconnect>
}
 800b8e8:	bf00      	nop
 800b8ea:	3708      	adds	r7, #8
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b083      	sub	sp, #12
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	70fb      	strb	r3, [r7, #3]
 800b8fc:	4613      	mov	r3, r2
 800b8fe:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b900:	bf00      	nop
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b90c:	b580      	push	{r7, lr}
 800b90e:	b082      	sub	sp, #8
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800b91a:	4618      	mov	r0, r3
 800b91c:	f7fe ff5d 	bl	800a7da <USBH_LL_PortEnabled>
}
 800b920:	bf00      	nop
 800b922:	3708      	adds	r7, #8
 800b924:	46bd      	mov	sp, r7
 800b926:	bd80      	pop	{r7, pc}

0800b928 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b928:	b580      	push	{r7, lr}
 800b92a:	b082      	sub	sp, #8
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800b936:	4618      	mov	r0, r3
 800b938:	f7fe ff5d 	bl	800a7f6 <USBH_LL_PortDisabled>
}
 800b93c:	bf00      	nop
 800b93e:	3708      	adds	r7, #8
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b944:	b580      	push	{r7, lr}
 800b946:	b082      	sub	sp, #8
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b952:	2b01      	cmp	r3, #1
 800b954:	d12a      	bne.n	800b9ac <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b956:	4a18      	ldr	r2, [pc, #96]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f8c2 33dc 	str.w	r3, [r2, #988]	; 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	4a15      	ldr	r2, [pc, #84]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b962:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b966:	4b14      	ldr	r3, [pc, #80]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b968:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b96c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b96e:	4b12      	ldr	r3, [pc, #72]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b970:	2208      	movs	r2, #8
 800b972:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b974:	4b10      	ldr	r3, [pc, #64]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b976:	2201      	movs	r2, #1
 800b978:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b97a:	4b0f      	ldr	r3, [pc, #60]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b97c:	2200      	movs	r2, #0
 800b97e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b980:	4b0d      	ldr	r3, [pc, #52]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b982:	2202      	movs	r2, #2
 800b984:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b986:	4b0c      	ldr	r3, [pc, #48]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b988:	2200      	movs	r2, #0
 800b98a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b98c:	480a      	ldr	r0, [pc, #40]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b98e:	f7f7 fa5a 	bl	8002e46 <HAL_HCD_Init>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d001      	beq.n	800b99c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b998:	f7f5 ffb8 	bl	800190c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b99c:	4806      	ldr	r0, [pc, #24]	; (800b9b8 <USBH_LL_Init+0x74>)
 800b99e:	f7f7 febb 	bl	8003718 <HAL_HCD_GetCurrentFrame>
 800b9a2:	4603      	mov	r3, r0
 800b9a4:	4619      	mov	r1, r3
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f7fe fede 	bl	800a768 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3708      	adds	r7, #8
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}
 800b9b6:	bf00      	nop
 800b9b8:	200007cc 	.word	0x200007cc

0800b9bc <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b9bc:	b580      	push	{r7, lr}
 800b9be:	b084      	sub	sp, #16
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b9d2:	4618      	mov	r0, r3
 800b9d4:	f7f7 fe28 	bl	8003628 <HAL_HCD_Start>
 800b9d8:	4603      	mov	r3, r0
 800b9da:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b9dc:	7bfb      	ldrb	r3, [r7, #15]
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f000 f95e 	bl	800bca0 <USBH_Get_USB_Status>
 800b9e4:	4603      	mov	r3, r0
 800b9e6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b9e8:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3710      	adds	r7, #16
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}

0800b9f2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b9f2:	b580      	push	{r7, lr}
 800b9f4:	b084      	sub	sp, #16
 800b9f6:	af00      	add	r7, sp, #0
 800b9f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b9fe:	2300      	movs	r3, #0
 800ba00:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f7f7 fe30 	bl	800366e <HAL_HCD_Stop>
 800ba0e:	4603      	mov	r3, r0
 800ba10:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ba12:	7bfb      	ldrb	r3, [r7, #15]
 800ba14:	4618      	mov	r0, r3
 800ba16:	f000 f943 	bl	800bca0 <USBH_Get_USB_Status>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ba1e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ba20:	4618      	mov	r0, r3
 800ba22:	3710      	adds	r7, #16
 800ba24:	46bd      	mov	sp, r7
 800ba26:	bd80      	pop	{r7, pc}

0800ba28 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800ba28:	b580      	push	{r7, lr}
 800ba2a:	b084      	sub	sp, #16
 800ba2c:	af00      	add	r7, sp, #0
 800ba2e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800ba30:	2301      	movs	r3, #1
 800ba32:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f7f7 fe7a 	bl	8003734 <HAL_HCD_GetCurrentSpeed>
 800ba40:	4603      	mov	r3, r0
 800ba42:	2b02      	cmp	r3, #2
 800ba44:	d00c      	beq.n	800ba60 <USBH_LL_GetSpeed+0x38>
 800ba46:	2b02      	cmp	r3, #2
 800ba48:	d80d      	bhi.n	800ba66 <USBH_LL_GetSpeed+0x3e>
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d002      	beq.n	800ba54 <USBH_LL_GetSpeed+0x2c>
 800ba4e:	2b01      	cmp	r3, #1
 800ba50:	d003      	beq.n	800ba5a <USBH_LL_GetSpeed+0x32>
 800ba52:	e008      	b.n	800ba66 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800ba54:	2300      	movs	r3, #0
 800ba56:	73fb      	strb	r3, [r7, #15]
    break;
 800ba58:	e008      	b.n	800ba6c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800ba5a:	2301      	movs	r3, #1
 800ba5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ba5e:	e005      	b.n	800ba6c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800ba60:	2302      	movs	r3, #2
 800ba62:	73fb      	strb	r3, [r7, #15]
    break;
 800ba64:	e002      	b.n	800ba6c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800ba66:	2301      	movs	r3, #1
 800ba68:	73fb      	strb	r3, [r7, #15]
    break;
 800ba6a:	bf00      	nop
  }
  return  speed;
 800ba6c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6e:	4618      	mov	r0, r3
 800ba70:	3710      	adds	r7, #16
 800ba72:	46bd      	mov	sp, r7
 800ba74:	bd80      	pop	{r7, pc}

0800ba76 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800ba76:	b580      	push	{r7, lr}
 800ba78:	b084      	sub	sp, #16
 800ba7a:	af00      	add	r7, sp, #0
 800ba7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ba82:	2300      	movs	r3, #0
 800ba84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	f7f7 fe0b 	bl	80036a8 <HAL_HCD_ResetPort>
 800ba92:	4603      	mov	r3, r0
 800ba94:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ba96:	7bfb      	ldrb	r3, [r7, #15]
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f000 f901 	bl	800bca0 <USBH_Get_USB_Status>
 800ba9e:	4603      	mov	r3, r0
 800baa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800baa2:	7bbb      	ldrb	r3, [r7, #14]
}
 800baa4:	4618      	mov	r0, r3
 800baa6:	3710      	adds	r7, #16
 800baa8:	46bd      	mov	sp, r7
 800baaa:	bd80      	pop	{r7, pc}

0800baac <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b082      	sub	sp, #8
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	6078      	str	r0, [r7, #4]
 800bab4:	460b      	mov	r3, r1
 800bab6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800babe:	78fa      	ldrb	r2, [r7, #3]
 800bac0:	4611      	mov	r1, r2
 800bac2:	4618      	mov	r0, r3
 800bac4:	f7f7 fe13 	bl	80036ee <HAL_HCD_HC_GetXferCount>
 800bac8:	4603      	mov	r3, r0
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3708      	adds	r7, #8
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}

0800bad2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800bad2:	b590      	push	{r4, r7, lr}
 800bad4:	b089      	sub	sp, #36	; 0x24
 800bad6:	af04      	add	r7, sp, #16
 800bad8:	6078      	str	r0, [r7, #4]
 800bada:	4608      	mov	r0, r1
 800badc:	4611      	mov	r1, r2
 800bade:	461a      	mov	r2, r3
 800bae0:	4603      	mov	r3, r0
 800bae2:	70fb      	strb	r3, [r7, #3]
 800bae4:	460b      	mov	r3, r1
 800bae6:	70bb      	strb	r3, [r7, #2]
 800bae8:	4613      	mov	r3, r2
 800baea:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800baec:	2300      	movs	r3, #0
 800baee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800baf0:	2300      	movs	r3, #0
 800baf2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800bafa:	787c      	ldrb	r4, [r7, #1]
 800bafc:	78ba      	ldrb	r2, [r7, #2]
 800bafe:	78f9      	ldrb	r1, [r7, #3]
 800bb00:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bb02:	9302      	str	r3, [sp, #8]
 800bb04:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800bb08:	9301      	str	r3, [sp, #4]
 800bb0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bb0e:	9300      	str	r3, [sp, #0]
 800bb10:	4623      	mov	r3, r4
 800bb12:	f7f7 f9ff 	bl	8002f14 <HAL_HCD_HC_Init>
 800bb16:	4603      	mov	r3, r0
 800bb18:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800bb1a:	7bfb      	ldrb	r3, [r7, #15]
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f000 f8bf 	bl	800bca0 <USBH_Get_USB_Status>
 800bb22:	4603      	mov	r3, r0
 800bb24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb26:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	3714      	adds	r7, #20
 800bb2c:	46bd      	mov	sp, r7
 800bb2e:	bd90      	pop	{r4, r7, pc}

0800bb30 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b084      	sub	sp, #16
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
 800bb38:	460b      	mov	r3, r1
 800bb3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bb40:	2300      	movs	r3, #0
 800bb42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bb4a:	78fa      	ldrb	r2, [r7, #3]
 800bb4c:	4611      	mov	r1, r2
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f7f7 fa98 	bl	8003084 <HAL_HCD_HC_Halt>
 800bb54:	4603      	mov	r3, r0
 800bb56:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bb58:	7bfb      	ldrb	r3, [r7, #15]
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f000 f8a0 	bl	800bca0 <USBH_Get_USB_Status>
 800bb60:	4603      	mov	r3, r0
 800bb62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bb64:	7bbb      	ldrb	r3, [r7, #14]
}
 800bb66:	4618      	mov	r0, r3
 800bb68:	3710      	adds	r7, #16
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	bd80      	pop	{r7, pc}

0800bb6e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800bb6e:	b590      	push	{r4, r7, lr}
 800bb70:	b089      	sub	sp, #36	; 0x24
 800bb72:	af04      	add	r7, sp, #16
 800bb74:	6078      	str	r0, [r7, #4]
 800bb76:	4608      	mov	r0, r1
 800bb78:	4611      	mov	r1, r2
 800bb7a:	461a      	mov	r2, r3
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	70fb      	strb	r3, [r7, #3]
 800bb80:	460b      	mov	r3, r1
 800bb82:	70bb      	strb	r3, [r7, #2]
 800bb84:	4613      	mov	r3, r2
 800bb86:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bb88:	2300      	movs	r3, #0
 800bb8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800bb96:	787c      	ldrb	r4, [r7, #1]
 800bb98:	78ba      	ldrb	r2, [r7, #2]
 800bb9a:	78f9      	ldrb	r1, [r7, #3]
 800bb9c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800bba0:	9303      	str	r3, [sp, #12]
 800bba2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800bba4:	9302      	str	r3, [sp, #8]
 800bba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bba8:	9301      	str	r3, [sp, #4]
 800bbaa:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bbae:	9300      	str	r3, [sp, #0]
 800bbb0:	4623      	mov	r3, r4
 800bbb2:	f7f7 fa8b 	bl	80030cc <HAL_HCD_HC_SubmitRequest>
 800bbb6:	4603      	mov	r3, r0
 800bbb8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800bbba:	7bfb      	ldrb	r3, [r7, #15]
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	f000 f86f 	bl	800bca0 <USBH_Get_USB_Status>
 800bbc2:	4603      	mov	r3, r0
 800bbc4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bbc6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3714      	adds	r7, #20
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd90      	pop	{r4, r7, pc}

0800bbd0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bbd0:	b580      	push	{r7, lr}
 800bbd2:	b082      	sub	sp, #8
 800bbd4:	af00      	add	r7, sp, #0
 800bbd6:	6078      	str	r0, [r7, #4]
 800bbd8:	460b      	mov	r3, r1
 800bbda:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bbe2:	78fa      	ldrb	r2, [r7, #3]
 800bbe4:	4611      	mov	r1, r2
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	f7f7 fd6c 	bl	80036c4 <HAL_HCD_HC_GetURBState>
 800bbec:	4603      	mov	r3, r0
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3708      	adds	r7, #8
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	bd80      	pop	{r7, pc}

0800bbf6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800bbf6:	b580      	push	{r7, lr}
 800bbf8:	b082      	sub	sp, #8
 800bbfa:	af00      	add	r7, sp, #0
 800bbfc:	6078      	str	r0, [r7, #4]
 800bbfe:	460b      	mov	r3, r1
 800bc00:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800bc08:	2b01      	cmp	r3, #1
 800bc0a:	d103      	bne.n	800bc14 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800bc0c:	78fb      	ldrb	r3, [r7, #3]
 800bc0e:	4618      	mov	r0, r3
 800bc10:	f000 f872 	bl	800bcf8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800bc14:	20c8      	movs	r0, #200	; 0xc8
 800bc16:	f7f6 fa29 	bl	800206c <HAL_Delay>
  return USBH_OK;
 800bc1a:	2300      	movs	r3, #0
}
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	3708      	adds	r7, #8
 800bc20:	46bd      	mov	sp, r7
 800bc22:	bd80      	pop	{r7, pc}

0800bc24 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800bc24:	b480      	push	{r7}
 800bc26:	b085      	sub	sp, #20
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	70fb      	strb	r3, [r7, #3]
 800bc30:	4613      	mov	r3, r2
 800bc32:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800bc3a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800bc3c:	78fa      	ldrb	r2, [r7, #3]
 800bc3e:	68f9      	ldr	r1, [r7, #12]
 800bc40:	4613      	mov	r3, r2
 800bc42:	011b      	lsls	r3, r3, #4
 800bc44:	1a9b      	subs	r3, r3, r2
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	440b      	add	r3, r1
 800bc4a:	3317      	adds	r3, #23
 800bc4c:	781b      	ldrb	r3, [r3, #0]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d00a      	beq.n	800bc68 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800bc52:	78fa      	ldrb	r2, [r7, #3]
 800bc54:	68f9      	ldr	r1, [r7, #12]
 800bc56:	4613      	mov	r3, r2
 800bc58:	011b      	lsls	r3, r3, #4
 800bc5a:	1a9b      	subs	r3, r3, r2
 800bc5c:	009b      	lsls	r3, r3, #2
 800bc5e:	440b      	add	r3, r1
 800bc60:	333c      	adds	r3, #60	; 0x3c
 800bc62:	78ba      	ldrb	r2, [r7, #2]
 800bc64:	701a      	strb	r2, [r3, #0]
 800bc66:	e009      	b.n	800bc7c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800bc68:	78fa      	ldrb	r2, [r7, #3]
 800bc6a:	68f9      	ldr	r1, [r7, #12]
 800bc6c:	4613      	mov	r3, r2
 800bc6e:	011b      	lsls	r3, r3, #4
 800bc70:	1a9b      	subs	r3, r3, r2
 800bc72:	009b      	lsls	r3, r3, #2
 800bc74:	440b      	add	r3, r1
 800bc76:	333d      	adds	r3, #61	; 0x3d
 800bc78:	78ba      	ldrb	r2, [r7, #2]
 800bc7a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800bc7c:	2300      	movs	r3, #0
}
 800bc7e:	4618      	mov	r0, r3
 800bc80:	3714      	adds	r7, #20
 800bc82:	46bd      	mov	sp, r7
 800bc84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc88:	4770      	bx	lr

0800bc8a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b082      	sub	sp, #8
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f7f6 f9ea 	bl	800206c <HAL_Delay>
}
 800bc98:	bf00      	nop
 800bc9a:	3708      	adds	r7, #8
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	bd80      	pop	{r7, pc}

0800bca0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bca0:	b480      	push	{r7}
 800bca2:	b085      	sub	sp, #20
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	4603      	mov	r3, r0
 800bca8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bcaa:	2300      	movs	r3, #0
 800bcac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bcae:	79fb      	ldrb	r3, [r7, #7]
 800bcb0:	2b03      	cmp	r3, #3
 800bcb2:	d817      	bhi.n	800bce4 <USBH_Get_USB_Status+0x44>
 800bcb4:	a201      	add	r2, pc, #4	; (adr r2, 800bcbc <USBH_Get_USB_Status+0x1c>)
 800bcb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcba:	bf00      	nop
 800bcbc:	0800bccd 	.word	0x0800bccd
 800bcc0:	0800bcd3 	.word	0x0800bcd3
 800bcc4:	0800bcd9 	.word	0x0800bcd9
 800bcc8:	0800bcdf 	.word	0x0800bcdf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800bccc:	2300      	movs	r3, #0
 800bcce:	73fb      	strb	r3, [r7, #15]
    break;
 800bcd0:	e00b      	b.n	800bcea <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800bcd2:	2302      	movs	r3, #2
 800bcd4:	73fb      	strb	r3, [r7, #15]
    break;
 800bcd6:	e008      	b.n	800bcea <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	73fb      	strb	r3, [r7, #15]
    break;
 800bcdc:	e005      	b.n	800bcea <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800bcde:	2302      	movs	r3, #2
 800bce0:	73fb      	strb	r3, [r7, #15]
    break;
 800bce2:	e002      	b.n	800bcea <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800bce4:	2302      	movs	r3, #2
 800bce6:	73fb      	strb	r3, [r7, #15]
    break;
 800bce8:	bf00      	nop
  }
  return usb_status;
 800bcea:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcec:	4618      	mov	r0, r3
 800bcee:	3714      	adds	r7, #20
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf6:	4770      	bx	lr

0800bcf8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b084      	sub	sp, #16
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	4603      	mov	r3, r0
 800bd00:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800bd02:	79fb      	ldrb	r3, [r7, #7]
 800bd04:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800bd06:	79fb      	ldrb	r3, [r7, #7]
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d102      	bne.n	800bd12 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800bd0c:	2300      	movs	r3, #0
 800bd0e:	73fb      	strb	r3, [r7, #15]
 800bd10:	e001      	b.n	800bd16 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800bd12:	2301      	movs	r3, #1
 800bd14:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800bd16:	7bfb      	ldrb	r3, [r7, #15]
 800bd18:	461a      	mov	r2, r3
 800bd1a:	2101      	movs	r1, #1
 800bd1c:	4803      	ldr	r0, [pc, #12]	; (800bd2c <MX_DriverVbusFS+0x34>)
 800bd1e:	f7f7 f879 	bl	8002e14 <HAL_GPIO_WritePin>
}
 800bd22:	bf00      	nop
 800bd24:	3710      	adds	r7, #16
 800bd26:	46bd      	mov	sp, r7
 800bd28:	bd80      	pop	{r7, pc}
 800bd2a:	bf00      	nop
 800bd2c:	40020800 	.word	0x40020800

0800bd30 <malloc>:
 800bd30:	4b02      	ldr	r3, [pc, #8]	; (800bd3c <malloc+0xc>)
 800bd32:	4601      	mov	r1, r0
 800bd34:	6818      	ldr	r0, [r3, #0]
 800bd36:	f000 b82b 	b.w	800bd90 <_malloc_r>
 800bd3a:	bf00      	nop
 800bd3c:	20000084 	.word	0x20000084

0800bd40 <free>:
 800bd40:	4b02      	ldr	r3, [pc, #8]	; (800bd4c <free+0xc>)
 800bd42:	4601      	mov	r1, r0
 800bd44:	6818      	ldr	r0, [r3, #0]
 800bd46:	f001 bd45 	b.w	800d7d4 <_free_r>
 800bd4a:	bf00      	nop
 800bd4c:	20000084 	.word	0x20000084

0800bd50 <sbrk_aligned>:
 800bd50:	b570      	push	{r4, r5, r6, lr}
 800bd52:	4e0e      	ldr	r6, [pc, #56]	; (800bd8c <sbrk_aligned+0x3c>)
 800bd54:	460c      	mov	r4, r1
 800bd56:	6831      	ldr	r1, [r6, #0]
 800bd58:	4605      	mov	r5, r0
 800bd5a:	b911      	cbnz	r1, 800bd62 <sbrk_aligned+0x12>
 800bd5c:	f000 fe70 	bl	800ca40 <_sbrk_r>
 800bd60:	6030      	str	r0, [r6, #0]
 800bd62:	4621      	mov	r1, r4
 800bd64:	4628      	mov	r0, r5
 800bd66:	f000 fe6b 	bl	800ca40 <_sbrk_r>
 800bd6a:	1c43      	adds	r3, r0, #1
 800bd6c:	d00a      	beq.n	800bd84 <sbrk_aligned+0x34>
 800bd6e:	1cc4      	adds	r4, r0, #3
 800bd70:	f024 0403 	bic.w	r4, r4, #3
 800bd74:	42a0      	cmp	r0, r4
 800bd76:	d007      	beq.n	800bd88 <sbrk_aligned+0x38>
 800bd78:	1a21      	subs	r1, r4, r0
 800bd7a:	4628      	mov	r0, r5
 800bd7c:	f000 fe60 	bl	800ca40 <_sbrk_r>
 800bd80:	3001      	adds	r0, #1
 800bd82:	d101      	bne.n	800bd88 <sbrk_aligned+0x38>
 800bd84:	f04f 34ff 	mov.w	r4, #4294967295
 800bd88:	4620      	mov	r0, r4
 800bd8a:	bd70      	pop	{r4, r5, r6, pc}
 800bd8c:	20000bb0 	.word	0x20000bb0

0800bd90 <_malloc_r>:
 800bd90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bd94:	1ccd      	adds	r5, r1, #3
 800bd96:	f025 0503 	bic.w	r5, r5, #3
 800bd9a:	3508      	adds	r5, #8
 800bd9c:	2d0c      	cmp	r5, #12
 800bd9e:	bf38      	it	cc
 800bda0:	250c      	movcc	r5, #12
 800bda2:	2d00      	cmp	r5, #0
 800bda4:	4607      	mov	r7, r0
 800bda6:	db01      	blt.n	800bdac <_malloc_r+0x1c>
 800bda8:	42a9      	cmp	r1, r5
 800bdaa:	d905      	bls.n	800bdb8 <_malloc_r+0x28>
 800bdac:	230c      	movs	r3, #12
 800bdae:	603b      	str	r3, [r7, #0]
 800bdb0:	2600      	movs	r6, #0
 800bdb2:	4630      	mov	r0, r6
 800bdb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bdb8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800be8c <_malloc_r+0xfc>
 800bdbc:	f000 f868 	bl	800be90 <__malloc_lock>
 800bdc0:	f8d8 3000 	ldr.w	r3, [r8]
 800bdc4:	461c      	mov	r4, r3
 800bdc6:	bb5c      	cbnz	r4, 800be20 <_malloc_r+0x90>
 800bdc8:	4629      	mov	r1, r5
 800bdca:	4638      	mov	r0, r7
 800bdcc:	f7ff ffc0 	bl	800bd50 <sbrk_aligned>
 800bdd0:	1c43      	adds	r3, r0, #1
 800bdd2:	4604      	mov	r4, r0
 800bdd4:	d155      	bne.n	800be82 <_malloc_r+0xf2>
 800bdd6:	f8d8 4000 	ldr.w	r4, [r8]
 800bdda:	4626      	mov	r6, r4
 800bddc:	2e00      	cmp	r6, #0
 800bdde:	d145      	bne.n	800be6c <_malloc_r+0xdc>
 800bde0:	2c00      	cmp	r4, #0
 800bde2:	d048      	beq.n	800be76 <_malloc_r+0xe6>
 800bde4:	6823      	ldr	r3, [r4, #0]
 800bde6:	4631      	mov	r1, r6
 800bde8:	4638      	mov	r0, r7
 800bdea:	eb04 0903 	add.w	r9, r4, r3
 800bdee:	f000 fe27 	bl	800ca40 <_sbrk_r>
 800bdf2:	4581      	cmp	r9, r0
 800bdf4:	d13f      	bne.n	800be76 <_malloc_r+0xe6>
 800bdf6:	6821      	ldr	r1, [r4, #0]
 800bdf8:	1a6d      	subs	r5, r5, r1
 800bdfa:	4629      	mov	r1, r5
 800bdfc:	4638      	mov	r0, r7
 800bdfe:	f7ff ffa7 	bl	800bd50 <sbrk_aligned>
 800be02:	3001      	adds	r0, #1
 800be04:	d037      	beq.n	800be76 <_malloc_r+0xe6>
 800be06:	6823      	ldr	r3, [r4, #0]
 800be08:	442b      	add	r3, r5
 800be0a:	6023      	str	r3, [r4, #0]
 800be0c:	f8d8 3000 	ldr.w	r3, [r8]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d038      	beq.n	800be86 <_malloc_r+0xf6>
 800be14:	685a      	ldr	r2, [r3, #4]
 800be16:	42a2      	cmp	r2, r4
 800be18:	d12b      	bne.n	800be72 <_malloc_r+0xe2>
 800be1a:	2200      	movs	r2, #0
 800be1c:	605a      	str	r2, [r3, #4]
 800be1e:	e00f      	b.n	800be40 <_malloc_r+0xb0>
 800be20:	6822      	ldr	r2, [r4, #0]
 800be22:	1b52      	subs	r2, r2, r5
 800be24:	d41f      	bmi.n	800be66 <_malloc_r+0xd6>
 800be26:	2a0b      	cmp	r2, #11
 800be28:	d917      	bls.n	800be5a <_malloc_r+0xca>
 800be2a:	1961      	adds	r1, r4, r5
 800be2c:	42a3      	cmp	r3, r4
 800be2e:	6025      	str	r5, [r4, #0]
 800be30:	bf18      	it	ne
 800be32:	6059      	strne	r1, [r3, #4]
 800be34:	6863      	ldr	r3, [r4, #4]
 800be36:	bf08      	it	eq
 800be38:	f8c8 1000 	streq.w	r1, [r8]
 800be3c:	5162      	str	r2, [r4, r5]
 800be3e:	604b      	str	r3, [r1, #4]
 800be40:	4638      	mov	r0, r7
 800be42:	f104 060b 	add.w	r6, r4, #11
 800be46:	f000 f829 	bl	800be9c <__malloc_unlock>
 800be4a:	f026 0607 	bic.w	r6, r6, #7
 800be4e:	1d23      	adds	r3, r4, #4
 800be50:	1af2      	subs	r2, r6, r3
 800be52:	d0ae      	beq.n	800bdb2 <_malloc_r+0x22>
 800be54:	1b9b      	subs	r3, r3, r6
 800be56:	50a3      	str	r3, [r4, r2]
 800be58:	e7ab      	b.n	800bdb2 <_malloc_r+0x22>
 800be5a:	42a3      	cmp	r3, r4
 800be5c:	6862      	ldr	r2, [r4, #4]
 800be5e:	d1dd      	bne.n	800be1c <_malloc_r+0x8c>
 800be60:	f8c8 2000 	str.w	r2, [r8]
 800be64:	e7ec      	b.n	800be40 <_malloc_r+0xb0>
 800be66:	4623      	mov	r3, r4
 800be68:	6864      	ldr	r4, [r4, #4]
 800be6a:	e7ac      	b.n	800bdc6 <_malloc_r+0x36>
 800be6c:	4634      	mov	r4, r6
 800be6e:	6876      	ldr	r6, [r6, #4]
 800be70:	e7b4      	b.n	800bddc <_malloc_r+0x4c>
 800be72:	4613      	mov	r3, r2
 800be74:	e7cc      	b.n	800be10 <_malloc_r+0x80>
 800be76:	230c      	movs	r3, #12
 800be78:	603b      	str	r3, [r7, #0]
 800be7a:	4638      	mov	r0, r7
 800be7c:	f000 f80e 	bl	800be9c <__malloc_unlock>
 800be80:	e797      	b.n	800bdb2 <_malloc_r+0x22>
 800be82:	6025      	str	r5, [r4, #0]
 800be84:	e7dc      	b.n	800be40 <_malloc_r+0xb0>
 800be86:	605b      	str	r3, [r3, #4]
 800be88:	deff      	udf	#255	; 0xff
 800be8a:	bf00      	nop
 800be8c:	20000bac 	.word	0x20000bac

0800be90 <__malloc_lock>:
 800be90:	4801      	ldr	r0, [pc, #4]	; (800be98 <__malloc_lock+0x8>)
 800be92:	f000 be22 	b.w	800cada <__retarget_lock_acquire_recursive>
 800be96:	bf00      	nop
 800be98:	20000cf4 	.word	0x20000cf4

0800be9c <__malloc_unlock>:
 800be9c:	4801      	ldr	r0, [pc, #4]	; (800bea4 <__malloc_unlock+0x8>)
 800be9e:	f000 be1d 	b.w	800cadc <__retarget_lock_release_recursive>
 800bea2:	bf00      	nop
 800bea4:	20000cf4 	.word	0x20000cf4

0800bea8 <__cvt>:
 800bea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800beac:	ec55 4b10 	vmov	r4, r5, d0
 800beb0:	2d00      	cmp	r5, #0
 800beb2:	460e      	mov	r6, r1
 800beb4:	4619      	mov	r1, r3
 800beb6:	462b      	mov	r3, r5
 800beb8:	bfbb      	ittet	lt
 800beba:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bebe:	461d      	movlt	r5, r3
 800bec0:	2300      	movge	r3, #0
 800bec2:	232d      	movlt	r3, #45	; 0x2d
 800bec4:	700b      	strb	r3, [r1, #0]
 800bec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bec8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800becc:	4691      	mov	r9, r2
 800bece:	f023 0820 	bic.w	r8, r3, #32
 800bed2:	bfbc      	itt	lt
 800bed4:	4622      	movlt	r2, r4
 800bed6:	4614      	movlt	r4, r2
 800bed8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bedc:	d005      	beq.n	800beea <__cvt+0x42>
 800bede:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bee2:	d100      	bne.n	800bee6 <__cvt+0x3e>
 800bee4:	3601      	adds	r6, #1
 800bee6:	2102      	movs	r1, #2
 800bee8:	e000      	b.n	800beec <__cvt+0x44>
 800beea:	2103      	movs	r1, #3
 800beec:	ab03      	add	r3, sp, #12
 800beee:	9301      	str	r3, [sp, #4]
 800bef0:	ab02      	add	r3, sp, #8
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	ec45 4b10 	vmov	d0, r4, r5
 800bef8:	4653      	mov	r3, sl
 800befa:	4632      	mov	r2, r6
 800befc:	f000 fe78 	bl	800cbf0 <_dtoa_r>
 800bf00:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bf04:	4607      	mov	r7, r0
 800bf06:	d102      	bne.n	800bf0e <__cvt+0x66>
 800bf08:	f019 0f01 	tst.w	r9, #1
 800bf0c:	d022      	beq.n	800bf54 <__cvt+0xac>
 800bf0e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bf12:	eb07 0906 	add.w	r9, r7, r6
 800bf16:	d110      	bne.n	800bf3a <__cvt+0x92>
 800bf18:	783b      	ldrb	r3, [r7, #0]
 800bf1a:	2b30      	cmp	r3, #48	; 0x30
 800bf1c:	d10a      	bne.n	800bf34 <__cvt+0x8c>
 800bf1e:	2200      	movs	r2, #0
 800bf20:	2300      	movs	r3, #0
 800bf22:	4620      	mov	r0, r4
 800bf24:	4629      	mov	r1, r5
 800bf26:	f7f4 fdcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf2a:	b918      	cbnz	r0, 800bf34 <__cvt+0x8c>
 800bf2c:	f1c6 0601 	rsb	r6, r6, #1
 800bf30:	f8ca 6000 	str.w	r6, [sl]
 800bf34:	f8da 3000 	ldr.w	r3, [sl]
 800bf38:	4499      	add	r9, r3
 800bf3a:	2200      	movs	r2, #0
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	4620      	mov	r0, r4
 800bf40:	4629      	mov	r1, r5
 800bf42:	f7f4 fdc1 	bl	8000ac8 <__aeabi_dcmpeq>
 800bf46:	b108      	cbz	r0, 800bf4c <__cvt+0xa4>
 800bf48:	f8cd 900c 	str.w	r9, [sp, #12]
 800bf4c:	2230      	movs	r2, #48	; 0x30
 800bf4e:	9b03      	ldr	r3, [sp, #12]
 800bf50:	454b      	cmp	r3, r9
 800bf52:	d307      	bcc.n	800bf64 <__cvt+0xbc>
 800bf54:	9b03      	ldr	r3, [sp, #12]
 800bf56:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf58:	1bdb      	subs	r3, r3, r7
 800bf5a:	4638      	mov	r0, r7
 800bf5c:	6013      	str	r3, [r2, #0]
 800bf5e:	b004      	add	sp, #16
 800bf60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf64:	1c59      	adds	r1, r3, #1
 800bf66:	9103      	str	r1, [sp, #12]
 800bf68:	701a      	strb	r2, [r3, #0]
 800bf6a:	e7f0      	b.n	800bf4e <__cvt+0xa6>

0800bf6c <__exponent>:
 800bf6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf6e:	4603      	mov	r3, r0
 800bf70:	2900      	cmp	r1, #0
 800bf72:	bfb8      	it	lt
 800bf74:	4249      	neglt	r1, r1
 800bf76:	f803 2b02 	strb.w	r2, [r3], #2
 800bf7a:	bfb4      	ite	lt
 800bf7c:	222d      	movlt	r2, #45	; 0x2d
 800bf7e:	222b      	movge	r2, #43	; 0x2b
 800bf80:	2909      	cmp	r1, #9
 800bf82:	7042      	strb	r2, [r0, #1]
 800bf84:	dd2a      	ble.n	800bfdc <__exponent+0x70>
 800bf86:	f10d 0207 	add.w	r2, sp, #7
 800bf8a:	4617      	mov	r7, r2
 800bf8c:	260a      	movs	r6, #10
 800bf8e:	4694      	mov	ip, r2
 800bf90:	fb91 f5f6 	sdiv	r5, r1, r6
 800bf94:	fb06 1415 	mls	r4, r6, r5, r1
 800bf98:	3430      	adds	r4, #48	; 0x30
 800bf9a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800bf9e:	460c      	mov	r4, r1
 800bfa0:	2c63      	cmp	r4, #99	; 0x63
 800bfa2:	f102 32ff 	add.w	r2, r2, #4294967295
 800bfa6:	4629      	mov	r1, r5
 800bfa8:	dcf1      	bgt.n	800bf8e <__exponent+0x22>
 800bfaa:	3130      	adds	r1, #48	; 0x30
 800bfac:	f1ac 0402 	sub.w	r4, ip, #2
 800bfb0:	f802 1c01 	strb.w	r1, [r2, #-1]
 800bfb4:	1c41      	adds	r1, r0, #1
 800bfb6:	4622      	mov	r2, r4
 800bfb8:	42ba      	cmp	r2, r7
 800bfba:	d30a      	bcc.n	800bfd2 <__exponent+0x66>
 800bfbc:	f10d 0209 	add.w	r2, sp, #9
 800bfc0:	eba2 020c 	sub.w	r2, r2, ip
 800bfc4:	42bc      	cmp	r4, r7
 800bfc6:	bf88      	it	hi
 800bfc8:	2200      	movhi	r2, #0
 800bfca:	4413      	add	r3, r2
 800bfcc:	1a18      	subs	r0, r3, r0
 800bfce:	b003      	add	sp, #12
 800bfd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bfd2:	f812 5b01 	ldrb.w	r5, [r2], #1
 800bfd6:	f801 5f01 	strb.w	r5, [r1, #1]!
 800bfda:	e7ed      	b.n	800bfb8 <__exponent+0x4c>
 800bfdc:	2330      	movs	r3, #48	; 0x30
 800bfde:	3130      	adds	r1, #48	; 0x30
 800bfe0:	7083      	strb	r3, [r0, #2]
 800bfe2:	70c1      	strb	r1, [r0, #3]
 800bfe4:	1d03      	adds	r3, r0, #4
 800bfe6:	e7f1      	b.n	800bfcc <__exponent+0x60>

0800bfe8 <_printf_float>:
 800bfe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfec:	ed2d 8b02 	vpush	{d8}
 800bff0:	b08d      	sub	sp, #52	; 0x34
 800bff2:	460c      	mov	r4, r1
 800bff4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800bff8:	4616      	mov	r6, r2
 800bffa:	461f      	mov	r7, r3
 800bffc:	4605      	mov	r5, r0
 800bffe:	f000 fce7 	bl	800c9d0 <_localeconv_r>
 800c002:	f8d0 a000 	ldr.w	sl, [r0]
 800c006:	4650      	mov	r0, sl
 800c008:	f7f4 f932 	bl	8000270 <strlen>
 800c00c:	2300      	movs	r3, #0
 800c00e:	930a      	str	r3, [sp, #40]	; 0x28
 800c010:	6823      	ldr	r3, [r4, #0]
 800c012:	9305      	str	r3, [sp, #20]
 800c014:	f8d8 3000 	ldr.w	r3, [r8]
 800c018:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c01c:	3307      	adds	r3, #7
 800c01e:	f023 0307 	bic.w	r3, r3, #7
 800c022:	f103 0208 	add.w	r2, r3, #8
 800c026:	f8c8 2000 	str.w	r2, [r8]
 800c02a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c02e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c032:	9307      	str	r3, [sp, #28]
 800c034:	f8cd 8018 	str.w	r8, [sp, #24]
 800c038:	ee08 0a10 	vmov	s16, r0
 800c03c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800c040:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c044:	4b9e      	ldr	r3, [pc, #632]	; (800c2c0 <_printf_float+0x2d8>)
 800c046:	f04f 32ff 	mov.w	r2, #4294967295
 800c04a:	f7f4 fd6f 	bl	8000b2c <__aeabi_dcmpun>
 800c04e:	bb88      	cbnz	r0, 800c0b4 <_printf_float+0xcc>
 800c050:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c054:	4b9a      	ldr	r3, [pc, #616]	; (800c2c0 <_printf_float+0x2d8>)
 800c056:	f04f 32ff 	mov.w	r2, #4294967295
 800c05a:	f7f4 fd49 	bl	8000af0 <__aeabi_dcmple>
 800c05e:	bb48      	cbnz	r0, 800c0b4 <_printf_float+0xcc>
 800c060:	2200      	movs	r2, #0
 800c062:	2300      	movs	r3, #0
 800c064:	4640      	mov	r0, r8
 800c066:	4649      	mov	r1, r9
 800c068:	f7f4 fd38 	bl	8000adc <__aeabi_dcmplt>
 800c06c:	b110      	cbz	r0, 800c074 <_printf_float+0x8c>
 800c06e:	232d      	movs	r3, #45	; 0x2d
 800c070:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c074:	4a93      	ldr	r2, [pc, #588]	; (800c2c4 <_printf_float+0x2dc>)
 800c076:	4b94      	ldr	r3, [pc, #592]	; (800c2c8 <_printf_float+0x2e0>)
 800c078:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c07c:	bf94      	ite	ls
 800c07e:	4690      	movls	r8, r2
 800c080:	4698      	movhi	r8, r3
 800c082:	2303      	movs	r3, #3
 800c084:	6123      	str	r3, [r4, #16]
 800c086:	9b05      	ldr	r3, [sp, #20]
 800c088:	f023 0304 	bic.w	r3, r3, #4
 800c08c:	6023      	str	r3, [r4, #0]
 800c08e:	f04f 0900 	mov.w	r9, #0
 800c092:	9700      	str	r7, [sp, #0]
 800c094:	4633      	mov	r3, r6
 800c096:	aa0b      	add	r2, sp, #44	; 0x2c
 800c098:	4621      	mov	r1, r4
 800c09a:	4628      	mov	r0, r5
 800c09c:	f000 f9da 	bl	800c454 <_printf_common>
 800c0a0:	3001      	adds	r0, #1
 800c0a2:	f040 8090 	bne.w	800c1c6 <_printf_float+0x1de>
 800c0a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c0aa:	b00d      	add	sp, #52	; 0x34
 800c0ac:	ecbd 8b02 	vpop	{d8}
 800c0b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b4:	4642      	mov	r2, r8
 800c0b6:	464b      	mov	r3, r9
 800c0b8:	4640      	mov	r0, r8
 800c0ba:	4649      	mov	r1, r9
 800c0bc:	f7f4 fd36 	bl	8000b2c <__aeabi_dcmpun>
 800c0c0:	b140      	cbz	r0, 800c0d4 <_printf_float+0xec>
 800c0c2:	464b      	mov	r3, r9
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	bfbc      	itt	lt
 800c0c8:	232d      	movlt	r3, #45	; 0x2d
 800c0ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c0ce:	4a7f      	ldr	r2, [pc, #508]	; (800c2cc <_printf_float+0x2e4>)
 800c0d0:	4b7f      	ldr	r3, [pc, #508]	; (800c2d0 <_printf_float+0x2e8>)
 800c0d2:	e7d1      	b.n	800c078 <_printf_float+0x90>
 800c0d4:	6863      	ldr	r3, [r4, #4]
 800c0d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c0da:	9206      	str	r2, [sp, #24]
 800c0dc:	1c5a      	adds	r2, r3, #1
 800c0de:	d13f      	bne.n	800c160 <_printf_float+0x178>
 800c0e0:	2306      	movs	r3, #6
 800c0e2:	6063      	str	r3, [r4, #4]
 800c0e4:	9b05      	ldr	r3, [sp, #20]
 800c0e6:	6861      	ldr	r1, [r4, #4]
 800c0e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	9303      	str	r3, [sp, #12]
 800c0f0:	ab0a      	add	r3, sp, #40	; 0x28
 800c0f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c0f6:	ab09      	add	r3, sp, #36	; 0x24
 800c0f8:	ec49 8b10 	vmov	d0, r8, r9
 800c0fc:	9300      	str	r3, [sp, #0]
 800c0fe:	6022      	str	r2, [r4, #0]
 800c100:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c104:	4628      	mov	r0, r5
 800c106:	f7ff fecf 	bl	800bea8 <__cvt>
 800c10a:	9b06      	ldr	r3, [sp, #24]
 800c10c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c10e:	2b47      	cmp	r3, #71	; 0x47
 800c110:	4680      	mov	r8, r0
 800c112:	d108      	bne.n	800c126 <_printf_float+0x13e>
 800c114:	1cc8      	adds	r0, r1, #3
 800c116:	db02      	blt.n	800c11e <_printf_float+0x136>
 800c118:	6863      	ldr	r3, [r4, #4]
 800c11a:	4299      	cmp	r1, r3
 800c11c:	dd41      	ble.n	800c1a2 <_printf_float+0x1ba>
 800c11e:	f1ab 0302 	sub.w	r3, fp, #2
 800c122:	fa5f fb83 	uxtb.w	fp, r3
 800c126:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c12a:	d820      	bhi.n	800c16e <_printf_float+0x186>
 800c12c:	3901      	subs	r1, #1
 800c12e:	465a      	mov	r2, fp
 800c130:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c134:	9109      	str	r1, [sp, #36]	; 0x24
 800c136:	f7ff ff19 	bl	800bf6c <__exponent>
 800c13a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c13c:	1813      	adds	r3, r2, r0
 800c13e:	2a01      	cmp	r2, #1
 800c140:	4681      	mov	r9, r0
 800c142:	6123      	str	r3, [r4, #16]
 800c144:	dc02      	bgt.n	800c14c <_printf_float+0x164>
 800c146:	6822      	ldr	r2, [r4, #0]
 800c148:	07d2      	lsls	r2, r2, #31
 800c14a:	d501      	bpl.n	800c150 <_printf_float+0x168>
 800c14c:	3301      	adds	r3, #1
 800c14e:	6123      	str	r3, [r4, #16]
 800c150:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c154:	2b00      	cmp	r3, #0
 800c156:	d09c      	beq.n	800c092 <_printf_float+0xaa>
 800c158:	232d      	movs	r3, #45	; 0x2d
 800c15a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c15e:	e798      	b.n	800c092 <_printf_float+0xaa>
 800c160:	9a06      	ldr	r2, [sp, #24]
 800c162:	2a47      	cmp	r2, #71	; 0x47
 800c164:	d1be      	bne.n	800c0e4 <_printf_float+0xfc>
 800c166:	2b00      	cmp	r3, #0
 800c168:	d1bc      	bne.n	800c0e4 <_printf_float+0xfc>
 800c16a:	2301      	movs	r3, #1
 800c16c:	e7b9      	b.n	800c0e2 <_printf_float+0xfa>
 800c16e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c172:	d118      	bne.n	800c1a6 <_printf_float+0x1be>
 800c174:	2900      	cmp	r1, #0
 800c176:	6863      	ldr	r3, [r4, #4]
 800c178:	dd0b      	ble.n	800c192 <_printf_float+0x1aa>
 800c17a:	6121      	str	r1, [r4, #16]
 800c17c:	b913      	cbnz	r3, 800c184 <_printf_float+0x19c>
 800c17e:	6822      	ldr	r2, [r4, #0]
 800c180:	07d0      	lsls	r0, r2, #31
 800c182:	d502      	bpl.n	800c18a <_printf_float+0x1a2>
 800c184:	3301      	adds	r3, #1
 800c186:	440b      	add	r3, r1
 800c188:	6123      	str	r3, [r4, #16]
 800c18a:	65a1      	str	r1, [r4, #88]	; 0x58
 800c18c:	f04f 0900 	mov.w	r9, #0
 800c190:	e7de      	b.n	800c150 <_printf_float+0x168>
 800c192:	b913      	cbnz	r3, 800c19a <_printf_float+0x1b2>
 800c194:	6822      	ldr	r2, [r4, #0]
 800c196:	07d2      	lsls	r2, r2, #31
 800c198:	d501      	bpl.n	800c19e <_printf_float+0x1b6>
 800c19a:	3302      	adds	r3, #2
 800c19c:	e7f4      	b.n	800c188 <_printf_float+0x1a0>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e7f2      	b.n	800c188 <_printf_float+0x1a0>
 800c1a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c1a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a8:	4299      	cmp	r1, r3
 800c1aa:	db05      	blt.n	800c1b8 <_printf_float+0x1d0>
 800c1ac:	6823      	ldr	r3, [r4, #0]
 800c1ae:	6121      	str	r1, [r4, #16]
 800c1b0:	07d8      	lsls	r0, r3, #31
 800c1b2:	d5ea      	bpl.n	800c18a <_printf_float+0x1a2>
 800c1b4:	1c4b      	adds	r3, r1, #1
 800c1b6:	e7e7      	b.n	800c188 <_printf_float+0x1a0>
 800c1b8:	2900      	cmp	r1, #0
 800c1ba:	bfd4      	ite	le
 800c1bc:	f1c1 0202 	rsble	r2, r1, #2
 800c1c0:	2201      	movgt	r2, #1
 800c1c2:	4413      	add	r3, r2
 800c1c4:	e7e0      	b.n	800c188 <_printf_float+0x1a0>
 800c1c6:	6823      	ldr	r3, [r4, #0]
 800c1c8:	055a      	lsls	r2, r3, #21
 800c1ca:	d407      	bmi.n	800c1dc <_printf_float+0x1f4>
 800c1cc:	6923      	ldr	r3, [r4, #16]
 800c1ce:	4642      	mov	r2, r8
 800c1d0:	4631      	mov	r1, r6
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	47b8      	blx	r7
 800c1d6:	3001      	adds	r0, #1
 800c1d8:	d12c      	bne.n	800c234 <_printf_float+0x24c>
 800c1da:	e764      	b.n	800c0a6 <_printf_float+0xbe>
 800c1dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c1e0:	f240 80e0 	bls.w	800c3a4 <_printf_float+0x3bc>
 800c1e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	f7f4 fc6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800c1f0:	2800      	cmp	r0, #0
 800c1f2:	d034      	beq.n	800c25e <_printf_float+0x276>
 800c1f4:	4a37      	ldr	r2, [pc, #220]	; (800c2d4 <_printf_float+0x2ec>)
 800c1f6:	2301      	movs	r3, #1
 800c1f8:	4631      	mov	r1, r6
 800c1fa:	4628      	mov	r0, r5
 800c1fc:	47b8      	blx	r7
 800c1fe:	3001      	adds	r0, #1
 800c200:	f43f af51 	beq.w	800c0a6 <_printf_float+0xbe>
 800c204:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c208:	429a      	cmp	r2, r3
 800c20a:	db02      	blt.n	800c212 <_printf_float+0x22a>
 800c20c:	6823      	ldr	r3, [r4, #0]
 800c20e:	07d8      	lsls	r0, r3, #31
 800c210:	d510      	bpl.n	800c234 <_printf_float+0x24c>
 800c212:	ee18 3a10 	vmov	r3, s16
 800c216:	4652      	mov	r2, sl
 800c218:	4631      	mov	r1, r6
 800c21a:	4628      	mov	r0, r5
 800c21c:	47b8      	blx	r7
 800c21e:	3001      	adds	r0, #1
 800c220:	f43f af41 	beq.w	800c0a6 <_printf_float+0xbe>
 800c224:	f04f 0800 	mov.w	r8, #0
 800c228:	f104 091a 	add.w	r9, r4, #26
 800c22c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c22e:	3b01      	subs	r3, #1
 800c230:	4543      	cmp	r3, r8
 800c232:	dc09      	bgt.n	800c248 <_printf_float+0x260>
 800c234:	6823      	ldr	r3, [r4, #0]
 800c236:	079b      	lsls	r3, r3, #30
 800c238:	f100 8107 	bmi.w	800c44a <_printf_float+0x462>
 800c23c:	68e0      	ldr	r0, [r4, #12]
 800c23e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c240:	4298      	cmp	r0, r3
 800c242:	bfb8      	it	lt
 800c244:	4618      	movlt	r0, r3
 800c246:	e730      	b.n	800c0aa <_printf_float+0xc2>
 800c248:	2301      	movs	r3, #1
 800c24a:	464a      	mov	r2, r9
 800c24c:	4631      	mov	r1, r6
 800c24e:	4628      	mov	r0, r5
 800c250:	47b8      	blx	r7
 800c252:	3001      	adds	r0, #1
 800c254:	f43f af27 	beq.w	800c0a6 <_printf_float+0xbe>
 800c258:	f108 0801 	add.w	r8, r8, #1
 800c25c:	e7e6      	b.n	800c22c <_printf_float+0x244>
 800c25e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c260:	2b00      	cmp	r3, #0
 800c262:	dc39      	bgt.n	800c2d8 <_printf_float+0x2f0>
 800c264:	4a1b      	ldr	r2, [pc, #108]	; (800c2d4 <_printf_float+0x2ec>)
 800c266:	2301      	movs	r3, #1
 800c268:	4631      	mov	r1, r6
 800c26a:	4628      	mov	r0, r5
 800c26c:	47b8      	blx	r7
 800c26e:	3001      	adds	r0, #1
 800c270:	f43f af19 	beq.w	800c0a6 <_printf_float+0xbe>
 800c274:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c278:	4313      	orrs	r3, r2
 800c27a:	d102      	bne.n	800c282 <_printf_float+0x29a>
 800c27c:	6823      	ldr	r3, [r4, #0]
 800c27e:	07d9      	lsls	r1, r3, #31
 800c280:	d5d8      	bpl.n	800c234 <_printf_float+0x24c>
 800c282:	ee18 3a10 	vmov	r3, s16
 800c286:	4652      	mov	r2, sl
 800c288:	4631      	mov	r1, r6
 800c28a:	4628      	mov	r0, r5
 800c28c:	47b8      	blx	r7
 800c28e:	3001      	adds	r0, #1
 800c290:	f43f af09 	beq.w	800c0a6 <_printf_float+0xbe>
 800c294:	f04f 0900 	mov.w	r9, #0
 800c298:	f104 0a1a 	add.w	sl, r4, #26
 800c29c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c29e:	425b      	negs	r3, r3
 800c2a0:	454b      	cmp	r3, r9
 800c2a2:	dc01      	bgt.n	800c2a8 <_printf_float+0x2c0>
 800c2a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2a6:	e792      	b.n	800c1ce <_printf_float+0x1e6>
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	4652      	mov	r2, sl
 800c2ac:	4631      	mov	r1, r6
 800c2ae:	4628      	mov	r0, r5
 800c2b0:	47b8      	blx	r7
 800c2b2:	3001      	adds	r0, #1
 800c2b4:	f43f aef7 	beq.w	800c0a6 <_printf_float+0xbe>
 800c2b8:	f109 0901 	add.w	r9, r9, #1
 800c2bc:	e7ee      	b.n	800c29c <_printf_float+0x2b4>
 800c2be:	bf00      	nop
 800c2c0:	7fefffff 	.word	0x7fefffff
 800c2c4:	0800eb48 	.word	0x0800eb48
 800c2c8:	0800eb4c 	.word	0x0800eb4c
 800c2cc:	0800eb50 	.word	0x0800eb50
 800c2d0:	0800eb54 	.word	0x0800eb54
 800c2d4:	0800eb58 	.word	0x0800eb58
 800c2d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c2da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c2dc:	429a      	cmp	r2, r3
 800c2de:	bfa8      	it	ge
 800c2e0:	461a      	movge	r2, r3
 800c2e2:	2a00      	cmp	r2, #0
 800c2e4:	4691      	mov	r9, r2
 800c2e6:	dc37      	bgt.n	800c358 <_printf_float+0x370>
 800c2e8:	f04f 0b00 	mov.w	fp, #0
 800c2ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c2f0:	f104 021a 	add.w	r2, r4, #26
 800c2f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c2f6:	9305      	str	r3, [sp, #20]
 800c2f8:	eba3 0309 	sub.w	r3, r3, r9
 800c2fc:	455b      	cmp	r3, fp
 800c2fe:	dc33      	bgt.n	800c368 <_printf_float+0x380>
 800c300:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c304:	429a      	cmp	r2, r3
 800c306:	db3b      	blt.n	800c380 <_printf_float+0x398>
 800c308:	6823      	ldr	r3, [r4, #0]
 800c30a:	07da      	lsls	r2, r3, #31
 800c30c:	d438      	bmi.n	800c380 <_printf_float+0x398>
 800c30e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800c312:	eba2 0903 	sub.w	r9, r2, r3
 800c316:	9b05      	ldr	r3, [sp, #20]
 800c318:	1ad2      	subs	r2, r2, r3
 800c31a:	4591      	cmp	r9, r2
 800c31c:	bfa8      	it	ge
 800c31e:	4691      	movge	r9, r2
 800c320:	f1b9 0f00 	cmp.w	r9, #0
 800c324:	dc35      	bgt.n	800c392 <_printf_float+0x3aa>
 800c326:	f04f 0800 	mov.w	r8, #0
 800c32a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c32e:	f104 0a1a 	add.w	sl, r4, #26
 800c332:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c336:	1a9b      	subs	r3, r3, r2
 800c338:	eba3 0309 	sub.w	r3, r3, r9
 800c33c:	4543      	cmp	r3, r8
 800c33e:	f77f af79 	ble.w	800c234 <_printf_float+0x24c>
 800c342:	2301      	movs	r3, #1
 800c344:	4652      	mov	r2, sl
 800c346:	4631      	mov	r1, r6
 800c348:	4628      	mov	r0, r5
 800c34a:	47b8      	blx	r7
 800c34c:	3001      	adds	r0, #1
 800c34e:	f43f aeaa 	beq.w	800c0a6 <_printf_float+0xbe>
 800c352:	f108 0801 	add.w	r8, r8, #1
 800c356:	e7ec      	b.n	800c332 <_printf_float+0x34a>
 800c358:	4613      	mov	r3, r2
 800c35a:	4631      	mov	r1, r6
 800c35c:	4642      	mov	r2, r8
 800c35e:	4628      	mov	r0, r5
 800c360:	47b8      	blx	r7
 800c362:	3001      	adds	r0, #1
 800c364:	d1c0      	bne.n	800c2e8 <_printf_float+0x300>
 800c366:	e69e      	b.n	800c0a6 <_printf_float+0xbe>
 800c368:	2301      	movs	r3, #1
 800c36a:	4631      	mov	r1, r6
 800c36c:	4628      	mov	r0, r5
 800c36e:	9205      	str	r2, [sp, #20]
 800c370:	47b8      	blx	r7
 800c372:	3001      	adds	r0, #1
 800c374:	f43f ae97 	beq.w	800c0a6 <_printf_float+0xbe>
 800c378:	9a05      	ldr	r2, [sp, #20]
 800c37a:	f10b 0b01 	add.w	fp, fp, #1
 800c37e:	e7b9      	b.n	800c2f4 <_printf_float+0x30c>
 800c380:	ee18 3a10 	vmov	r3, s16
 800c384:	4652      	mov	r2, sl
 800c386:	4631      	mov	r1, r6
 800c388:	4628      	mov	r0, r5
 800c38a:	47b8      	blx	r7
 800c38c:	3001      	adds	r0, #1
 800c38e:	d1be      	bne.n	800c30e <_printf_float+0x326>
 800c390:	e689      	b.n	800c0a6 <_printf_float+0xbe>
 800c392:	9a05      	ldr	r2, [sp, #20]
 800c394:	464b      	mov	r3, r9
 800c396:	4442      	add	r2, r8
 800c398:	4631      	mov	r1, r6
 800c39a:	4628      	mov	r0, r5
 800c39c:	47b8      	blx	r7
 800c39e:	3001      	adds	r0, #1
 800c3a0:	d1c1      	bne.n	800c326 <_printf_float+0x33e>
 800c3a2:	e680      	b.n	800c0a6 <_printf_float+0xbe>
 800c3a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c3a6:	2a01      	cmp	r2, #1
 800c3a8:	dc01      	bgt.n	800c3ae <_printf_float+0x3c6>
 800c3aa:	07db      	lsls	r3, r3, #31
 800c3ac:	d53a      	bpl.n	800c424 <_printf_float+0x43c>
 800c3ae:	2301      	movs	r3, #1
 800c3b0:	4642      	mov	r2, r8
 800c3b2:	4631      	mov	r1, r6
 800c3b4:	4628      	mov	r0, r5
 800c3b6:	47b8      	blx	r7
 800c3b8:	3001      	adds	r0, #1
 800c3ba:	f43f ae74 	beq.w	800c0a6 <_printf_float+0xbe>
 800c3be:	ee18 3a10 	vmov	r3, s16
 800c3c2:	4652      	mov	r2, sl
 800c3c4:	4631      	mov	r1, r6
 800c3c6:	4628      	mov	r0, r5
 800c3c8:	47b8      	blx	r7
 800c3ca:	3001      	adds	r0, #1
 800c3cc:	f43f ae6b 	beq.w	800c0a6 <_printf_float+0xbe>
 800c3d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800c3dc:	f7f4 fb74 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3e0:	b9d8      	cbnz	r0, 800c41a <_printf_float+0x432>
 800c3e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c3e6:	f108 0201 	add.w	r2, r8, #1
 800c3ea:	4631      	mov	r1, r6
 800c3ec:	4628      	mov	r0, r5
 800c3ee:	47b8      	blx	r7
 800c3f0:	3001      	adds	r0, #1
 800c3f2:	d10e      	bne.n	800c412 <_printf_float+0x42a>
 800c3f4:	e657      	b.n	800c0a6 <_printf_float+0xbe>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	4652      	mov	r2, sl
 800c3fa:	4631      	mov	r1, r6
 800c3fc:	4628      	mov	r0, r5
 800c3fe:	47b8      	blx	r7
 800c400:	3001      	adds	r0, #1
 800c402:	f43f ae50 	beq.w	800c0a6 <_printf_float+0xbe>
 800c406:	f108 0801 	add.w	r8, r8, #1
 800c40a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c40c:	3b01      	subs	r3, #1
 800c40e:	4543      	cmp	r3, r8
 800c410:	dcf1      	bgt.n	800c3f6 <_printf_float+0x40e>
 800c412:	464b      	mov	r3, r9
 800c414:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c418:	e6da      	b.n	800c1d0 <_printf_float+0x1e8>
 800c41a:	f04f 0800 	mov.w	r8, #0
 800c41e:	f104 0a1a 	add.w	sl, r4, #26
 800c422:	e7f2      	b.n	800c40a <_printf_float+0x422>
 800c424:	2301      	movs	r3, #1
 800c426:	4642      	mov	r2, r8
 800c428:	e7df      	b.n	800c3ea <_printf_float+0x402>
 800c42a:	2301      	movs	r3, #1
 800c42c:	464a      	mov	r2, r9
 800c42e:	4631      	mov	r1, r6
 800c430:	4628      	mov	r0, r5
 800c432:	47b8      	blx	r7
 800c434:	3001      	adds	r0, #1
 800c436:	f43f ae36 	beq.w	800c0a6 <_printf_float+0xbe>
 800c43a:	f108 0801 	add.w	r8, r8, #1
 800c43e:	68e3      	ldr	r3, [r4, #12]
 800c440:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c442:	1a5b      	subs	r3, r3, r1
 800c444:	4543      	cmp	r3, r8
 800c446:	dcf0      	bgt.n	800c42a <_printf_float+0x442>
 800c448:	e6f8      	b.n	800c23c <_printf_float+0x254>
 800c44a:	f04f 0800 	mov.w	r8, #0
 800c44e:	f104 0919 	add.w	r9, r4, #25
 800c452:	e7f4      	b.n	800c43e <_printf_float+0x456>

0800c454 <_printf_common>:
 800c454:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c458:	4616      	mov	r6, r2
 800c45a:	4699      	mov	r9, r3
 800c45c:	688a      	ldr	r2, [r1, #8]
 800c45e:	690b      	ldr	r3, [r1, #16]
 800c460:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c464:	4293      	cmp	r3, r2
 800c466:	bfb8      	it	lt
 800c468:	4613      	movlt	r3, r2
 800c46a:	6033      	str	r3, [r6, #0]
 800c46c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c470:	4607      	mov	r7, r0
 800c472:	460c      	mov	r4, r1
 800c474:	b10a      	cbz	r2, 800c47a <_printf_common+0x26>
 800c476:	3301      	adds	r3, #1
 800c478:	6033      	str	r3, [r6, #0]
 800c47a:	6823      	ldr	r3, [r4, #0]
 800c47c:	0699      	lsls	r1, r3, #26
 800c47e:	bf42      	ittt	mi
 800c480:	6833      	ldrmi	r3, [r6, #0]
 800c482:	3302      	addmi	r3, #2
 800c484:	6033      	strmi	r3, [r6, #0]
 800c486:	6825      	ldr	r5, [r4, #0]
 800c488:	f015 0506 	ands.w	r5, r5, #6
 800c48c:	d106      	bne.n	800c49c <_printf_common+0x48>
 800c48e:	f104 0a19 	add.w	sl, r4, #25
 800c492:	68e3      	ldr	r3, [r4, #12]
 800c494:	6832      	ldr	r2, [r6, #0]
 800c496:	1a9b      	subs	r3, r3, r2
 800c498:	42ab      	cmp	r3, r5
 800c49a:	dc26      	bgt.n	800c4ea <_printf_common+0x96>
 800c49c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c4a0:	1e13      	subs	r3, r2, #0
 800c4a2:	6822      	ldr	r2, [r4, #0]
 800c4a4:	bf18      	it	ne
 800c4a6:	2301      	movne	r3, #1
 800c4a8:	0692      	lsls	r2, r2, #26
 800c4aa:	d42b      	bmi.n	800c504 <_printf_common+0xb0>
 800c4ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c4b0:	4649      	mov	r1, r9
 800c4b2:	4638      	mov	r0, r7
 800c4b4:	47c0      	blx	r8
 800c4b6:	3001      	adds	r0, #1
 800c4b8:	d01e      	beq.n	800c4f8 <_printf_common+0xa4>
 800c4ba:	6823      	ldr	r3, [r4, #0]
 800c4bc:	6922      	ldr	r2, [r4, #16]
 800c4be:	f003 0306 	and.w	r3, r3, #6
 800c4c2:	2b04      	cmp	r3, #4
 800c4c4:	bf02      	ittt	eq
 800c4c6:	68e5      	ldreq	r5, [r4, #12]
 800c4c8:	6833      	ldreq	r3, [r6, #0]
 800c4ca:	1aed      	subeq	r5, r5, r3
 800c4cc:	68a3      	ldr	r3, [r4, #8]
 800c4ce:	bf0c      	ite	eq
 800c4d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c4d4:	2500      	movne	r5, #0
 800c4d6:	4293      	cmp	r3, r2
 800c4d8:	bfc4      	itt	gt
 800c4da:	1a9b      	subgt	r3, r3, r2
 800c4dc:	18ed      	addgt	r5, r5, r3
 800c4de:	2600      	movs	r6, #0
 800c4e0:	341a      	adds	r4, #26
 800c4e2:	42b5      	cmp	r5, r6
 800c4e4:	d11a      	bne.n	800c51c <_printf_common+0xc8>
 800c4e6:	2000      	movs	r0, #0
 800c4e8:	e008      	b.n	800c4fc <_printf_common+0xa8>
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	4652      	mov	r2, sl
 800c4ee:	4649      	mov	r1, r9
 800c4f0:	4638      	mov	r0, r7
 800c4f2:	47c0      	blx	r8
 800c4f4:	3001      	adds	r0, #1
 800c4f6:	d103      	bne.n	800c500 <_printf_common+0xac>
 800c4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800c4fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c500:	3501      	adds	r5, #1
 800c502:	e7c6      	b.n	800c492 <_printf_common+0x3e>
 800c504:	18e1      	adds	r1, r4, r3
 800c506:	1c5a      	adds	r2, r3, #1
 800c508:	2030      	movs	r0, #48	; 0x30
 800c50a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c50e:	4422      	add	r2, r4
 800c510:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c514:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c518:	3302      	adds	r3, #2
 800c51a:	e7c7      	b.n	800c4ac <_printf_common+0x58>
 800c51c:	2301      	movs	r3, #1
 800c51e:	4622      	mov	r2, r4
 800c520:	4649      	mov	r1, r9
 800c522:	4638      	mov	r0, r7
 800c524:	47c0      	blx	r8
 800c526:	3001      	adds	r0, #1
 800c528:	d0e6      	beq.n	800c4f8 <_printf_common+0xa4>
 800c52a:	3601      	adds	r6, #1
 800c52c:	e7d9      	b.n	800c4e2 <_printf_common+0x8e>
	...

0800c530 <_printf_i>:
 800c530:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c534:	7e0f      	ldrb	r7, [r1, #24]
 800c536:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c538:	2f78      	cmp	r7, #120	; 0x78
 800c53a:	4691      	mov	r9, r2
 800c53c:	4680      	mov	r8, r0
 800c53e:	460c      	mov	r4, r1
 800c540:	469a      	mov	sl, r3
 800c542:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c546:	d807      	bhi.n	800c558 <_printf_i+0x28>
 800c548:	2f62      	cmp	r7, #98	; 0x62
 800c54a:	d80a      	bhi.n	800c562 <_printf_i+0x32>
 800c54c:	2f00      	cmp	r7, #0
 800c54e:	f000 80d4 	beq.w	800c6fa <_printf_i+0x1ca>
 800c552:	2f58      	cmp	r7, #88	; 0x58
 800c554:	f000 80c0 	beq.w	800c6d8 <_printf_i+0x1a8>
 800c558:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c55c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c560:	e03a      	b.n	800c5d8 <_printf_i+0xa8>
 800c562:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c566:	2b15      	cmp	r3, #21
 800c568:	d8f6      	bhi.n	800c558 <_printf_i+0x28>
 800c56a:	a101      	add	r1, pc, #4	; (adr r1, 800c570 <_printf_i+0x40>)
 800c56c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c570:	0800c5c9 	.word	0x0800c5c9
 800c574:	0800c5dd 	.word	0x0800c5dd
 800c578:	0800c559 	.word	0x0800c559
 800c57c:	0800c559 	.word	0x0800c559
 800c580:	0800c559 	.word	0x0800c559
 800c584:	0800c559 	.word	0x0800c559
 800c588:	0800c5dd 	.word	0x0800c5dd
 800c58c:	0800c559 	.word	0x0800c559
 800c590:	0800c559 	.word	0x0800c559
 800c594:	0800c559 	.word	0x0800c559
 800c598:	0800c559 	.word	0x0800c559
 800c59c:	0800c6e1 	.word	0x0800c6e1
 800c5a0:	0800c609 	.word	0x0800c609
 800c5a4:	0800c69b 	.word	0x0800c69b
 800c5a8:	0800c559 	.word	0x0800c559
 800c5ac:	0800c559 	.word	0x0800c559
 800c5b0:	0800c703 	.word	0x0800c703
 800c5b4:	0800c559 	.word	0x0800c559
 800c5b8:	0800c609 	.word	0x0800c609
 800c5bc:	0800c559 	.word	0x0800c559
 800c5c0:	0800c559 	.word	0x0800c559
 800c5c4:	0800c6a3 	.word	0x0800c6a3
 800c5c8:	682b      	ldr	r3, [r5, #0]
 800c5ca:	1d1a      	adds	r2, r3, #4
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	602a      	str	r2, [r5, #0]
 800c5d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c5d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c5d8:	2301      	movs	r3, #1
 800c5da:	e09f      	b.n	800c71c <_printf_i+0x1ec>
 800c5dc:	6820      	ldr	r0, [r4, #0]
 800c5de:	682b      	ldr	r3, [r5, #0]
 800c5e0:	0607      	lsls	r7, r0, #24
 800c5e2:	f103 0104 	add.w	r1, r3, #4
 800c5e6:	6029      	str	r1, [r5, #0]
 800c5e8:	d501      	bpl.n	800c5ee <_printf_i+0xbe>
 800c5ea:	681e      	ldr	r6, [r3, #0]
 800c5ec:	e003      	b.n	800c5f6 <_printf_i+0xc6>
 800c5ee:	0646      	lsls	r6, r0, #25
 800c5f0:	d5fb      	bpl.n	800c5ea <_printf_i+0xba>
 800c5f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c5f6:	2e00      	cmp	r6, #0
 800c5f8:	da03      	bge.n	800c602 <_printf_i+0xd2>
 800c5fa:	232d      	movs	r3, #45	; 0x2d
 800c5fc:	4276      	negs	r6, r6
 800c5fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c602:	485a      	ldr	r0, [pc, #360]	; (800c76c <_printf_i+0x23c>)
 800c604:	230a      	movs	r3, #10
 800c606:	e012      	b.n	800c62e <_printf_i+0xfe>
 800c608:	682b      	ldr	r3, [r5, #0]
 800c60a:	6820      	ldr	r0, [r4, #0]
 800c60c:	1d19      	adds	r1, r3, #4
 800c60e:	6029      	str	r1, [r5, #0]
 800c610:	0605      	lsls	r5, r0, #24
 800c612:	d501      	bpl.n	800c618 <_printf_i+0xe8>
 800c614:	681e      	ldr	r6, [r3, #0]
 800c616:	e002      	b.n	800c61e <_printf_i+0xee>
 800c618:	0641      	lsls	r1, r0, #25
 800c61a:	d5fb      	bpl.n	800c614 <_printf_i+0xe4>
 800c61c:	881e      	ldrh	r6, [r3, #0]
 800c61e:	4853      	ldr	r0, [pc, #332]	; (800c76c <_printf_i+0x23c>)
 800c620:	2f6f      	cmp	r7, #111	; 0x6f
 800c622:	bf0c      	ite	eq
 800c624:	2308      	moveq	r3, #8
 800c626:	230a      	movne	r3, #10
 800c628:	2100      	movs	r1, #0
 800c62a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c62e:	6865      	ldr	r5, [r4, #4]
 800c630:	60a5      	str	r5, [r4, #8]
 800c632:	2d00      	cmp	r5, #0
 800c634:	bfa2      	ittt	ge
 800c636:	6821      	ldrge	r1, [r4, #0]
 800c638:	f021 0104 	bicge.w	r1, r1, #4
 800c63c:	6021      	strge	r1, [r4, #0]
 800c63e:	b90e      	cbnz	r6, 800c644 <_printf_i+0x114>
 800c640:	2d00      	cmp	r5, #0
 800c642:	d04b      	beq.n	800c6dc <_printf_i+0x1ac>
 800c644:	4615      	mov	r5, r2
 800c646:	fbb6 f1f3 	udiv	r1, r6, r3
 800c64a:	fb03 6711 	mls	r7, r3, r1, r6
 800c64e:	5dc7      	ldrb	r7, [r0, r7]
 800c650:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c654:	4637      	mov	r7, r6
 800c656:	42bb      	cmp	r3, r7
 800c658:	460e      	mov	r6, r1
 800c65a:	d9f4      	bls.n	800c646 <_printf_i+0x116>
 800c65c:	2b08      	cmp	r3, #8
 800c65e:	d10b      	bne.n	800c678 <_printf_i+0x148>
 800c660:	6823      	ldr	r3, [r4, #0]
 800c662:	07de      	lsls	r6, r3, #31
 800c664:	d508      	bpl.n	800c678 <_printf_i+0x148>
 800c666:	6923      	ldr	r3, [r4, #16]
 800c668:	6861      	ldr	r1, [r4, #4]
 800c66a:	4299      	cmp	r1, r3
 800c66c:	bfde      	ittt	le
 800c66e:	2330      	movle	r3, #48	; 0x30
 800c670:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c674:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c678:	1b52      	subs	r2, r2, r5
 800c67a:	6122      	str	r2, [r4, #16]
 800c67c:	f8cd a000 	str.w	sl, [sp]
 800c680:	464b      	mov	r3, r9
 800c682:	aa03      	add	r2, sp, #12
 800c684:	4621      	mov	r1, r4
 800c686:	4640      	mov	r0, r8
 800c688:	f7ff fee4 	bl	800c454 <_printf_common>
 800c68c:	3001      	adds	r0, #1
 800c68e:	d14a      	bne.n	800c726 <_printf_i+0x1f6>
 800c690:	f04f 30ff 	mov.w	r0, #4294967295
 800c694:	b004      	add	sp, #16
 800c696:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c69a:	6823      	ldr	r3, [r4, #0]
 800c69c:	f043 0320 	orr.w	r3, r3, #32
 800c6a0:	6023      	str	r3, [r4, #0]
 800c6a2:	4833      	ldr	r0, [pc, #204]	; (800c770 <_printf_i+0x240>)
 800c6a4:	2778      	movs	r7, #120	; 0x78
 800c6a6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c6aa:	6823      	ldr	r3, [r4, #0]
 800c6ac:	6829      	ldr	r1, [r5, #0]
 800c6ae:	061f      	lsls	r7, r3, #24
 800c6b0:	f851 6b04 	ldr.w	r6, [r1], #4
 800c6b4:	d402      	bmi.n	800c6bc <_printf_i+0x18c>
 800c6b6:	065f      	lsls	r7, r3, #25
 800c6b8:	bf48      	it	mi
 800c6ba:	b2b6      	uxthmi	r6, r6
 800c6bc:	07df      	lsls	r7, r3, #31
 800c6be:	bf48      	it	mi
 800c6c0:	f043 0320 	orrmi.w	r3, r3, #32
 800c6c4:	6029      	str	r1, [r5, #0]
 800c6c6:	bf48      	it	mi
 800c6c8:	6023      	strmi	r3, [r4, #0]
 800c6ca:	b91e      	cbnz	r6, 800c6d4 <_printf_i+0x1a4>
 800c6cc:	6823      	ldr	r3, [r4, #0]
 800c6ce:	f023 0320 	bic.w	r3, r3, #32
 800c6d2:	6023      	str	r3, [r4, #0]
 800c6d4:	2310      	movs	r3, #16
 800c6d6:	e7a7      	b.n	800c628 <_printf_i+0xf8>
 800c6d8:	4824      	ldr	r0, [pc, #144]	; (800c76c <_printf_i+0x23c>)
 800c6da:	e7e4      	b.n	800c6a6 <_printf_i+0x176>
 800c6dc:	4615      	mov	r5, r2
 800c6de:	e7bd      	b.n	800c65c <_printf_i+0x12c>
 800c6e0:	682b      	ldr	r3, [r5, #0]
 800c6e2:	6826      	ldr	r6, [r4, #0]
 800c6e4:	6961      	ldr	r1, [r4, #20]
 800c6e6:	1d18      	adds	r0, r3, #4
 800c6e8:	6028      	str	r0, [r5, #0]
 800c6ea:	0635      	lsls	r5, r6, #24
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	d501      	bpl.n	800c6f4 <_printf_i+0x1c4>
 800c6f0:	6019      	str	r1, [r3, #0]
 800c6f2:	e002      	b.n	800c6fa <_printf_i+0x1ca>
 800c6f4:	0670      	lsls	r0, r6, #25
 800c6f6:	d5fb      	bpl.n	800c6f0 <_printf_i+0x1c0>
 800c6f8:	8019      	strh	r1, [r3, #0]
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	6123      	str	r3, [r4, #16]
 800c6fe:	4615      	mov	r5, r2
 800c700:	e7bc      	b.n	800c67c <_printf_i+0x14c>
 800c702:	682b      	ldr	r3, [r5, #0]
 800c704:	1d1a      	adds	r2, r3, #4
 800c706:	602a      	str	r2, [r5, #0]
 800c708:	681d      	ldr	r5, [r3, #0]
 800c70a:	6862      	ldr	r2, [r4, #4]
 800c70c:	2100      	movs	r1, #0
 800c70e:	4628      	mov	r0, r5
 800c710:	f7f3 fd5e 	bl	80001d0 <memchr>
 800c714:	b108      	cbz	r0, 800c71a <_printf_i+0x1ea>
 800c716:	1b40      	subs	r0, r0, r5
 800c718:	6060      	str	r0, [r4, #4]
 800c71a:	6863      	ldr	r3, [r4, #4]
 800c71c:	6123      	str	r3, [r4, #16]
 800c71e:	2300      	movs	r3, #0
 800c720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c724:	e7aa      	b.n	800c67c <_printf_i+0x14c>
 800c726:	6923      	ldr	r3, [r4, #16]
 800c728:	462a      	mov	r2, r5
 800c72a:	4649      	mov	r1, r9
 800c72c:	4640      	mov	r0, r8
 800c72e:	47d0      	blx	sl
 800c730:	3001      	adds	r0, #1
 800c732:	d0ad      	beq.n	800c690 <_printf_i+0x160>
 800c734:	6823      	ldr	r3, [r4, #0]
 800c736:	079b      	lsls	r3, r3, #30
 800c738:	d413      	bmi.n	800c762 <_printf_i+0x232>
 800c73a:	68e0      	ldr	r0, [r4, #12]
 800c73c:	9b03      	ldr	r3, [sp, #12]
 800c73e:	4298      	cmp	r0, r3
 800c740:	bfb8      	it	lt
 800c742:	4618      	movlt	r0, r3
 800c744:	e7a6      	b.n	800c694 <_printf_i+0x164>
 800c746:	2301      	movs	r3, #1
 800c748:	4632      	mov	r2, r6
 800c74a:	4649      	mov	r1, r9
 800c74c:	4640      	mov	r0, r8
 800c74e:	47d0      	blx	sl
 800c750:	3001      	adds	r0, #1
 800c752:	d09d      	beq.n	800c690 <_printf_i+0x160>
 800c754:	3501      	adds	r5, #1
 800c756:	68e3      	ldr	r3, [r4, #12]
 800c758:	9903      	ldr	r1, [sp, #12]
 800c75a:	1a5b      	subs	r3, r3, r1
 800c75c:	42ab      	cmp	r3, r5
 800c75e:	dcf2      	bgt.n	800c746 <_printf_i+0x216>
 800c760:	e7eb      	b.n	800c73a <_printf_i+0x20a>
 800c762:	2500      	movs	r5, #0
 800c764:	f104 0619 	add.w	r6, r4, #25
 800c768:	e7f5      	b.n	800c756 <_printf_i+0x226>
 800c76a:	bf00      	nop
 800c76c:	0800eb5a 	.word	0x0800eb5a
 800c770:	0800eb6b 	.word	0x0800eb6b

0800c774 <std>:
 800c774:	2300      	movs	r3, #0
 800c776:	b510      	push	{r4, lr}
 800c778:	4604      	mov	r4, r0
 800c77a:	e9c0 3300 	strd	r3, r3, [r0]
 800c77e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c782:	6083      	str	r3, [r0, #8]
 800c784:	8181      	strh	r1, [r0, #12]
 800c786:	6643      	str	r3, [r0, #100]	; 0x64
 800c788:	81c2      	strh	r2, [r0, #14]
 800c78a:	6183      	str	r3, [r0, #24]
 800c78c:	4619      	mov	r1, r3
 800c78e:	2208      	movs	r2, #8
 800c790:	305c      	adds	r0, #92	; 0x5c
 800c792:	f000 f914 	bl	800c9be <memset>
 800c796:	4b0d      	ldr	r3, [pc, #52]	; (800c7cc <std+0x58>)
 800c798:	6263      	str	r3, [r4, #36]	; 0x24
 800c79a:	4b0d      	ldr	r3, [pc, #52]	; (800c7d0 <std+0x5c>)
 800c79c:	62a3      	str	r3, [r4, #40]	; 0x28
 800c79e:	4b0d      	ldr	r3, [pc, #52]	; (800c7d4 <std+0x60>)
 800c7a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c7a2:	4b0d      	ldr	r3, [pc, #52]	; (800c7d8 <std+0x64>)
 800c7a4:	6323      	str	r3, [r4, #48]	; 0x30
 800c7a6:	4b0d      	ldr	r3, [pc, #52]	; (800c7dc <std+0x68>)
 800c7a8:	6224      	str	r4, [r4, #32]
 800c7aa:	429c      	cmp	r4, r3
 800c7ac:	d006      	beq.n	800c7bc <std+0x48>
 800c7ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800c7b2:	4294      	cmp	r4, r2
 800c7b4:	d002      	beq.n	800c7bc <std+0x48>
 800c7b6:	33d0      	adds	r3, #208	; 0xd0
 800c7b8:	429c      	cmp	r4, r3
 800c7ba:	d105      	bne.n	800c7c8 <std+0x54>
 800c7bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7c4:	f000 b988 	b.w	800cad8 <__retarget_lock_init_recursive>
 800c7c8:	bd10      	pop	{r4, pc}
 800c7ca:	bf00      	nop
 800c7cc:	0800c939 	.word	0x0800c939
 800c7d0:	0800c95b 	.word	0x0800c95b
 800c7d4:	0800c993 	.word	0x0800c993
 800c7d8:	0800c9b7 	.word	0x0800c9b7
 800c7dc:	20000bb4 	.word	0x20000bb4

0800c7e0 <stdio_exit_handler>:
 800c7e0:	4a02      	ldr	r2, [pc, #8]	; (800c7ec <stdio_exit_handler+0xc>)
 800c7e2:	4903      	ldr	r1, [pc, #12]	; (800c7f0 <stdio_exit_handler+0x10>)
 800c7e4:	4803      	ldr	r0, [pc, #12]	; (800c7f4 <stdio_exit_handler+0x14>)
 800c7e6:	f000 b869 	b.w	800c8bc <_fwalk_sglue>
 800c7ea:	bf00      	nop
 800c7ec:	2000002c 	.word	0x2000002c
 800c7f0:	0800e321 	.word	0x0800e321
 800c7f4:	20000038 	.word	0x20000038

0800c7f8 <cleanup_stdio>:
 800c7f8:	6841      	ldr	r1, [r0, #4]
 800c7fa:	4b0c      	ldr	r3, [pc, #48]	; (800c82c <cleanup_stdio+0x34>)
 800c7fc:	4299      	cmp	r1, r3
 800c7fe:	b510      	push	{r4, lr}
 800c800:	4604      	mov	r4, r0
 800c802:	d001      	beq.n	800c808 <cleanup_stdio+0x10>
 800c804:	f001 fd8c 	bl	800e320 <_fflush_r>
 800c808:	68a1      	ldr	r1, [r4, #8]
 800c80a:	4b09      	ldr	r3, [pc, #36]	; (800c830 <cleanup_stdio+0x38>)
 800c80c:	4299      	cmp	r1, r3
 800c80e:	d002      	beq.n	800c816 <cleanup_stdio+0x1e>
 800c810:	4620      	mov	r0, r4
 800c812:	f001 fd85 	bl	800e320 <_fflush_r>
 800c816:	68e1      	ldr	r1, [r4, #12]
 800c818:	4b06      	ldr	r3, [pc, #24]	; (800c834 <cleanup_stdio+0x3c>)
 800c81a:	4299      	cmp	r1, r3
 800c81c:	d004      	beq.n	800c828 <cleanup_stdio+0x30>
 800c81e:	4620      	mov	r0, r4
 800c820:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c824:	f001 bd7c 	b.w	800e320 <_fflush_r>
 800c828:	bd10      	pop	{r4, pc}
 800c82a:	bf00      	nop
 800c82c:	20000bb4 	.word	0x20000bb4
 800c830:	20000c1c 	.word	0x20000c1c
 800c834:	20000c84 	.word	0x20000c84

0800c838 <global_stdio_init.part.0>:
 800c838:	b510      	push	{r4, lr}
 800c83a:	4b0b      	ldr	r3, [pc, #44]	; (800c868 <global_stdio_init.part.0+0x30>)
 800c83c:	4c0b      	ldr	r4, [pc, #44]	; (800c86c <global_stdio_init.part.0+0x34>)
 800c83e:	4a0c      	ldr	r2, [pc, #48]	; (800c870 <global_stdio_init.part.0+0x38>)
 800c840:	601a      	str	r2, [r3, #0]
 800c842:	4620      	mov	r0, r4
 800c844:	2200      	movs	r2, #0
 800c846:	2104      	movs	r1, #4
 800c848:	f7ff ff94 	bl	800c774 <std>
 800c84c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c850:	2201      	movs	r2, #1
 800c852:	2109      	movs	r1, #9
 800c854:	f7ff ff8e 	bl	800c774 <std>
 800c858:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c85c:	2202      	movs	r2, #2
 800c85e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c862:	2112      	movs	r1, #18
 800c864:	f7ff bf86 	b.w	800c774 <std>
 800c868:	20000cec 	.word	0x20000cec
 800c86c:	20000bb4 	.word	0x20000bb4
 800c870:	0800c7e1 	.word	0x0800c7e1

0800c874 <__sfp_lock_acquire>:
 800c874:	4801      	ldr	r0, [pc, #4]	; (800c87c <__sfp_lock_acquire+0x8>)
 800c876:	f000 b930 	b.w	800cada <__retarget_lock_acquire_recursive>
 800c87a:	bf00      	nop
 800c87c:	20000cf5 	.word	0x20000cf5

0800c880 <__sfp_lock_release>:
 800c880:	4801      	ldr	r0, [pc, #4]	; (800c888 <__sfp_lock_release+0x8>)
 800c882:	f000 b92b 	b.w	800cadc <__retarget_lock_release_recursive>
 800c886:	bf00      	nop
 800c888:	20000cf5 	.word	0x20000cf5

0800c88c <__sinit>:
 800c88c:	b510      	push	{r4, lr}
 800c88e:	4604      	mov	r4, r0
 800c890:	f7ff fff0 	bl	800c874 <__sfp_lock_acquire>
 800c894:	6a23      	ldr	r3, [r4, #32]
 800c896:	b11b      	cbz	r3, 800c8a0 <__sinit+0x14>
 800c898:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c89c:	f7ff bff0 	b.w	800c880 <__sfp_lock_release>
 800c8a0:	4b04      	ldr	r3, [pc, #16]	; (800c8b4 <__sinit+0x28>)
 800c8a2:	6223      	str	r3, [r4, #32]
 800c8a4:	4b04      	ldr	r3, [pc, #16]	; (800c8b8 <__sinit+0x2c>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d1f5      	bne.n	800c898 <__sinit+0xc>
 800c8ac:	f7ff ffc4 	bl	800c838 <global_stdio_init.part.0>
 800c8b0:	e7f2      	b.n	800c898 <__sinit+0xc>
 800c8b2:	bf00      	nop
 800c8b4:	0800c7f9 	.word	0x0800c7f9
 800c8b8:	20000cec 	.word	0x20000cec

0800c8bc <_fwalk_sglue>:
 800c8bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c8c0:	4607      	mov	r7, r0
 800c8c2:	4688      	mov	r8, r1
 800c8c4:	4614      	mov	r4, r2
 800c8c6:	2600      	movs	r6, #0
 800c8c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c8cc:	f1b9 0901 	subs.w	r9, r9, #1
 800c8d0:	d505      	bpl.n	800c8de <_fwalk_sglue+0x22>
 800c8d2:	6824      	ldr	r4, [r4, #0]
 800c8d4:	2c00      	cmp	r4, #0
 800c8d6:	d1f7      	bne.n	800c8c8 <_fwalk_sglue+0xc>
 800c8d8:	4630      	mov	r0, r6
 800c8da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8de:	89ab      	ldrh	r3, [r5, #12]
 800c8e0:	2b01      	cmp	r3, #1
 800c8e2:	d907      	bls.n	800c8f4 <_fwalk_sglue+0x38>
 800c8e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c8e8:	3301      	adds	r3, #1
 800c8ea:	d003      	beq.n	800c8f4 <_fwalk_sglue+0x38>
 800c8ec:	4629      	mov	r1, r5
 800c8ee:	4638      	mov	r0, r7
 800c8f0:	47c0      	blx	r8
 800c8f2:	4306      	orrs	r6, r0
 800c8f4:	3568      	adds	r5, #104	; 0x68
 800c8f6:	e7e9      	b.n	800c8cc <_fwalk_sglue+0x10>

0800c8f8 <siprintf>:
 800c8f8:	b40e      	push	{r1, r2, r3}
 800c8fa:	b500      	push	{lr}
 800c8fc:	b09c      	sub	sp, #112	; 0x70
 800c8fe:	ab1d      	add	r3, sp, #116	; 0x74
 800c900:	9002      	str	r0, [sp, #8]
 800c902:	9006      	str	r0, [sp, #24]
 800c904:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c908:	4809      	ldr	r0, [pc, #36]	; (800c930 <siprintf+0x38>)
 800c90a:	9107      	str	r1, [sp, #28]
 800c90c:	9104      	str	r1, [sp, #16]
 800c90e:	4909      	ldr	r1, [pc, #36]	; (800c934 <siprintf+0x3c>)
 800c910:	f853 2b04 	ldr.w	r2, [r3], #4
 800c914:	9105      	str	r1, [sp, #20]
 800c916:	6800      	ldr	r0, [r0, #0]
 800c918:	9301      	str	r3, [sp, #4]
 800c91a:	a902      	add	r1, sp, #8
 800c91c:	f001 fb7c 	bl	800e018 <_svfiprintf_r>
 800c920:	9b02      	ldr	r3, [sp, #8]
 800c922:	2200      	movs	r2, #0
 800c924:	701a      	strb	r2, [r3, #0]
 800c926:	b01c      	add	sp, #112	; 0x70
 800c928:	f85d eb04 	ldr.w	lr, [sp], #4
 800c92c:	b003      	add	sp, #12
 800c92e:	4770      	bx	lr
 800c930:	20000084 	.word	0x20000084
 800c934:	ffff0208 	.word	0xffff0208

0800c938 <__sread>:
 800c938:	b510      	push	{r4, lr}
 800c93a:	460c      	mov	r4, r1
 800c93c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c940:	f000 f86c 	bl	800ca1c <_read_r>
 800c944:	2800      	cmp	r0, #0
 800c946:	bfab      	itete	ge
 800c948:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c94a:	89a3      	ldrhlt	r3, [r4, #12]
 800c94c:	181b      	addge	r3, r3, r0
 800c94e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c952:	bfac      	ite	ge
 800c954:	6563      	strge	r3, [r4, #84]	; 0x54
 800c956:	81a3      	strhlt	r3, [r4, #12]
 800c958:	bd10      	pop	{r4, pc}

0800c95a <__swrite>:
 800c95a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c95e:	461f      	mov	r7, r3
 800c960:	898b      	ldrh	r3, [r1, #12]
 800c962:	05db      	lsls	r3, r3, #23
 800c964:	4605      	mov	r5, r0
 800c966:	460c      	mov	r4, r1
 800c968:	4616      	mov	r6, r2
 800c96a:	d505      	bpl.n	800c978 <__swrite+0x1e>
 800c96c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c970:	2302      	movs	r3, #2
 800c972:	2200      	movs	r2, #0
 800c974:	f000 f840 	bl	800c9f8 <_lseek_r>
 800c978:	89a3      	ldrh	r3, [r4, #12]
 800c97a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c97e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c982:	81a3      	strh	r3, [r4, #12]
 800c984:	4632      	mov	r2, r6
 800c986:	463b      	mov	r3, r7
 800c988:	4628      	mov	r0, r5
 800c98a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c98e:	f000 b867 	b.w	800ca60 <_write_r>

0800c992 <__sseek>:
 800c992:	b510      	push	{r4, lr}
 800c994:	460c      	mov	r4, r1
 800c996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c99a:	f000 f82d 	bl	800c9f8 <_lseek_r>
 800c99e:	1c43      	adds	r3, r0, #1
 800c9a0:	89a3      	ldrh	r3, [r4, #12]
 800c9a2:	bf15      	itete	ne
 800c9a4:	6560      	strne	r0, [r4, #84]	; 0x54
 800c9a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c9aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c9ae:	81a3      	strheq	r3, [r4, #12]
 800c9b0:	bf18      	it	ne
 800c9b2:	81a3      	strhne	r3, [r4, #12]
 800c9b4:	bd10      	pop	{r4, pc}

0800c9b6 <__sclose>:
 800c9b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c9ba:	f000 b80d 	b.w	800c9d8 <_close_r>

0800c9be <memset>:
 800c9be:	4402      	add	r2, r0
 800c9c0:	4603      	mov	r3, r0
 800c9c2:	4293      	cmp	r3, r2
 800c9c4:	d100      	bne.n	800c9c8 <memset+0xa>
 800c9c6:	4770      	bx	lr
 800c9c8:	f803 1b01 	strb.w	r1, [r3], #1
 800c9cc:	e7f9      	b.n	800c9c2 <memset+0x4>
	...

0800c9d0 <_localeconv_r>:
 800c9d0:	4800      	ldr	r0, [pc, #0]	; (800c9d4 <_localeconv_r+0x4>)
 800c9d2:	4770      	bx	lr
 800c9d4:	20000178 	.word	0x20000178

0800c9d8 <_close_r>:
 800c9d8:	b538      	push	{r3, r4, r5, lr}
 800c9da:	4d06      	ldr	r5, [pc, #24]	; (800c9f4 <_close_r+0x1c>)
 800c9dc:	2300      	movs	r3, #0
 800c9de:	4604      	mov	r4, r0
 800c9e0:	4608      	mov	r0, r1
 800c9e2:	602b      	str	r3, [r5, #0]
 800c9e4:	f7f5 fa29 	bl	8001e3a <_close>
 800c9e8:	1c43      	adds	r3, r0, #1
 800c9ea:	d102      	bne.n	800c9f2 <_close_r+0x1a>
 800c9ec:	682b      	ldr	r3, [r5, #0]
 800c9ee:	b103      	cbz	r3, 800c9f2 <_close_r+0x1a>
 800c9f0:	6023      	str	r3, [r4, #0]
 800c9f2:	bd38      	pop	{r3, r4, r5, pc}
 800c9f4:	20000cf0 	.word	0x20000cf0

0800c9f8 <_lseek_r>:
 800c9f8:	b538      	push	{r3, r4, r5, lr}
 800c9fa:	4d07      	ldr	r5, [pc, #28]	; (800ca18 <_lseek_r+0x20>)
 800c9fc:	4604      	mov	r4, r0
 800c9fe:	4608      	mov	r0, r1
 800ca00:	4611      	mov	r1, r2
 800ca02:	2200      	movs	r2, #0
 800ca04:	602a      	str	r2, [r5, #0]
 800ca06:	461a      	mov	r2, r3
 800ca08:	f7f5 fa3e 	bl	8001e88 <_lseek>
 800ca0c:	1c43      	adds	r3, r0, #1
 800ca0e:	d102      	bne.n	800ca16 <_lseek_r+0x1e>
 800ca10:	682b      	ldr	r3, [r5, #0]
 800ca12:	b103      	cbz	r3, 800ca16 <_lseek_r+0x1e>
 800ca14:	6023      	str	r3, [r4, #0]
 800ca16:	bd38      	pop	{r3, r4, r5, pc}
 800ca18:	20000cf0 	.word	0x20000cf0

0800ca1c <_read_r>:
 800ca1c:	b538      	push	{r3, r4, r5, lr}
 800ca1e:	4d07      	ldr	r5, [pc, #28]	; (800ca3c <_read_r+0x20>)
 800ca20:	4604      	mov	r4, r0
 800ca22:	4608      	mov	r0, r1
 800ca24:	4611      	mov	r1, r2
 800ca26:	2200      	movs	r2, #0
 800ca28:	602a      	str	r2, [r5, #0]
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	f7f5 f9cc 	bl	8001dc8 <_read>
 800ca30:	1c43      	adds	r3, r0, #1
 800ca32:	d102      	bne.n	800ca3a <_read_r+0x1e>
 800ca34:	682b      	ldr	r3, [r5, #0]
 800ca36:	b103      	cbz	r3, 800ca3a <_read_r+0x1e>
 800ca38:	6023      	str	r3, [r4, #0]
 800ca3a:	bd38      	pop	{r3, r4, r5, pc}
 800ca3c:	20000cf0 	.word	0x20000cf0

0800ca40 <_sbrk_r>:
 800ca40:	b538      	push	{r3, r4, r5, lr}
 800ca42:	4d06      	ldr	r5, [pc, #24]	; (800ca5c <_sbrk_r+0x1c>)
 800ca44:	2300      	movs	r3, #0
 800ca46:	4604      	mov	r4, r0
 800ca48:	4608      	mov	r0, r1
 800ca4a:	602b      	str	r3, [r5, #0]
 800ca4c:	f7f5 fa2a 	bl	8001ea4 <_sbrk>
 800ca50:	1c43      	adds	r3, r0, #1
 800ca52:	d102      	bne.n	800ca5a <_sbrk_r+0x1a>
 800ca54:	682b      	ldr	r3, [r5, #0]
 800ca56:	b103      	cbz	r3, 800ca5a <_sbrk_r+0x1a>
 800ca58:	6023      	str	r3, [r4, #0]
 800ca5a:	bd38      	pop	{r3, r4, r5, pc}
 800ca5c:	20000cf0 	.word	0x20000cf0

0800ca60 <_write_r>:
 800ca60:	b538      	push	{r3, r4, r5, lr}
 800ca62:	4d07      	ldr	r5, [pc, #28]	; (800ca80 <_write_r+0x20>)
 800ca64:	4604      	mov	r4, r0
 800ca66:	4608      	mov	r0, r1
 800ca68:	4611      	mov	r1, r2
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	602a      	str	r2, [r5, #0]
 800ca6e:	461a      	mov	r2, r3
 800ca70:	f7f5 f9c7 	bl	8001e02 <_write>
 800ca74:	1c43      	adds	r3, r0, #1
 800ca76:	d102      	bne.n	800ca7e <_write_r+0x1e>
 800ca78:	682b      	ldr	r3, [r5, #0]
 800ca7a:	b103      	cbz	r3, 800ca7e <_write_r+0x1e>
 800ca7c:	6023      	str	r3, [r4, #0]
 800ca7e:	bd38      	pop	{r3, r4, r5, pc}
 800ca80:	20000cf0 	.word	0x20000cf0

0800ca84 <__errno>:
 800ca84:	4b01      	ldr	r3, [pc, #4]	; (800ca8c <__errno+0x8>)
 800ca86:	6818      	ldr	r0, [r3, #0]
 800ca88:	4770      	bx	lr
 800ca8a:	bf00      	nop
 800ca8c:	20000084 	.word	0x20000084

0800ca90 <__libc_init_array>:
 800ca90:	b570      	push	{r4, r5, r6, lr}
 800ca92:	4d0d      	ldr	r5, [pc, #52]	; (800cac8 <__libc_init_array+0x38>)
 800ca94:	4c0d      	ldr	r4, [pc, #52]	; (800cacc <__libc_init_array+0x3c>)
 800ca96:	1b64      	subs	r4, r4, r5
 800ca98:	10a4      	asrs	r4, r4, #2
 800ca9a:	2600      	movs	r6, #0
 800ca9c:	42a6      	cmp	r6, r4
 800ca9e:	d109      	bne.n	800cab4 <__libc_init_array+0x24>
 800caa0:	4d0b      	ldr	r5, [pc, #44]	; (800cad0 <__libc_init_array+0x40>)
 800caa2:	4c0c      	ldr	r4, [pc, #48]	; (800cad4 <__libc_init_array+0x44>)
 800caa4:	f001 ffd0 	bl	800ea48 <_init>
 800caa8:	1b64      	subs	r4, r4, r5
 800caaa:	10a4      	asrs	r4, r4, #2
 800caac:	2600      	movs	r6, #0
 800caae:	42a6      	cmp	r6, r4
 800cab0:	d105      	bne.n	800cabe <__libc_init_array+0x2e>
 800cab2:	bd70      	pop	{r4, r5, r6, pc}
 800cab4:	f855 3b04 	ldr.w	r3, [r5], #4
 800cab8:	4798      	blx	r3
 800caba:	3601      	adds	r6, #1
 800cabc:	e7ee      	b.n	800ca9c <__libc_init_array+0xc>
 800cabe:	f855 3b04 	ldr.w	r3, [r5], #4
 800cac2:	4798      	blx	r3
 800cac4:	3601      	adds	r6, #1
 800cac6:	e7f2      	b.n	800caae <__libc_init_array+0x1e>
 800cac8:	0800eec4 	.word	0x0800eec4
 800cacc:	0800eec4 	.word	0x0800eec4
 800cad0:	0800eec4 	.word	0x0800eec4
 800cad4:	0800eec8 	.word	0x0800eec8

0800cad8 <__retarget_lock_init_recursive>:
 800cad8:	4770      	bx	lr

0800cada <__retarget_lock_acquire_recursive>:
 800cada:	4770      	bx	lr

0800cadc <__retarget_lock_release_recursive>:
 800cadc:	4770      	bx	lr

0800cade <quorem>:
 800cade:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae2:	6903      	ldr	r3, [r0, #16]
 800cae4:	690c      	ldr	r4, [r1, #16]
 800cae6:	42a3      	cmp	r3, r4
 800cae8:	4607      	mov	r7, r0
 800caea:	db7e      	blt.n	800cbea <quorem+0x10c>
 800caec:	3c01      	subs	r4, #1
 800caee:	f101 0814 	add.w	r8, r1, #20
 800caf2:	f100 0514 	add.w	r5, r0, #20
 800caf6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cafa:	9301      	str	r3, [sp, #4]
 800cafc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb00:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb04:	3301      	adds	r3, #1
 800cb06:	429a      	cmp	r2, r3
 800cb08:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cb0c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb10:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb14:	d331      	bcc.n	800cb7a <quorem+0x9c>
 800cb16:	f04f 0e00 	mov.w	lr, #0
 800cb1a:	4640      	mov	r0, r8
 800cb1c:	46ac      	mov	ip, r5
 800cb1e:	46f2      	mov	sl, lr
 800cb20:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb24:	b293      	uxth	r3, r2
 800cb26:	fb06 e303 	mla	r3, r6, r3, lr
 800cb2a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb2e:	0c1a      	lsrs	r2, r3, #16
 800cb30:	b29b      	uxth	r3, r3
 800cb32:	ebaa 0303 	sub.w	r3, sl, r3
 800cb36:	f8dc a000 	ldr.w	sl, [ip]
 800cb3a:	fa13 f38a 	uxtah	r3, r3, sl
 800cb3e:	fb06 220e 	mla	r2, r6, lr, r2
 800cb42:	9300      	str	r3, [sp, #0]
 800cb44:	9b00      	ldr	r3, [sp, #0]
 800cb46:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb4a:	b292      	uxth	r2, r2
 800cb4c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cb50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb54:	f8bd 3000 	ldrh.w	r3, [sp]
 800cb58:	4581      	cmp	r9, r0
 800cb5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb5e:	f84c 3b04 	str.w	r3, [ip], #4
 800cb62:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cb66:	d2db      	bcs.n	800cb20 <quorem+0x42>
 800cb68:	f855 300b 	ldr.w	r3, [r5, fp]
 800cb6c:	b92b      	cbnz	r3, 800cb7a <quorem+0x9c>
 800cb6e:	9b01      	ldr	r3, [sp, #4]
 800cb70:	3b04      	subs	r3, #4
 800cb72:	429d      	cmp	r5, r3
 800cb74:	461a      	mov	r2, r3
 800cb76:	d32c      	bcc.n	800cbd2 <quorem+0xf4>
 800cb78:	613c      	str	r4, [r7, #16]
 800cb7a:	4638      	mov	r0, r7
 800cb7c:	f001 f8f2 	bl	800dd64 <__mcmp>
 800cb80:	2800      	cmp	r0, #0
 800cb82:	db22      	blt.n	800cbca <quorem+0xec>
 800cb84:	3601      	adds	r6, #1
 800cb86:	4629      	mov	r1, r5
 800cb88:	2000      	movs	r0, #0
 800cb8a:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb8e:	f8d1 c000 	ldr.w	ip, [r1]
 800cb92:	b293      	uxth	r3, r2
 800cb94:	1ac3      	subs	r3, r0, r3
 800cb96:	0c12      	lsrs	r2, r2, #16
 800cb98:	fa13 f38c 	uxtah	r3, r3, ip
 800cb9c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800cba0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cba4:	b29b      	uxth	r3, r3
 800cba6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbaa:	45c1      	cmp	r9, r8
 800cbac:	f841 3b04 	str.w	r3, [r1], #4
 800cbb0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cbb4:	d2e9      	bcs.n	800cb8a <quorem+0xac>
 800cbb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbbe:	b922      	cbnz	r2, 800cbca <quorem+0xec>
 800cbc0:	3b04      	subs	r3, #4
 800cbc2:	429d      	cmp	r5, r3
 800cbc4:	461a      	mov	r2, r3
 800cbc6:	d30a      	bcc.n	800cbde <quorem+0x100>
 800cbc8:	613c      	str	r4, [r7, #16]
 800cbca:	4630      	mov	r0, r6
 800cbcc:	b003      	add	sp, #12
 800cbce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbd2:	6812      	ldr	r2, [r2, #0]
 800cbd4:	3b04      	subs	r3, #4
 800cbd6:	2a00      	cmp	r2, #0
 800cbd8:	d1ce      	bne.n	800cb78 <quorem+0x9a>
 800cbda:	3c01      	subs	r4, #1
 800cbdc:	e7c9      	b.n	800cb72 <quorem+0x94>
 800cbde:	6812      	ldr	r2, [r2, #0]
 800cbe0:	3b04      	subs	r3, #4
 800cbe2:	2a00      	cmp	r2, #0
 800cbe4:	d1f0      	bne.n	800cbc8 <quorem+0xea>
 800cbe6:	3c01      	subs	r4, #1
 800cbe8:	e7eb      	b.n	800cbc2 <quorem+0xe4>
 800cbea:	2000      	movs	r0, #0
 800cbec:	e7ee      	b.n	800cbcc <quorem+0xee>
	...

0800cbf0 <_dtoa_r>:
 800cbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf4:	ed2d 8b04 	vpush	{d8-d9}
 800cbf8:	69c5      	ldr	r5, [r0, #28]
 800cbfa:	b093      	sub	sp, #76	; 0x4c
 800cbfc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cc00:	ec57 6b10 	vmov	r6, r7, d0
 800cc04:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cc08:	9107      	str	r1, [sp, #28]
 800cc0a:	4604      	mov	r4, r0
 800cc0c:	920a      	str	r2, [sp, #40]	; 0x28
 800cc0e:	930d      	str	r3, [sp, #52]	; 0x34
 800cc10:	b975      	cbnz	r5, 800cc30 <_dtoa_r+0x40>
 800cc12:	2010      	movs	r0, #16
 800cc14:	f7ff f88c 	bl	800bd30 <malloc>
 800cc18:	4602      	mov	r2, r0
 800cc1a:	61e0      	str	r0, [r4, #28]
 800cc1c:	b920      	cbnz	r0, 800cc28 <_dtoa_r+0x38>
 800cc1e:	4bae      	ldr	r3, [pc, #696]	; (800ced8 <_dtoa_r+0x2e8>)
 800cc20:	21ef      	movs	r1, #239	; 0xef
 800cc22:	48ae      	ldr	r0, [pc, #696]	; (800cedc <_dtoa_r+0x2ec>)
 800cc24:	f001 fbcc 	bl	800e3c0 <__assert_func>
 800cc28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc2c:	6005      	str	r5, [r0, #0]
 800cc2e:	60c5      	str	r5, [r0, #12]
 800cc30:	69e3      	ldr	r3, [r4, #28]
 800cc32:	6819      	ldr	r1, [r3, #0]
 800cc34:	b151      	cbz	r1, 800cc4c <_dtoa_r+0x5c>
 800cc36:	685a      	ldr	r2, [r3, #4]
 800cc38:	604a      	str	r2, [r1, #4]
 800cc3a:	2301      	movs	r3, #1
 800cc3c:	4093      	lsls	r3, r2
 800cc3e:	608b      	str	r3, [r1, #8]
 800cc40:	4620      	mov	r0, r4
 800cc42:	f000 fe53 	bl	800d8ec <_Bfree>
 800cc46:	69e3      	ldr	r3, [r4, #28]
 800cc48:	2200      	movs	r2, #0
 800cc4a:	601a      	str	r2, [r3, #0]
 800cc4c:	1e3b      	subs	r3, r7, #0
 800cc4e:	bfbb      	ittet	lt
 800cc50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800cc54:	9303      	strlt	r3, [sp, #12]
 800cc56:	2300      	movge	r3, #0
 800cc58:	2201      	movlt	r2, #1
 800cc5a:	bfac      	ite	ge
 800cc5c:	f8c8 3000 	strge.w	r3, [r8]
 800cc60:	f8c8 2000 	strlt.w	r2, [r8]
 800cc64:	4b9e      	ldr	r3, [pc, #632]	; (800cee0 <_dtoa_r+0x2f0>)
 800cc66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800cc6a:	ea33 0308 	bics.w	r3, r3, r8
 800cc6e:	d11b      	bne.n	800cca8 <_dtoa_r+0xb8>
 800cc70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc72:	f242 730f 	movw	r3, #9999	; 0x270f
 800cc76:	6013      	str	r3, [r2, #0]
 800cc78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800cc7c:	4333      	orrs	r3, r6
 800cc7e:	f000 8593 	beq.w	800d7a8 <_dtoa_r+0xbb8>
 800cc82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc84:	b963      	cbnz	r3, 800cca0 <_dtoa_r+0xb0>
 800cc86:	4b97      	ldr	r3, [pc, #604]	; (800cee4 <_dtoa_r+0x2f4>)
 800cc88:	e027      	b.n	800ccda <_dtoa_r+0xea>
 800cc8a:	4b97      	ldr	r3, [pc, #604]	; (800cee8 <_dtoa_r+0x2f8>)
 800cc8c:	9300      	str	r3, [sp, #0]
 800cc8e:	3308      	adds	r3, #8
 800cc90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cc92:	6013      	str	r3, [r2, #0]
 800cc94:	9800      	ldr	r0, [sp, #0]
 800cc96:	b013      	add	sp, #76	; 0x4c
 800cc98:	ecbd 8b04 	vpop	{d8-d9}
 800cc9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cca0:	4b90      	ldr	r3, [pc, #576]	; (800cee4 <_dtoa_r+0x2f4>)
 800cca2:	9300      	str	r3, [sp, #0]
 800cca4:	3303      	adds	r3, #3
 800cca6:	e7f3      	b.n	800cc90 <_dtoa_r+0xa0>
 800cca8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ccac:	2200      	movs	r2, #0
 800ccae:	ec51 0b17 	vmov	r0, r1, d7
 800ccb2:	eeb0 8a47 	vmov.f32	s16, s14
 800ccb6:	eef0 8a67 	vmov.f32	s17, s15
 800ccba:	2300      	movs	r3, #0
 800ccbc:	f7f3 ff04 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccc0:	4681      	mov	r9, r0
 800ccc2:	b160      	cbz	r0, 800ccde <_dtoa_r+0xee>
 800ccc4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ccc6:	2301      	movs	r3, #1
 800ccc8:	6013      	str	r3, [r2, #0]
 800ccca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cccc:	2b00      	cmp	r3, #0
 800ccce:	f000 8568 	beq.w	800d7a2 <_dtoa_r+0xbb2>
 800ccd2:	4b86      	ldr	r3, [pc, #536]	; (800ceec <_dtoa_r+0x2fc>)
 800ccd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccd6:	6013      	str	r3, [r2, #0]
 800ccd8:	3b01      	subs	r3, #1
 800ccda:	9300      	str	r3, [sp, #0]
 800ccdc:	e7da      	b.n	800cc94 <_dtoa_r+0xa4>
 800ccde:	aa10      	add	r2, sp, #64	; 0x40
 800cce0:	a911      	add	r1, sp, #68	; 0x44
 800cce2:	4620      	mov	r0, r4
 800cce4:	eeb0 0a48 	vmov.f32	s0, s16
 800cce8:	eef0 0a68 	vmov.f32	s1, s17
 800ccec:	f001 f8e0 	bl	800deb0 <__d2b>
 800ccf0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800ccf4:	4682      	mov	sl, r0
 800ccf6:	2d00      	cmp	r5, #0
 800ccf8:	d07f      	beq.n	800cdfa <_dtoa_r+0x20a>
 800ccfa:	ee18 3a90 	vmov	r3, s17
 800ccfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800cd06:	ec51 0b18 	vmov	r0, r1, d8
 800cd0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800cd0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd12:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800cd16:	4619      	mov	r1, r3
 800cd18:	2200      	movs	r2, #0
 800cd1a:	4b75      	ldr	r3, [pc, #468]	; (800cef0 <_dtoa_r+0x300>)
 800cd1c:	f7f3 fab4 	bl	8000288 <__aeabi_dsub>
 800cd20:	a367      	add	r3, pc, #412	; (adr r3, 800cec0 <_dtoa_r+0x2d0>)
 800cd22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd26:	f7f3 fc67 	bl	80005f8 <__aeabi_dmul>
 800cd2a:	a367      	add	r3, pc, #412	; (adr r3, 800cec8 <_dtoa_r+0x2d8>)
 800cd2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd30:	f7f3 faac 	bl	800028c <__adddf3>
 800cd34:	4606      	mov	r6, r0
 800cd36:	4628      	mov	r0, r5
 800cd38:	460f      	mov	r7, r1
 800cd3a:	f7f3 fbf3 	bl	8000524 <__aeabi_i2d>
 800cd3e:	a364      	add	r3, pc, #400	; (adr r3, 800ced0 <_dtoa_r+0x2e0>)
 800cd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd44:	f7f3 fc58 	bl	80005f8 <__aeabi_dmul>
 800cd48:	4602      	mov	r2, r0
 800cd4a:	460b      	mov	r3, r1
 800cd4c:	4630      	mov	r0, r6
 800cd4e:	4639      	mov	r1, r7
 800cd50:	f7f3 fa9c 	bl	800028c <__adddf3>
 800cd54:	4606      	mov	r6, r0
 800cd56:	460f      	mov	r7, r1
 800cd58:	f7f3 fefe 	bl	8000b58 <__aeabi_d2iz>
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	4683      	mov	fp, r0
 800cd60:	2300      	movs	r3, #0
 800cd62:	4630      	mov	r0, r6
 800cd64:	4639      	mov	r1, r7
 800cd66:	f7f3 feb9 	bl	8000adc <__aeabi_dcmplt>
 800cd6a:	b148      	cbz	r0, 800cd80 <_dtoa_r+0x190>
 800cd6c:	4658      	mov	r0, fp
 800cd6e:	f7f3 fbd9 	bl	8000524 <__aeabi_i2d>
 800cd72:	4632      	mov	r2, r6
 800cd74:	463b      	mov	r3, r7
 800cd76:	f7f3 fea7 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd7a:	b908      	cbnz	r0, 800cd80 <_dtoa_r+0x190>
 800cd7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cd80:	f1bb 0f16 	cmp.w	fp, #22
 800cd84:	d857      	bhi.n	800ce36 <_dtoa_r+0x246>
 800cd86:	4b5b      	ldr	r3, [pc, #364]	; (800cef4 <_dtoa_r+0x304>)
 800cd88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800cd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd90:	ec51 0b18 	vmov	r0, r1, d8
 800cd94:	f7f3 fea2 	bl	8000adc <__aeabi_dcmplt>
 800cd98:	2800      	cmp	r0, #0
 800cd9a:	d04e      	beq.n	800ce3a <_dtoa_r+0x24a>
 800cd9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cda0:	2300      	movs	r3, #0
 800cda2:	930c      	str	r3, [sp, #48]	; 0x30
 800cda4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cda6:	1b5b      	subs	r3, r3, r5
 800cda8:	1e5a      	subs	r2, r3, #1
 800cdaa:	bf45      	ittet	mi
 800cdac:	f1c3 0301 	rsbmi	r3, r3, #1
 800cdb0:	9305      	strmi	r3, [sp, #20]
 800cdb2:	2300      	movpl	r3, #0
 800cdb4:	2300      	movmi	r3, #0
 800cdb6:	9206      	str	r2, [sp, #24]
 800cdb8:	bf54      	ite	pl
 800cdba:	9305      	strpl	r3, [sp, #20]
 800cdbc:	9306      	strmi	r3, [sp, #24]
 800cdbe:	f1bb 0f00 	cmp.w	fp, #0
 800cdc2:	db3c      	blt.n	800ce3e <_dtoa_r+0x24e>
 800cdc4:	9b06      	ldr	r3, [sp, #24]
 800cdc6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800cdca:	445b      	add	r3, fp
 800cdcc:	9306      	str	r3, [sp, #24]
 800cdce:	2300      	movs	r3, #0
 800cdd0:	9308      	str	r3, [sp, #32]
 800cdd2:	9b07      	ldr	r3, [sp, #28]
 800cdd4:	2b09      	cmp	r3, #9
 800cdd6:	d868      	bhi.n	800ceaa <_dtoa_r+0x2ba>
 800cdd8:	2b05      	cmp	r3, #5
 800cdda:	bfc4      	itt	gt
 800cddc:	3b04      	subgt	r3, #4
 800cdde:	9307      	strgt	r3, [sp, #28]
 800cde0:	9b07      	ldr	r3, [sp, #28]
 800cde2:	f1a3 0302 	sub.w	r3, r3, #2
 800cde6:	bfcc      	ite	gt
 800cde8:	2500      	movgt	r5, #0
 800cdea:	2501      	movle	r5, #1
 800cdec:	2b03      	cmp	r3, #3
 800cdee:	f200 8085 	bhi.w	800cefc <_dtoa_r+0x30c>
 800cdf2:	e8df f003 	tbb	[pc, r3]
 800cdf6:	3b2e      	.short	0x3b2e
 800cdf8:	5839      	.short	0x5839
 800cdfa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800cdfe:	441d      	add	r5, r3
 800ce00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ce04:	2b20      	cmp	r3, #32
 800ce06:	bfc1      	itttt	gt
 800ce08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ce0c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ce10:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ce14:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ce18:	bfd6      	itet	le
 800ce1a:	f1c3 0320 	rsble	r3, r3, #32
 800ce1e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ce22:	fa06 f003 	lslle.w	r0, r6, r3
 800ce26:	f7f3 fb6d 	bl	8000504 <__aeabi_ui2d>
 800ce2a:	2201      	movs	r2, #1
 800ce2c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ce30:	3d01      	subs	r5, #1
 800ce32:	920e      	str	r2, [sp, #56]	; 0x38
 800ce34:	e76f      	b.n	800cd16 <_dtoa_r+0x126>
 800ce36:	2301      	movs	r3, #1
 800ce38:	e7b3      	b.n	800cda2 <_dtoa_r+0x1b2>
 800ce3a:	900c      	str	r0, [sp, #48]	; 0x30
 800ce3c:	e7b2      	b.n	800cda4 <_dtoa_r+0x1b4>
 800ce3e:	9b05      	ldr	r3, [sp, #20]
 800ce40:	eba3 030b 	sub.w	r3, r3, fp
 800ce44:	9305      	str	r3, [sp, #20]
 800ce46:	f1cb 0300 	rsb	r3, fp, #0
 800ce4a:	9308      	str	r3, [sp, #32]
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ce50:	e7bf      	b.n	800cdd2 <_dtoa_r+0x1e2>
 800ce52:	2300      	movs	r3, #0
 800ce54:	9309      	str	r3, [sp, #36]	; 0x24
 800ce56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce58:	2b00      	cmp	r3, #0
 800ce5a:	dc52      	bgt.n	800cf02 <_dtoa_r+0x312>
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	9301      	str	r3, [sp, #4]
 800ce60:	9304      	str	r3, [sp, #16]
 800ce62:	461a      	mov	r2, r3
 800ce64:	920a      	str	r2, [sp, #40]	; 0x28
 800ce66:	e00b      	b.n	800ce80 <_dtoa_r+0x290>
 800ce68:	2301      	movs	r3, #1
 800ce6a:	e7f3      	b.n	800ce54 <_dtoa_r+0x264>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	9309      	str	r3, [sp, #36]	; 0x24
 800ce70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ce72:	445b      	add	r3, fp
 800ce74:	9301      	str	r3, [sp, #4]
 800ce76:	3301      	adds	r3, #1
 800ce78:	2b01      	cmp	r3, #1
 800ce7a:	9304      	str	r3, [sp, #16]
 800ce7c:	bfb8      	it	lt
 800ce7e:	2301      	movlt	r3, #1
 800ce80:	69e0      	ldr	r0, [r4, #28]
 800ce82:	2100      	movs	r1, #0
 800ce84:	2204      	movs	r2, #4
 800ce86:	f102 0614 	add.w	r6, r2, #20
 800ce8a:	429e      	cmp	r6, r3
 800ce8c:	d93d      	bls.n	800cf0a <_dtoa_r+0x31a>
 800ce8e:	6041      	str	r1, [r0, #4]
 800ce90:	4620      	mov	r0, r4
 800ce92:	f000 fceb 	bl	800d86c <_Balloc>
 800ce96:	9000      	str	r0, [sp, #0]
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	d139      	bne.n	800cf10 <_dtoa_r+0x320>
 800ce9c:	4b16      	ldr	r3, [pc, #88]	; (800cef8 <_dtoa_r+0x308>)
 800ce9e:	4602      	mov	r2, r0
 800cea0:	f240 11af 	movw	r1, #431	; 0x1af
 800cea4:	e6bd      	b.n	800cc22 <_dtoa_r+0x32>
 800cea6:	2301      	movs	r3, #1
 800cea8:	e7e1      	b.n	800ce6e <_dtoa_r+0x27e>
 800ceaa:	2501      	movs	r5, #1
 800ceac:	2300      	movs	r3, #0
 800ceae:	9307      	str	r3, [sp, #28]
 800ceb0:	9509      	str	r5, [sp, #36]	; 0x24
 800ceb2:	f04f 33ff 	mov.w	r3, #4294967295
 800ceb6:	9301      	str	r3, [sp, #4]
 800ceb8:	9304      	str	r3, [sp, #16]
 800ceba:	2200      	movs	r2, #0
 800cebc:	2312      	movs	r3, #18
 800cebe:	e7d1      	b.n	800ce64 <_dtoa_r+0x274>
 800cec0:	636f4361 	.word	0x636f4361
 800cec4:	3fd287a7 	.word	0x3fd287a7
 800cec8:	8b60c8b3 	.word	0x8b60c8b3
 800cecc:	3fc68a28 	.word	0x3fc68a28
 800ced0:	509f79fb 	.word	0x509f79fb
 800ced4:	3fd34413 	.word	0x3fd34413
 800ced8:	0800eb89 	.word	0x0800eb89
 800cedc:	0800eba0 	.word	0x0800eba0
 800cee0:	7ff00000 	.word	0x7ff00000
 800cee4:	0800eb85 	.word	0x0800eb85
 800cee8:	0800eb7c 	.word	0x0800eb7c
 800ceec:	0800eb59 	.word	0x0800eb59
 800cef0:	3ff80000 	.word	0x3ff80000
 800cef4:	0800ec90 	.word	0x0800ec90
 800cef8:	0800ebf8 	.word	0x0800ebf8
 800cefc:	2301      	movs	r3, #1
 800cefe:	9309      	str	r3, [sp, #36]	; 0x24
 800cf00:	e7d7      	b.n	800ceb2 <_dtoa_r+0x2c2>
 800cf02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf04:	9301      	str	r3, [sp, #4]
 800cf06:	9304      	str	r3, [sp, #16]
 800cf08:	e7ba      	b.n	800ce80 <_dtoa_r+0x290>
 800cf0a:	3101      	adds	r1, #1
 800cf0c:	0052      	lsls	r2, r2, #1
 800cf0e:	e7ba      	b.n	800ce86 <_dtoa_r+0x296>
 800cf10:	69e3      	ldr	r3, [r4, #28]
 800cf12:	9a00      	ldr	r2, [sp, #0]
 800cf14:	601a      	str	r2, [r3, #0]
 800cf16:	9b04      	ldr	r3, [sp, #16]
 800cf18:	2b0e      	cmp	r3, #14
 800cf1a:	f200 80a8 	bhi.w	800d06e <_dtoa_r+0x47e>
 800cf1e:	2d00      	cmp	r5, #0
 800cf20:	f000 80a5 	beq.w	800d06e <_dtoa_r+0x47e>
 800cf24:	f1bb 0f00 	cmp.w	fp, #0
 800cf28:	dd38      	ble.n	800cf9c <_dtoa_r+0x3ac>
 800cf2a:	4bc0      	ldr	r3, [pc, #768]	; (800d22c <_dtoa_r+0x63c>)
 800cf2c:	f00b 020f 	and.w	r2, fp, #15
 800cf30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf34:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800cf38:	e9d3 6700 	ldrd	r6, r7, [r3]
 800cf3c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800cf40:	d019      	beq.n	800cf76 <_dtoa_r+0x386>
 800cf42:	4bbb      	ldr	r3, [pc, #748]	; (800d230 <_dtoa_r+0x640>)
 800cf44:	ec51 0b18 	vmov	r0, r1, d8
 800cf48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf4c:	f7f3 fc7e 	bl	800084c <__aeabi_ddiv>
 800cf50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf54:	f008 080f 	and.w	r8, r8, #15
 800cf58:	2503      	movs	r5, #3
 800cf5a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800d230 <_dtoa_r+0x640>
 800cf5e:	f1b8 0f00 	cmp.w	r8, #0
 800cf62:	d10a      	bne.n	800cf7a <_dtoa_r+0x38a>
 800cf64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf68:	4632      	mov	r2, r6
 800cf6a:	463b      	mov	r3, r7
 800cf6c:	f7f3 fc6e 	bl	800084c <__aeabi_ddiv>
 800cf70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cf74:	e02b      	b.n	800cfce <_dtoa_r+0x3de>
 800cf76:	2502      	movs	r5, #2
 800cf78:	e7ef      	b.n	800cf5a <_dtoa_r+0x36a>
 800cf7a:	f018 0f01 	tst.w	r8, #1
 800cf7e:	d008      	beq.n	800cf92 <_dtoa_r+0x3a2>
 800cf80:	4630      	mov	r0, r6
 800cf82:	4639      	mov	r1, r7
 800cf84:	e9d9 2300 	ldrd	r2, r3, [r9]
 800cf88:	f7f3 fb36 	bl	80005f8 <__aeabi_dmul>
 800cf8c:	3501      	adds	r5, #1
 800cf8e:	4606      	mov	r6, r0
 800cf90:	460f      	mov	r7, r1
 800cf92:	ea4f 0868 	mov.w	r8, r8, asr #1
 800cf96:	f109 0908 	add.w	r9, r9, #8
 800cf9a:	e7e0      	b.n	800cf5e <_dtoa_r+0x36e>
 800cf9c:	f000 809f 	beq.w	800d0de <_dtoa_r+0x4ee>
 800cfa0:	f1cb 0600 	rsb	r6, fp, #0
 800cfa4:	4ba1      	ldr	r3, [pc, #644]	; (800d22c <_dtoa_r+0x63c>)
 800cfa6:	4fa2      	ldr	r7, [pc, #648]	; (800d230 <_dtoa_r+0x640>)
 800cfa8:	f006 020f 	and.w	r2, r6, #15
 800cfac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfb4:	ec51 0b18 	vmov	r0, r1, d8
 800cfb8:	f7f3 fb1e 	bl	80005f8 <__aeabi_dmul>
 800cfbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfc0:	1136      	asrs	r6, r6, #4
 800cfc2:	2300      	movs	r3, #0
 800cfc4:	2502      	movs	r5, #2
 800cfc6:	2e00      	cmp	r6, #0
 800cfc8:	d17e      	bne.n	800d0c8 <_dtoa_r+0x4d8>
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d1d0      	bne.n	800cf70 <_dtoa_r+0x380>
 800cfce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cfd0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	f000 8084 	beq.w	800d0e2 <_dtoa_r+0x4f2>
 800cfda:	4b96      	ldr	r3, [pc, #600]	; (800d234 <_dtoa_r+0x644>)
 800cfdc:	2200      	movs	r2, #0
 800cfde:	4640      	mov	r0, r8
 800cfe0:	4649      	mov	r1, r9
 800cfe2:	f7f3 fd7b 	bl	8000adc <__aeabi_dcmplt>
 800cfe6:	2800      	cmp	r0, #0
 800cfe8:	d07b      	beq.n	800d0e2 <_dtoa_r+0x4f2>
 800cfea:	9b04      	ldr	r3, [sp, #16]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d078      	beq.n	800d0e2 <_dtoa_r+0x4f2>
 800cff0:	9b01      	ldr	r3, [sp, #4]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	dd39      	ble.n	800d06a <_dtoa_r+0x47a>
 800cff6:	4b90      	ldr	r3, [pc, #576]	; (800d238 <_dtoa_r+0x648>)
 800cff8:	2200      	movs	r2, #0
 800cffa:	4640      	mov	r0, r8
 800cffc:	4649      	mov	r1, r9
 800cffe:	f7f3 fafb 	bl	80005f8 <__aeabi_dmul>
 800d002:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d006:	9e01      	ldr	r6, [sp, #4]
 800d008:	f10b 37ff 	add.w	r7, fp, #4294967295
 800d00c:	3501      	adds	r5, #1
 800d00e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800d012:	4628      	mov	r0, r5
 800d014:	f7f3 fa86 	bl	8000524 <__aeabi_i2d>
 800d018:	4642      	mov	r2, r8
 800d01a:	464b      	mov	r3, r9
 800d01c:	f7f3 faec 	bl	80005f8 <__aeabi_dmul>
 800d020:	4b86      	ldr	r3, [pc, #536]	; (800d23c <_dtoa_r+0x64c>)
 800d022:	2200      	movs	r2, #0
 800d024:	f7f3 f932 	bl	800028c <__adddf3>
 800d028:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d02c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d030:	9303      	str	r3, [sp, #12]
 800d032:	2e00      	cmp	r6, #0
 800d034:	d158      	bne.n	800d0e8 <_dtoa_r+0x4f8>
 800d036:	4b82      	ldr	r3, [pc, #520]	; (800d240 <_dtoa_r+0x650>)
 800d038:	2200      	movs	r2, #0
 800d03a:	4640      	mov	r0, r8
 800d03c:	4649      	mov	r1, r9
 800d03e:	f7f3 f923 	bl	8000288 <__aeabi_dsub>
 800d042:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d046:	4680      	mov	r8, r0
 800d048:	4689      	mov	r9, r1
 800d04a:	f7f3 fd65 	bl	8000b18 <__aeabi_dcmpgt>
 800d04e:	2800      	cmp	r0, #0
 800d050:	f040 8296 	bne.w	800d580 <_dtoa_r+0x990>
 800d054:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d058:	4640      	mov	r0, r8
 800d05a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d05e:	4649      	mov	r1, r9
 800d060:	f7f3 fd3c 	bl	8000adc <__aeabi_dcmplt>
 800d064:	2800      	cmp	r0, #0
 800d066:	f040 8289 	bne.w	800d57c <_dtoa_r+0x98c>
 800d06a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800d06e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d070:	2b00      	cmp	r3, #0
 800d072:	f2c0 814e 	blt.w	800d312 <_dtoa_r+0x722>
 800d076:	f1bb 0f0e 	cmp.w	fp, #14
 800d07a:	f300 814a 	bgt.w	800d312 <_dtoa_r+0x722>
 800d07e:	4b6b      	ldr	r3, [pc, #428]	; (800d22c <_dtoa_r+0x63c>)
 800d080:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800d084:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d088:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	f280 80dc 	bge.w	800d248 <_dtoa_r+0x658>
 800d090:	9b04      	ldr	r3, [sp, #16]
 800d092:	2b00      	cmp	r3, #0
 800d094:	f300 80d8 	bgt.w	800d248 <_dtoa_r+0x658>
 800d098:	f040 826f 	bne.w	800d57a <_dtoa_r+0x98a>
 800d09c:	4b68      	ldr	r3, [pc, #416]	; (800d240 <_dtoa_r+0x650>)
 800d09e:	2200      	movs	r2, #0
 800d0a0:	4640      	mov	r0, r8
 800d0a2:	4649      	mov	r1, r9
 800d0a4:	f7f3 faa8 	bl	80005f8 <__aeabi_dmul>
 800d0a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0ac:	f7f3 fd2a 	bl	8000b04 <__aeabi_dcmpge>
 800d0b0:	9e04      	ldr	r6, [sp, #16]
 800d0b2:	4637      	mov	r7, r6
 800d0b4:	2800      	cmp	r0, #0
 800d0b6:	f040 8245 	bne.w	800d544 <_dtoa_r+0x954>
 800d0ba:	9d00      	ldr	r5, [sp, #0]
 800d0bc:	2331      	movs	r3, #49	; 0x31
 800d0be:	f805 3b01 	strb.w	r3, [r5], #1
 800d0c2:	f10b 0b01 	add.w	fp, fp, #1
 800d0c6:	e241      	b.n	800d54c <_dtoa_r+0x95c>
 800d0c8:	07f2      	lsls	r2, r6, #31
 800d0ca:	d505      	bpl.n	800d0d8 <_dtoa_r+0x4e8>
 800d0cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0d0:	f7f3 fa92 	bl	80005f8 <__aeabi_dmul>
 800d0d4:	3501      	adds	r5, #1
 800d0d6:	2301      	movs	r3, #1
 800d0d8:	1076      	asrs	r6, r6, #1
 800d0da:	3708      	adds	r7, #8
 800d0dc:	e773      	b.n	800cfc6 <_dtoa_r+0x3d6>
 800d0de:	2502      	movs	r5, #2
 800d0e0:	e775      	b.n	800cfce <_dtoa_r+0x3de>
 800d0e2:	9e04      	ldr	r6, [sp, #16]
 800d0e4:	465f      	mov	r7, fp
 800d0e6:	e792      	b.n	800d00e <_dtoa_r+0x41e>
 800d0e8:	9900      	ldr	r1, [sp, #0]
 800d0ea:	4b50      	ldr	r3, [pc, #320]	; (800d22c <_dtoa_r+0x63c>)
 800d0ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d0f0:	4431      	add	r1, r6
 800d0f2:	9102      	str	r1, [sp, #8]
 800d0f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d0f6:	eeb0 9a47 	vmov.f32	s18, s14
 800d0fa:	eef0 9a67 	vmov.f32	s19, s15
 800d0fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d102:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d106:	2900      	cmp	r1, #0
 800d108:	d044      	beq.n	800d194 <_dtoa_r+0x5a4>
 800d10a:	494e      	ldr	r1, [pc, #312]	; (800d244 <_dtoa_r+0x654>)
 800d10c:	2000      	movs	r0, #0
 800d10e:	f7f3 fb9d 	bl	800084c <__aeabi_ddiv>
 800d112:	ec53 2b19 	vmov	r2, r3, d9
 800d116:	f7f3 f8b7 	bl	8000288 <__aeabi_dsub>
 800d11a:	9d00      	ldr	r5, [sp, #0]
 800d11c:	ec41 0b19 	vmov	d9, r0, r1
 800d120:	4649      	mov	r1, r9
 800d122:	4640      	mov	r0, r8
 800d124:	f7f3 fd18 	bl	8000b58 <__aeabi_d2iz>
 800d128:	4606      	mov	r6, r0
 800d12a:	f7f3 f9fb 	bl	8000524 <__aeabi_i2d>
 800d12e:	4602      	mov	r2, r0
 800d130:	460b      	mov	r3, r1
 800d132:	4640      	mov	r0, r8
 800d134:	4649      	mov	r1, r9
 800d136:	f7f3 f8a7 	bl	8000288 <__aeabi_dsub>
 800d13a:	3630      	adds	r6, #48	; 0x30
 800d13c:	f805 6b01 	strb.w	r6, [r5], #1
 800d140:	ec53 2b19 	vmov	r2, r3, d9
 800d144:	4680      	mov	r8, r0
 800d146:	4689      	mov	r9, r1
 800d148:	f7f3 fcc8 	bl	8000adc <__aeabi_dcmplt>
 800d14c:	2800      	cmp	r0, #0
 800d14e:	d164      	bne.n	800d21a <_dtoa_r+0x62a>
 800d150:	4642      	mov	r2, r8
 800d152:	464b      	mov	r3, r9
 800d154:	4937      	ldr	r1, [pc, #220]	; (800d234 <_dtoa_r+0x644>)
 800d156:	2000      	movs	r0, #0
 800d158:	f7f3 f896 	bl	8000288 <__aeabi_dsub>
 800d15c:	ec53 2b19 	vmov	r2, r3, d9
 800d160:	f7f3 fcbc 	bl	8000adc <__aeabi_dcmplt>
 800d164:	2800      	cmp	r0, #0
 800d166:	f040 80b6 	bne.w	800d2d6 <_dtoa_r+0x6e6>
 800d16a:	9b02      	ldr	r3, [sp, #8]
 800d16c:	429d      	cmp	r5, r3
 800d16e:	f43f af7c 	beq.w	800d06a <_dtoa_r+0x47a>
 800d172:	4b31      	ldr	r3, [pc, #196]	; (800d238 <_dtoa_r+0x648>)
 800d174:	ec51 0b19 	vmov	r0, r1, d9
 800d178:	2200      	movs	r2, #0
 800d17a:	f7f3 fa3d 	bl	80005f8 <__aeabi_dmul>
 800d17e:	4b2e      	ldr	r3, [pc, #184]	; (800d238 <_dtoa_r+0x648>)
 800d180:	ec41 0b19 	vmov	d9, r0, r1
 800d184:	2200      	movs	r2, #0
 800d186:	4640      	mov	r0, r8
 800d188:	4649      	mov	r1, r9
 800d18a:	f7f3 fa35 	bl	80005f8 <__aeabi_dmul>
 800d18e:	4680      	mov	r8, r0
 800d190:	4689      	mov	r9, r1
 800d192:	e7c5      	b.n	800d120 <_dtoa_r+0x530>
 800d194:	ec51 0b17 	vmov	r0, r1, d7
 800d198:	f7f3 fa2e 	bl	80005f8 <__aeabi_dmul>
 800d19c:	9b02      	ldr	r3, [sp, #8]
 800d19e:	9d00      	ldr	r5, [sp, #0]
 800d1a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1a2:	ec41 0b19 	vmov	d9, r0, r1
 800d1a6:	4649      	mov	r1, r9
 800d1a8:	4640      	mov	r0, r8
 800d1aa:	f7f3 fcd5 	bl	8000b58 <__aeabi_d2iz>
 800d1ae:	4606      	mov	r6, r0
 800d1b0:	f7f3 f9b8 	bl	8000524 <__aeabi_i2d>
 800d1b4:	3630      	adds	r6, #48	; 0x30
 800d1b6:	4602      	mov	r2, r0
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	4640      	mov	r0, r8
 800d1bc:	4649      	mov	r1, r9
 800d1be:	f7f3 f863 	bl	8000288 <__aeabi_dsub>
 800d1c2:	f805 6b01 	strb.w	r6, [r5], #1
 800d1c6:	9b02      	ldr	r3, [sp, #8]
 800d1c8:	429d      	cmp	r5, r3
 800d1ca:	4680      	mov	r8, r0
 800d1cc:	4689      	mov	r9, r1
 800d1ce:	f04f 0200 	mov.w	r2, #0
 800d1d2:	d124      	bne.n	800d21e <_dtoa_r+0x62e>
 800d1d4:	4b1b      	ldr	r3, [pc, #108]	; (800d244 <_dtoa_r+0x654>)
 800d1d6:	ec51 0b19 	vmov	r0, r1, d9
 800d1da:	f7f3 f857 	bl	800028c <__adddf3>
 800d1de:	4602      	mov	r2, r0
 800d1e0:	460b      	mov	r3, r1
 800d1e2:	4640      	mov	r0, r8
 800d1e4:	4649      	mov	r1, r9
 800d1e6:	f7f3 fc97 	bl	8000b18 <__aeabi_dcmpgt>
 800d1ea:	2800      	cmp	r0, #0
 800d1ec:	d173      	bne.n	800d2d6 <_dtoa_r+0x6e6>
 800d1ee:	ec53 2b19 	vmov	r2, r3, d9
 800d1f2:	4914      	ldr	r1, [pc, #80]	; (800d244 <_dtoa_r+0x654>)
 800d1f4:	2000      	movs	r0, #0
 800d1f6:	f7f3 f847 	bl	8000288 <__aeabi_dsub>
 800d1fa:	4602      	mov	r2, r0
 800d1fc:	460b      	mov	r3, r1
 800d1fe:	4640      	mov	r0, r8
 800d200:	4649      	mov	r1, r9
 800d202:	f7f3 fc6b 	bl	8000adc <__aeabi_dcmplt>
 800d206:	2800      	cmp	r0, #0
 800d208:	f43f af2f 	beq.w	800d06a <_dtoa_r+0x47a>
 800d20c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d20e:	1e6b      	subs	r3, r5, #1
 800d210:	930f      	str	r3, [sp, #60]	; 0x3c
 800d212:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d216:	2b30      	cmp	r3, #48	; 0x30
 800d218:	d0f8      	beq.n	800d20c <_dtoa_r+0x61c>
 800d21a:	46bb      	mov	fp, r7
 800d21c:	e04a      	b.n	800d2b4 <_dtoa_r+0x6c4>
 800d21e:	4b06      	ldr	r3, [pc, #24]	; (800d238 <_dtoa_r+0x648>)
 800d220:	f7f3 f9ea 	bl	80005f8 <__aeabi_dmul>
 800d224:	4680      	mov	r8, r0
 800d226:	4689      	mov	r9, r1
 800d228:	e7bd      	b.n	800d1a6 <_dtoa_r+0x5b6>
 800d22a:	bf00      	nop
 800d22c:	0800ec90 	.word	0x0800ec90
 800d230:	0800ec68 	.word	0x0800ec68
 800d234:	3ff00000 	.word	0x3ff00000
 800d238:	40240000 	.word	0x40240000
 800d23c:	401c0000 	.word	0x401c0000
 800d240:	40140000 	.word	0x40140000
 800d244:	3fe00000 	.word	0x3fe00000
 800d248:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d24c:	9d00      	ldr	r5, [sp, #0]
 800d24e:	4642      	mov	r2, r8
 800d250:	464b      	mov	r3, r9
 800d252:	4630      	mov	r0, r6
 800d254:	4639      	mov	r1, r7
 800d256:	f7f3 faf9 	bl	800084c <__aeabi_ddiv>
 800d25a:	f7f3 fc7d 	bl	8000b58 <__aeabi_d2iz>
 800d25e:	9001      	str	r0, [sp, #4]
 800d260:	f7f3 f960 	bl	8000524 <__aeabi_i2d>
 800d264:	4642      	mov	r2, r8
 800d266:	464b      	mov	r3, r9
 800d268:	f7f3 f9c6 	bl	80005f8 <__aeabi_dmul>
 800d26c:	4602      	mov	r2, r0
 800d26e:	460b      	mov	r3, r1
 800d270:	4630      	mov	r0, r6
 800d272:	4639      	mov	r1, r7
 800d274:	f7f3 f808 	bl	8000288 <__aeabi_dsub>
 800d278:	9e01      	ldr	r6, [sp, #4]
 800d27a:	9f04      	ldr	r7, [sp, #16]
 800d27c:	3630      	adds	r6, #48	; 0x30
 800d27e:	f805 6b01 	strb.w	r6, [r5], #1
 800d282:	9e00      	ldr	r6, [sp, #0]
 800d284:	1bae      	subs	r6, r5, r6
 800d286:	42b7      	cmp	r7, r6
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	d134      	bne.n	800d2f8 <_dtoa_r+0x708>
 800d28e:	f7f2 fffd 	bl	800028c <__adddf3>
 800d292:	4642      	mov	r2, r8
 800d294:	464b      	mov	r3, r9
 800d296:	4606      	mov	r6, r0
 800d298:	460f      	mov	r7, r1
 800d29a:	f7f3 fc3d 	bl	8000b18 <__aeabi_dcmpgt>
 800d29e:	b9c8      	cbnz	r0, 800d2d4 <_dtoa_r+0x6e4>
 800d2a0:	4642      	mov	r2, r8
 800d2a2:	464b      	mov	r3, r9
 800d2a4:	4630      	mov	r0, r6
 800d2a6:	4639      	mov	r1, r7
 800d2a8:	f7f3 fc0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2ac:	b110      	cbz	r0, 800d2b4 <_dtoa_r+0x6c4>
 800d2ae:	9b01      	ldr	r3, [sp, #4]
 800d2b0:	07db      	lsls	r3, r3, #31
 800d2b2:	d40f      	bmi.n	800d2d4 <_dtoa_r+0x6e4>
 800d2b4:	4651      	mov	r1, sl
 800d2b6:	4620      	mov	r0, r4
 800d2b8:	f000 fb18 	bl	800d8ec <_Bfree>
 800d2bc:	2300      	movs	r3, #0
 800d2be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d2c0:	702b      	strb	r3, [r5, #0]
 800d2c2:	f10b 0301 	add.w	r3, fp, #1
 800d2c6:	6013      	str	r3, [r2, #0]
 800d2c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	f43f ace2 	beq.w	800cc94 <_dtoa_r+0xa4>
 800d2d0:	601d      	str	r5, [r3, #0]
 800d2d2:	e4df      	b.n	800cc94 <_dtoa_r+0xa4>
 800d2d4:	465f      	mov	r7, fp
 800d2d6:	462b      	mov	r3, r5
 800d2d8:	461d      	mov	r5, r3
 800d2da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d2de:	2a39      	cmp	r2, #57	; 0x39
 800d2e0:	d106      	bne.n	800d2f0 <_dtoa_r+0x700>
 800d2e2:	9a00      	ldr	r2, [sp, #0]
 800d2e4:	429a      	cmp	r2, r3
 800d2e6:	d1f7      	bne.n	800d2d8 <_dtoa_r+0x6e8>
 800d2e8:	9900      	ldr	r1, [sp, #0]
 800d2ea:	2230      	movs	r2, #48	; 0x30
 800d2ec:	3701      	adds	r7, #1
 800d2ee:	700a      	strb	r2, [r1, #0]
 800d2f0:	781a      	ldrb	r2, [r3, #0]
 800d2f2:	3201      	adds	r2, #1
 800d2f4:	701a      	strb	r2, [r3, #0]
 800d2f6:	e790      	b.n	800d21a <_dtoa_r+0x62a>
 800d2f8:	4ba3      	ldr	r3, [pc, #652]	; (800d588 <_dtoa_r+0x998>)
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	f7f3 f97c 	bl	80005f8 <__aeabi_dmul>
 800d300:	2200      	movs	r2, #0
 800d302:	2300      	movs	r3, #0
 800d304:	4606      	mov	r6, r0
 800d306:	460f      	mov	r7, r1
 800d308:	f7f3 fbde 	bl	8000ac8 <__aeabi_dcmpeq>
 800d30c:	2800      	cmp	r0, #0
 800d30e:	d09e      	beq.n	800d24e <_dtoa_r+0x65e>
 800d310:	e7d0      	b.n	800d2b4 <_dtoa_r+0x6c4>
 800d312:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d314:	2a00      	cmp	r2, #0
 800d316:	f000 80ca 	beq.w	800d4ae <_dtoa_r+0x8be>
 800d31a:	9a07      	ldr	r2, [sp, #28]
 800d31c:	2a01      	cmp	r2, #1
 800d31e:	f300 80ad 	bgt.w	800d47c <_dtoa_r+0x88c>
 800d322:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d324:	2a00      	cmp	r2, #0
 800d326:	f000 80a5 	beq.w	800d474 <_dtoa_r+0x884>
 800d32a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d32e:	9e08      	ldr	r6, [sp, #32]
 800d330:	9d05      	ldr	r5, [sp, #20]
 800d332:	9a05      	ldr	r2, [sp, #20]
 800d334:	441a      	add	r2, r3
 800d336:	9205      	str	r2, [sp, #20]
 800d338:	9a06      	ldr	r2, [sp, #24]
 800d33a:	2101      	movs	r1, #1
 800d33c:	441a      	add	r2, r3
 800d33e:	4620      	mov	r0, r4
 800d340:	9206      	str	r2, [sp, #24]
 800d342:	f000 fb89 	bl	800da58 <__i2b>
 800d346:	4607      	mov	r7, r0
 800d348:	b165      	cbz	r5, 800d364 <_dtoa_r+0x774>
 800d34a:	9b06      	ldr	r3, [sp, #24]
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	dd09      	ble.n	800d364 <_dtoa_r+0x774>
 800d350:	42ab      	cmp	r3, r5
 800d352:	9a05      	ldr	r2, [sp, #20]
 800d354:	bfa8      	it	ge
 800d356:	462b      	movge	r3, r5
 800d358:	1ad2      	subs	r2, r2, r3
 800d35a:	9205      	str	r2, [sp, #20]
 800d35c:	9a06      	ldr	r2, [sp, #24]
 800d35e:	1aed      	subs	r5, r5, r3
 800d360:	1ad3      	subs	r3, r2, r3
 800d362:	9306      	str	r3, [sp, #24]
 800d364:	9b08      	ldr	r3, [sp, #32]
 800d366:	b1f3      	cbz	r3, 800d3a6 <_dtoa_r+0x7b6>
 800d368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	f000 80a3 	beq.w	800d4b6 <_dtoa_r+0x8c6>
 800d370:	2e00      	cmp	r6, #0
 800d372:	dd10      	ble.n	800d396 <_dtoa_r+0x7a6>
 800d374:	4639      	mov	r1, r7
 800d376:	4632      	mov	r2, r6
 800d378:	4620      	mov	r0, r4
 800d37a:	f000 fc2d 	bl	800dbd8 <__pow5mult>
 800d37e:	4652      	mov	r2, sl
 800d380:	4601      	mov	r1, r0
 800d382:	4607      	mov	r7, r0
 800d384:	4620      	mov	r0, r4
 800d386:	f000 fb7d 	bl	800da84 <__multiply>
 800d38a:	4651      	mov	r1, sl
 800d38c:	4680      	mov	r8, r0
 800d38e:	4620      	mov	r0, r4
 800d390:	f000 faac 	bl	800d8ec <_Bfree>
 800d394:	46c2      	mov	sl, r8
 800d396:	9b08      	ldr	r3, [sp, #32]
 800d398:	1b9a      	subs	r2, r3, r6
 800d39a:	d004      	beq.n	800d3a6 <_dtoa_r+0x7b6>
 800d39c:	4651      	mov	r1, sl
 800d39e:	4620      	mov	r0, r4
 800d3a0:	f000 fc1a 	bl	800dbd8 <__pow5mult>
 800d3a4:	4682      	mov	sl, r0
 800d3a6:	2101      	movs	r1, #1
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	f000 fb55 	bl	800da58 <__i2b>
 800d3ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	4606      	mov	r6, r0
 800d3b4:	f340 8081 	ble.w	800d4ba <_dtoa_r+0x8ca>
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	4601      	mov	r1, r0
 800d3bc:	4620      	mov	r0, r4
 800d3be:	f000 fc0b 	bl	800dbd8 <__pow5mult>
 800d3c2:	9b07      	ldr	r3, [sp, #28]
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	4606      	mov	r6, r0
 800d3c8:	dd7a      	ble.n	800d4c0 <_dtoa_r+0x8d0>
 800d3ca:	f04f 0800 	mov.w	r8, #0
 800d3ce:	6933      	ldr	r3, [r6, #16]
 800d3d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d3d4:	6918      	ldr	r0, [r3, #16]
 800d3d6:	f000 faf1 	bl	800d9bc <__hi0bits>
 800d3da:	f1c0 0020 	rsb	r0, r0, #32
 800d3de:	9b06      	ldr	r3, [sp, #24]
 800d3e0:	4418      	add	r0, r3
 800d3e2:	f010 001f 	ands.w	r0, r0, #31
 800d3e6:	f000 8094 	beq.w	800d512 <_dtoa_r+0x922>
 800d3ea:	f1c0 0320 	rsb	r3, r0, #32
 800d3ee:	2b04      	cmp	r3, #4
 800d3f0:	f340 8085 	ble.w	800d4fe <_dtoa_r+0x90e>
 800d3f4:	9b05      	ldr	r3, [sp, #20]
 800d3f6:	f1c0 001c 	rsb	r0, r0, #28
 800d3fa:	4403      	add	r3, r0
 800d3fc:	9305      	str	r3, [sp, #20]
 800d3fe:	9b06      	ldr	r3, [sp, #24]
 800d400:	4403      	add	r3, r0
 800d402:	4405      	add	r5, r0
 800d404:	9306      	str	r3, [sp, #24]
 800d406:	9b05      	ldr	r3, [sp, #20]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	dd05      	ble.n	800d418 <_dtoa_r+0x828>
 800d40c:	4651      	mov	r1, sl
 800d40e:	461a      	mov	r2, r3
 800d410:	4620      	mov	r0, r4
 800d412:	f000 fc3b 	bl	800dc8c <__lshift>
 800d416:	4682      	mov	sl, r0
 800d418:	9b06      	ldr	r3, [sp, #24]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	dd05      	ble.n	800d42a <_dtoa_r+0x83a>
 800d41e:	4631      	mov	r1, r6
 800d420:	461a      	mov	r2, r3
 800d422:	4620      	mov	r0, r4
 800d424:	f000 fc32 	bl	800dc8c <__lshift>
 800d428:	4606      	mov	r6, r0
 800d42a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d072      	beq.n	800d516 <_dtoa_r+0x926>
 800d430:	4631      	mov	r1, r6
 800d432:	4650      	mov	r0, sl
 800d434:	f000 fc96 	bl	800dd64 <__mcmp>
 800d438:	2800      	cmp	r0, #0
 800d43a:	da6c      	bge.n	800d516 <_dtoa_r+0x926>
 800d43c:	2300      	movs	r3, #0
 800d43e:	4651      	mov	r1, sl
 800d440:	220a      	movs	r2, #10
 800d442:	4620      	mov	r0, r4
 800d444:	f000 fa74 	bl	800d930 <__multadd>
 800d448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d44a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800d44e:	4682      	mov	sl, r0
 800d450:	2b00      	cmp	r3, #0
 800d452:	f000 81b0 	beq.w	800d7b6 <_dtoa_r+0xbc6>
 800d456:	2300      	movs	r3, #0
 800d458:	4639      	mov	r1, r7
 800d45a:	220a      	movs	r2, #10
 800d45c:	4620      	mov	r0, r4
 800d45e:	f000 fa67 	bl	800d930 <__multadd>
 800d462:	9b01      	ldr	r3, [sp, #4]
 800d464:	2b00      	cmp	r3, #0
 800d466:	4607      	mov	r7, r0
 800d468:	f300 8096 	bgt.w	800d598 <_dtoa_r+0x9a8>
 800d46c:	9b07      	ldr	r3, [sp, #28]
 800d46e:	2b02      	cmp	r3, #2
 800d470:	dc59      	bgt.n	800d526 <_dtoa_r+0x936>
 800d472:	e091      	b.n	800d598 <_dtoa_r+0x9a8>
 800d474:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d476:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d47a:	e758      	b.n	800d32e <_dtoa_r+0x73e>
 800d47c:	9b04      	ldr	r3, [sp, #16]
 800d47e:	1e5e      	subs	r6, r3, #1
 800d480:	9b08      	ldr	r3, [sp, #32]
 800d482:	42b3      	cmp	r3, r6
 800d484:	bfbf      	itttt	lt
 800d486:	9b08      	ldrlt	r3, [sp, #32]
 800d488:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800d48a:	9608      	strlt	r6, [sp, #32]
 800d48c:	1af3      	sublt	r3, r6, r3
 800d48e:	bfb4      	ite	lt
 800d490:	18d2      	addlt	r2, r2, r3
 800d492:	1b9e      	subge	r6, r3, r6
 800d494:	9b04      	ldr	r3, [sp, #16]
 800d496:	bfbc      	itt	lt
 800d498:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800d49a:	2600      	movlt	r6, #0
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	bfb7      	itett	lt
 800d4a0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800d4a4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800d4a8:	1a9d      	sublt	r5, r3, r2
 800d4aa:	2300      	movlt	r3, #0
 800d4ac:	e741      	b.n	800d332 <_dtoa_r+0x742>
 800d4ae:	9e08      	ldr	r6, [sp, #32]
 800d4b0:	9d05      	ldr	r5, [sp, #20]
 800d4b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800d4b4:	e748      	b.n	800d348 <_dtoa_r+0x758>
 800d4b6:	9a08      	ldr	r2, [sp, #32]
 800d4b8:	e770      	b.n	800d39c <_dtoa_r+0x7ac>
 800d4ba:	9b07      	ldr	r3, [sp, #28]
 800d4bc:	2b01      	cmp	r3, #1
 800d4be:	dc19      	bgt.n	800d4f4 <_dtoa_r+0x904>
 800d4c0:	9b02      	ldr	r3, [sp, #8]
 800d4c2:	b9bb      	cbnz	r3, 800d4f4 <_dtoa_r+0x904>
 800d4c4:	9b03      	ldr	r3, [sp, #12]
 800d4c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d4ca:	b99b      	cbnz	r3, 800d4f4 <_dtoa_r+0x904>
 800d4cc:	9b03      	ldr	r3, [sp, #12]
 800d4ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d4d2:	0d1b      	lsrs	r3, r3, #20
 800d4d4:	051b      	lsls	r3, r3, #20
 800d4d6:	b183      	cbz	r3, 800d4fa <_dtoa_r+0x90a>
 800d4d8:	9b05      	ldr	r3, [sp, #20]
 800d4da:	3301      	adds	r3, #1
 800d4dc:	9305      	str	r3, [sp, #20]
 800d4de:	9b06      	ldr	r3, [sp, #24]
 800d4e0:	3301      	adds	r3, #1
 800d4e2:	9306      	str	r3, [sp, #24]
 800d4e4:	f04f 0801 	mov.w	r8, #1
 800d4e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d4ea:	2b00      	cmp	r3, #0
 800d4ec:	f47f af6f 	bne.w	800d3ce <_dtoa_r+0x7de>
 800d4f0:	2001      	movs	r0, #1
 800d4f2:	e774      	b.n	800d3de <_dtoa_r+0x7ee>
 800d4f4:	f04f 0800 	mov.w	r8, #0
 800d4f8:	e7f6      	b.n	800d4e8 <_dtoa_r+0x8f8>
 800d4fa:	4698      	mov	r8, r3
 800d4fc:	e7f4      	b.n	800d4e8 <_dtoa_r+0x8f8>
 800d4fe:	d082      	beq.n	800d406 <_dtoa_r+0x816>
 800d500:	9a05      	ldr	r2, [sp, #20]
 800d502:	331c      	adds	r3, #28
 800d504:	441a      	add	r2, r3
 800d506:	9205      	str	r2, [sp, #20]
 800d508:	9a06      	ldr	r2, [sp, #24]
 800d50a:	441a      	add	r2, r3
 800d50c:	441d      	add	r5, r3
 800d50e:	9206      	str	r2, [sp, #24]
 800d510:	e779      	b.n	800d406 <_dtoa_r+0x816>
 800d512:	4603      	mov	r3, r0
 800d514:	e7f4      	b.n	800d500 <_dtoa_r+0x910>
 800d516:	9b04      	ldr	r3, [sp, #16]
 800d518:	2b00      	cmp	r3, #0
 800d51a:	dc37      	bgt.n	800d58c <_dtoa_r+0x99c>
 800d51c:	9b07      	ldr	r3, [sp, #28]
 800d51e:	2b02      	cmp	r3, #2
 800d520:	dd34      	ble.n	800d58c <_dtoa_r+0x99c>
 800d522:	9b04      	ldr	r3, [sp, #16]
 800d524:	9301      	str	r3, [sp, #4]
 800d526:	9b01      	ldr	r3, [sp, #4]
 800d528:	b963      	cbnz	r3, 800d544 <_dtoa_r+0x954>
 800d52a:	4631      	mov	r1, r6
 800d52c:	2205      	movs	r2, #5
 800d52e:	4620      	mov	r0, r4
 800d530:	f000 f9fe 	bl	800d930 <__multadd>
 800d534:	4601      	mov	r1, r0
 800d536:	4606      	mov	r6, r0
 800d538:	4650      	mov	r0, sl
 800d53a:	f000 fc13 	bl	800dd64 <__mcmp>
 800d53e:	2800      	cmp	r0, #0
 800d540:	f73f adbb 	bgt.w	800d0ba <_dtoa_r+0x4ca>
 800d544:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d546:	9d00      	ldr	r5, [sp, #0]
 800d548:	ea6f 0b03 	mvn.w	fp, r3
 800d54c:	f04f 0800 	mov.w	r8, #0
 800d550:	4631      	mov	r1, r6
 800d552:	4620      	mov	r0, r4
 800d554:	f000 f9ca 	bl	800d8ec <_Bfree>
 800d558:	2f00      	cmp	r7, #0
 800d55a:	f43f aeab 	beq.w	800d2b4 <_dtoa_r+0x6c4>
 800d55e:	f1b8 0f00 	cmp.w	r8, #0
 800d562:	d005      	beq.n	800d570 <_dtoa_r+0x980>
 800d564:	45b8      	cmp	r8, r7
 800d566:	d003      	beq.n	800d570 <_dtoa_r+0x980>
 800d568:	4641      	mov	r1, r8
 800d56a:	4620      	mov	r0, r4
 800d56c:	f000 f9be 	bl	800d8ec <_Bfree>
 800d570:	4639      	mov	r1, r7
 800d572:	4620      	mov	r0, r4
 800d574:	f000 f9ba 	bl	800d8ec <_Bfree>
 800d578:	e69c      	b.n	800d2b4 <_dtoa_r+0x6c4>
 800d57a:	2600      	movs	r6, #0
 800d57c:	4637      	mov	r7, r6
 800d57e:	e7e1      	b.n	800d544 <_dtoa_r+0x954>
 800d580:	46bb      	mov	fp, r7
 800d582:	4637      	mov	r7, r6
 800d584:	e599      	b.n	800d0ba <_dtoa_r+0x4ca>
 800d586:	bf00      	nop
 800d588:	40240000 	.word	0x40240000
 800d58c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d58e:	2b00      	cmp	r3, #0
 800d590:	f000 80c8 	beq.w	800d724 <_dtoa_r+0xb34>
 800d594:	9b04      	ldr	r3, [sp, #16]
 800d596:	9301      	str	r3, [sp, #4]
 800d598:	2d00      	cmp	r5, #0
 800d59a:	dd05      	ble.n	800d5a8 <_dtoa_r+0x9b8>
 800d59c:	4639      	mov	r1, r7
 800d59e:	462a      	mov	r2, r5
 800d5a0:	4620      	mov	r0, r4
 800d5a2:	f000 fb73 	bl	800dc8c <__lshift>
 800d5a6:	4607      	mov	r7, r0
 800d5a8:	f1b8 0f00 	cmp.w	r8, #0
 800d5ac:	d05b      	beq.n	800d666 <_dtoa_r+0xa76>
 800d5ae:	6879      	ldr	r1, [r7, #4]
 800d5b0:	4620      	mov	r0, r4
 800d5b2:	f000 f95b 	bl	800d86c <_Balloc>
 800d5b6:	4605      	mov	r5, r0
 800d5b8:	b928      	cbnz	r0, 800d5c6 <_dtoa_r+0x9d6>
 800d5ba:	4b83      	ldr	r3, [pc, #524]	; (800d7c8 <_dtoa_r+0xbd8>)
 800d5bc:	4602      	mov	r2, r0
 800d5be:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d5c2:	f7ff bb2e 	b.w	800cc22 <_dtoa_r+0x32>
 800d5c6:	693a      	ldr	r2, [r7, #16]
 800d5c8:	3202      	adds	r2, #2
 800d5ca:	0092      	lsls	r2, r2, #2
 800d5cc:	f107 010c 	add.w	r1, r7, #12
 800d5d0:	300c      	adds	r0, #12
 800d5d2:	f000 fee7 	bl	800e3a4 <memcpy>
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	4629      	mov	r1, r5
 800d5da:	4620      	mov	r0, r4
 800d5dc:	f000 fb56 	bl	800dc8c <__lshift>
 800d5e0:	9b00      	ldr	r3, [sp, #0]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	9304      	str	r3, [sp, #16]
 800d5e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d5ea:	4413      	add	r3, r2
 800d5ec:	9308      	str	r3, [sp, #32]
 800d5ee:	9b02      	ldr	r3, [sp, #8]
 800d5f0:	f003 0301 	and.w	r3, r3, #1
 800d5f4:	46b8      	mov	r8, r7
 800d5f6:	9306      	str	r3, [sp, #24]
 800d5f8:	4607      	mov	r7, r0
 800d5fa:	9b04      	ldr	r3, [sp, #16]
 800d5fc:	4631      	mov	r1, r6
 800d5fe:	3b01      	subs	r3, #1
 800d600:	4650      	mov	r0, sl
 800d602:	9301      	str	r3, [sp, #4]
 800d604:	f7ff fa6b 	bl	800cade <quorem>
 800d608:	4641      	mov	r1, r8
 800d60a:	9002      	str	r0, [sp, #8]
 800d60c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d610:	4650      	mov	r0, sl
 800d612:	f000 fba7 	bl	800dd64 <__mcmp>
 800d616:	463a      	mov	r2, r7
 800d618:	9005      	str	r0, [sp, #20]
 800d61a:	4631      	mov	r1, r6
 800d61c:	4620      	mov	r0, r4
 800d61e:	f000 fbbd 	bl	800dd9c <__mdiff>
 800d622:	68c2      	ldr	r2, [r0, #12]
 800d624:	4605      	mov	r5, r0
 800d626:	bb02      	cbnz	r2, 800d66a <_dtoa_r+0xa7a>
 800d628:	4601      	mov	r1, r0
 800d62a:	4650      	mov	r0, sl
 800d62c:	f000 fb9a 	bl	800dd64 <__mcmp>
 800d630:	4602      	mov	r2, r0
 800d632:	4629      	mov	r1, r5
 800d634:	4620      	mov	r0, r4
 800d636:	9209      	str	r2, [sp, #36]	; 0x24
 800d638:	f000 f958 	bl	800d8ec <_Bfree>
 800d63c:	9b07      	ldr	r3, [sp, #28]
 800d63e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d640:	9d04      	ldr	r5, [sp, #16]
 800d642:	ea43 0102 	orr.w	r1, r3, r2
 800d646:	9b06      	ldr	r3, [sp, #24]
 800d648:	4319      	orrs	r1, r3
 800d64a:	d110      	bne.n	800d66e <_dtoa_r+0xa7e>
 800d64c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d650:	d029      	beq.n	800d6a6 <_dtoa_r+0xab6>
 800d652:	9b05      	ldr	r3, [sp, #20]
 800d654:	2b00      	cmp	r3, #0
 800d656:	dd02      	ble.n	800d65e <_dtoa_r+0xa6e>
 800d658:	9b02      	ldr	r3, [sp, #8]
 800d65a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800d65e:	9b01      	ldr	r3, [sp, #4]
 800d660:	f883 9000 	strb.w	r9, [r3]
 800d664:	e774      	b.n	800d550 <_dtoa_r+0x960>
 800d666:	4638      	mov	r0, r7
 800d668:	e7ba      	b.n	800d5e0 <_dtoa_r+0x9f0>
 800d66a:	2201      	movs	r2, #1
 800d66c:	e7e1      	b.n	800d632 <_dtoa_r+0xa42>
 800d66e:	9b05      	ldr	r3, [sp, #20]
 800d670:	2b00      	cmp	r3, #0
 800d672:	db04      	blt.n	800d67e <_dtoa_r+0xa8e>
 800d674:	9907      	ldr	r1, [sp, #28]
 800d676:	430b      	orrs	r3, r1
 800d678:	9906      	ldr	r1, [sp, #24]
 800d67a:	430b      	orrs	r3, r1
 800d67c:	d120      	bne.n	800d6c0 <_dtoa_r+0xad0>
 800d67e:	2a00      	cmp	r2, #0
 800d680:	dded      	ble.n	800d65e <_dtoa_r+0xa6e>
 800d682:	4651      	mov	r1, sl
 800d684:	2201      	movs	r2, #1
 800d686:	4620      	mov	r0, r4
 800d688:	f000 fb00 	bl	800dc8c <__lshift>
 800d68c:	4631      	mov	r1, r6
 800d68e:	4682      	mov	sl, r0
 800d690:	f000 fb68 	bl	800dd64 <__mcmp>
 800d694:	2800      	cmp	r0, #0
 800d696:	dc03      	bgt.n	800d6a0 <_dtoa_r+0xab0>
 800d698:	d1e1      	bne.n	800d65e <_dtoa_r+0xa6e>
 800d69a:	f019 0f01 	tst.w	r9, #1
 800d69e:	d0de      	beq.n	800d65e <_dtoa_r+0xa6e>
 800d6a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d6a4:	d1d8      	bne.n	800d658 <_dtoa_r+0xa68>
 800d6a6:	9a01      	ldr	r2, [sp, #4]
 800d6a8:	2339      	movs	r3, #57	; 0x39
 800d6aa:	7013      	strb	r3, [r2, #0]
 800d6ac:	462b      	mov	r3, r5
 800d6ae:	461d      	mov	r5, r3
 800d6b0:	3b01      	subs	r3, #1
 800d6b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d6b6:	2a39      	cmp	r2, #57	; 0x39
 800d6b8:	d06c      	beq.n	800d794 <_dtoa_r+0xba4>
 800d6ba:	3201      	adds	r2, #1
 800d6bc:	701a      	strb	r2, [r3, #0]
 800d6be:	e747      	b.n	800d550 <_dtoa_r+0x960>
 800d6c0:	2a00      	cmp	r2, #0
 800d6c2:	dd07      	ble.n	800d6d4 <_dtoa_r+0xae4>
 800d6c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d6c8:	d0ed      	beq.n	800d6a6 <_dtoa_r+0xab6>
 800d6ca:	9a01      	ldr	r2, [sp, #4]
 800d6cc:	f109 0301 	add.w	r3, r9, #1
 800d6d0:	7013      	strb	r3, [r2, #0]
 800d6d2:	e73d      	b.n	800d550 <_dtoa_r+0x960>
 800d6d4:	9b04      	ldr	r3, [sp, #16]
 800d6d6:	9a08      	ldr	r2, [sp, #32]
 800d6d8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d6dc:	4293      	cmp	r3, r2
 800d6de:	d043      	beq.n	800d768 <_dtoa_r+0xb78>
 800d6e0:	4651      	mov	r1, sl
 800d6e2:	2300      	movs	r3, #0
 800d6e4:	220a      	movs	r2, #10
 800d6e6:	4620      	mov	r0, r4
 800d6e8:	f000 f922 	bl	800d930 <__multadd>
 800d6ec:	45b8      	cmp	r8, r7
 800d6ee:	4682      	mov	sl, r0
 800d6f0:	f04f 0300 	mov.w	r3, #0
 800d6f4:	f04f 020a 	mov.w	r2, #10
 800d6f8:	4641      	mov	r1, r8
 800d6fa:	4620      	mov	r0, r4
 800d6fc:	d107      	bne.n	800d70e <_dtoa_r+0xb1e>
 800d6fe:	f000 f917 	bl	800d930 <__multadd>
 800d702:	4680      	mov	r8, r0
 800d704:	4607      	mov	r7, r0
 800d706:	9b04      	ldr	r3, [sp, #16]
 800d708:	3301      	adds	r3, #1
 800d70a:	9304      	str	r3, [sp, #16]
 800d70c:	e775      	b.n	800d5fa <_dtoa_r+0xa0a>
 800d70e:	f000 f90f 	bl	800d930 <__multadd>
 800d712:	4639      	mov	r1, r7
 800d714:	4680      	mov	r8, r0
 800d716:	2300      	movs	r3, #0
 800d718:	220a      	movs	r2, #10
 800d71a:	4620      	mov	r0, r4
 800d71c:	f000 f908 	bl	800d930 <__multadd>
 800d720:	4607      	mov	r7, r0
 800d722:	e7f0      	b.n	800d706 <_dtoa_r+0xb16>
 800d724:	9b04      	ldr	r3, [sp, #16]
 800d726:	9301      	str	r3, [sp, #4]
 800d728:	9d00      	ldr	r5, [sp, #0]
 800d72a:	4631      	mov	r1, r6
 800d72c:	4650      	mov	r0, sl
 800d72e:	f7ff f9d6 	bl	800cade <quorem>
 800d732:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d736:	9b00      	ldr	r3, [sp, #0]
 800d738:	f805 9b01 	strb.w	r9, [r5], #1
 800d73c:	1aea      	subs	r2, r5, r3
 800d73e:	9b01      	ldr	r3, [sp, #4]
 800d740:	4293      	cmp	r3, r2
 800d742:	dd07      	ble.n	800d754 <_dtoa_r+0xb64>
 800d744:	4651      	mov	r1, sl
 800d746:	2300      	movs	r3, #0
 800d748:	220a      	movs	r2, #10
 800d74a:	4620      	mov	r0, r4
 800d74c:	f000 f8f0 	bl	800d930 <__multadd>
 800d750:	4682      	mov	sl, r0
 800d752:	e7ea      	b.n	800d72a <_dtoa_r+0xb3a>
 800d754:	9b01      	ldr	r3, [sp, #4]
 800d756:	2b00      	cmp	r3, #0
 800d758:	bfc8      	it	gt
 800d75a:	461d      	movgt	r5, r3
 800d75c:	9b00      	ldr	r3, [sp, #0]
 800d75e:	bfd8      	it	le
 800d760:	2501      	movle	r5, #1
 800d762:	441d      	add	r5, r3
 800d764:	f04f 0800 	mov.w	r8, #0
 800d768:	4651      	mov	r1, sl
 800d76a:	2201      	movs	r2, #1
 800d76c:	4620      	mov	r0, r4
 800d76e:	f000 fa8d 	bl	800dc8c <__lshift>
 800d772:	4631      	mov	r1, r6
 800d774:	4682      	mov	sl, r0
 800d776:	f000 faf5 	bl	800dd64 <__mcmp>
 800d77a:	2800      	cmp	r0, #0
 800d77c:	dc96      	bgt.n	800d6ac <_dtoa_r+0xabc>
 800d77e:	d102      	bne.n	800d786 <_dtoa_r+0xb96>
 800d780:	f019 0f01 	tst.w	r9, #1
 800d784:	d192      	bne.n	800d6ac <_dtoa_r+0xabc>
 800d786:	462b      	mov	r3, r5
 800d788:	461d      	mov	r5, r3
 800d78a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d78e:	2a30      	cmp	r2, #48	; 0x30
 800d790:	d0fa      	beq.n	800d788 <_dtoa_r+0xb98>
 800d792:	e6dd      	b.n	800d550 <_dtoa_r+0x960>
 800d794:	9a00      	ldr	r2, [sp, #0]
 800d796:	429a      	cmp	r2, r3
 800d798:	d189      	bne.n	800d6ae <_dtoa_r+0xabe>
 800d79a:	f10b 0b01 	add.w	fp, fp, #1
 800d79e:	2331      	movs	r3, #49	; 0x31
 800d7a0:	e796      	b.n	800d6d0 <_dtoa_r+0xae0>
 800d7a2:	4b0a      	ldr	r3, [pc, #40]	; (800d7cc <_dtoa_r+0xbdc>)
 800d7a4:	f7ff ba99 	b.w	800ccda <_dtoa_r+0xea>
 800d7a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	f47f aa6d 	bne.w	800cc8a <_dtoa_r+0x9a>
 800d7b0:	4b07      	ldr	r3, [pc, #28]	; (800d7d0 <_dtoa_r+0xbe0>)
 800d7b2:	f7ff ba92 	b.w	800ccda <_dtoa_r+0xea>
 800d7b6:	9b01      	ldr	r3, [sp, #4]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	dcb5      	bgt.n	800d728 <_dtoa_r+0xb38>
 800d7bc:	9b07      	ldr	r3, [sp, #28]
 800d7be:	2b02      	cmp	r3, #2
 800d7c0:	f73f aeb1 	bgt.w	800d526 <_dtoa_r+0x936>
 800d7c4:	e7b0      	b.n	800d728 <_dtoa_r+0xb38>
 800d7c6:	bf00      	nop
 800d7c8:	0800ebf8 	.word	0x0800ebf8
 800d7cc:	0800eb58 	.word	0x0800eb58
 800d7d0:	0800eb7c 	.word	0x0800eb7c

0800d7d4 <_free_r>:
 800d7d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7d6:	2900      	cmp	r1, #0
 800d7d8:	d044      	beq.n	800d864 <_free_r+0x90>
 800d7da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d7de:	9001      	str	r0, [sp, #4]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	f1a1 0404 	sub.w	r4, r1, #4
 800d7e6:	bfb8      	it	lt
 800d7e8:	18e4      	addlt	r4, r4, r3
 800d7ea:	f7fe fb51 	bl	800be90 <__malloc_lock>
 800d7ee:	4a1e      	ldr	r2, [pc, #120]	; (800d868 <_free_r+0x94>)
 800d7f0:	9801      	ldr	r0, [sp, #4]
 800d7f2:	6813      	ldr	r3, [r2, #0]
 800d7f4:	b933      	cbnz	r3, 800d804 <_free_r+0x30>
 800d7f6:	6063      	str	r3, [r4, #4]
 800d7f8:	6014      	str	r4, [r2, #0]
 800d7fa:	b003      	add	sp, #12
 800d7fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d800:	f7fe bb4c 	b.w	800be9c <__malloc_unlock>
 800d804:	42a3      	cmp	r3, r4
 800d806:	d908      	bls.n	800d81a <_free_r+0x46>
 800d808:	6825      	ldr	r5, [r4, #0]
 800d80a:	1961      	adds	r1, r4, r5
 800d80c:	428b      	cmp	r3, r1
 800d80e:	bf01      	itttt	eq
 800d810:	6819      	ldreq	r1, [r3, #0]
 800d812:	685b      	ldreq	r3, [r3, #4]
 800d814:	1949      	addeq	r1, r1, r5
 800d816:	6021      	streq	r1, [r4, #0]
 800d818:	e7ed      	b.n	800d7f6 <_free_r+0x22>
 800d81a:	461a      	mov	r2, r3
 800d81c:	685b      	ldr	r3, [r3, #4]
 800d81e:	b10b      	cbz	r3, 800d824 <_free_r+0x50>
 800d820:	42a3      	cmp	r3, r4
 800d822:	d9fa      	bls.n	800d81a <_free_r+0x46>
 800d824:	6811      	ldr	r1, [r2, #0]
 800d826:	1855      	adds	r5, r2, r1
 800d828:	42a5      	cmp	r5, r4
 800d82a:	d10b      	bne.n	800d844 <_free_r+0x70>
 800d82c:	6824      	ldr	r4, [r4, #0]
 800d82e:	4421      	add	r1, r4
 800d830:	1854      	adds	r4, r2, r1
 800d832:	42a3      	cmp	r3, r4
 800d834:	6011      	str	r1, [r2, #0]
 800d836:	d1e0      	bne.n	800d7fa <_free_r+0x26>
 800d838:	681c      	ldr	r4, [r3, #0]
 800d83a:	685b      	ldr	r3, [r3, #4]
 800d83c:	6053      	str	r3, [r2, #4]
 800d83e:	440c      	add	r4, r1
 800d840:	6014      	str	r4, [r2, #0]
 800d842:	e7da      	b.n	800d7fa <_free_r+0x26>
 800d844:	d902      	bls.n	800d84c <_free_r+0x78>
 800d846:	230c      	movs	r3, #12
 800d848:	6003      	str	r3, [r0, #0]
 800d84a:	e7d6      	b.n	800d7fa <_free_r+0x26>
 800d84c:	6825      	ldr	r5, [r4, #0]
 800d84e:	1961      	adds	r1, r4, r5
 800d850:	428b      	cmp	r3, r1
 800d852:	bf04      	itt	eq
 800d854:	6819      	ldreq	r1, [r3, #0]
 800d856:	685b      	ldreq	r3, [r3, #4]
 800d858:	6063      	str	r3, [r4, #4]
 800d85a:	bf04      	itt	eq
 800d85c:	1949      	addeq	r1, r1, r5
 800d85e:	6021      	streq	r1, [r4, #0]
 800d860:	6054      	str	r4, [r2, #4]
 800d862:	e7ca      	b.n	800d7fa <_free_r+0x26>
 800d864:	b003      	add	sp, #12
 800d866:	bd30      	pop	{r4, r5, pc}
 800d868:	20000bac 	.word	0x20000bac

0800d86c <_Balloc>:
 800d86c:	b570      	push	{r4, r5, r6, lr}
 800d86e:	69c6      	ldr	r6, [r0, #28]
 800d870:	4604      	mov	r4, r0
 800d872:	460d      	mov	r5, r1
 800d874:	b976      	cbnz	r6, 800d894 <_Balloc+0x28>
 800d876:	2010      	movs	r0, #16
 800d878:	f7fe fa5a 	bl	800bd30 <malloc>
 800d87c:	4602      	mov	r2, r0
 800d87e:	61e0      	str	r0, [r4, #28]
 800d880:	b920      	cbnz	r0, 800d88c <_Balloc+0x20>
 800d882:	4b18      	ldr	r3, [pc, #96]	; (800d8e4 <_Balloc+0x78>)
 800d884:	4818      	ldr	r0, [pc, #96]	; (800d8e8 <_Balloc+0x7c>)
 800d886:	216b      	movs	r1, #107	; 0x6b
 800d888:	f000 fd9a 	bl	800e3c0 <__assert_func>
 800d88c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d890:	6006      	str	r6, [r0, #0]
 800d892:	60c6      	str	r6, [r0, #12]
 800d894:	69e6      	ldr	r6, [r4, #28]
 800d896:	68f3      	ldr	r3, [r6, #12]
 800d898:	b183      	cbz	r3, 800d8bc <_Balloc+0x50>
 800d89a:	69e3      	ldr	r3, [r4, #28]
 800d89c:	68db      	ldr	r3, [r3, #12]
 800d89e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d8a2:	b9b8      	cbnz	r0, 800d8d4 <_Balloc+0x68>
 800d8a4:	2101      	movs	r1, #1
 800d8a6:	fa01 f605 	lsl.w	r6, r1, r5
 800d8aa:	1d72      	adds	r2, r6, #5
 800d8ac:	0092      	lsls	r2, r2, #2
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f000 fda4 	bl	800e3fc <_calloc_r>
 800d8b4:	b160      	cbz	r0, 800d8d0 <_Balloc+0x64>
 800d8b6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8ba:	e00e      	b.n	800d8da <_Balloc+0x6e>
 800d8bc:	2221      	movs	r2, #33	; 0x21
 800d8be:	2104      	movs	r1, #4
 800d8c0:	4620      	mov	r0, r4
 800d8c2:	f000 fd9b 	bl	800e3fc <_calloc_r>
 800d8c6:	69e3      	ldr	r3, [r4, #28]
 800d8c8:	60f0      	str	r0, [r6, #12]
 800d8ca:	68db      	ldr	r3, [r3, #12]
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	d1e4      	bne.n	800d89a <_Balloc+0x2e>
 800d8d0:	2000      	movs	r0, #0
 800d8d2:	bd70      	pop	{r4, r5, r6, pc}
 800d8d4:	6802      	ldr	r2, [r0, #0]
 800d8d6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8da:	2300      	movs	r3, #0
 800d8dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8e0:	e7f7      	b.n	800d8d2 <_Balloc+0x66>
 800d8e2:	bf00      	nop
 800d8e4:	0800eb89 	.word	0x0800eb89
 800d8e8:	0800ec09 	.word	0x0800ec09

0800d8ec <_Bfree>:
 800d8ec:	b570      	push	{r4, r5, r6, lr}
 800d8ee:	69c6      	ldr	r6, [r0, #28]
 800d8f0:	4605      	mov	r5, r0
 800d8f2:	460c      	mov	r4, r1
 800d8f4:	b976      	cbnz	r6, 800d914 <_Bfree+0x28>
 800d8f6:	2010      	movs	r0, #16
 800d8f8:	f7fe fa1a 	bl	800bd30 <malloc>
 800d8fc:	4602      	mov	r2, r0
 800d8fe:	61e8      	str	r0, [r5, #28]
 800d900:	b920      	cbnz	r0, 800d90c <_Bfree+0x20>
 800d902:	4b09      	ldr	r3, [pc, #36]	; (800d928 <_Bfree+0x3c>)
 800d904:	4809      	ldr	r0, [pc, #36]	; (800d92c <_Bfree+0x40>)
 800d906:	218f      	movs	r1, #143	; 0x8f
 800d908:	f000 fd5a 	bl	800e3c0 <__assert_func>
 800d90c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d910:	6006      	str	r6, [r0, #0]
 800d912:	60c6      	str	r6, [r0, #12]
 800d914:	b13c      	cbz	r4, 800d926 <_Bfree+0x3a>
 800d916:	69eb      	ldr	r3, [r5, #28]
 800d918:	6862      	ldr	r2, [r4, #4]
 800d91a:	68db      	ldr	r3, [r3, #12]
 800d91c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d920:	6021      	str	r1, [r4, #0]
 800d922:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d926:	bd70      	pop	{r4, r5, r6, pc}
 800d928:	0800eb89 	.word	0x0800eb89
 800d92c:	0800ec09 	.word	0x0800ec09

0800d930 <__multadd>:
 800d930:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d934:	690d      	ldr	r5, [r1, #16]
 800d936:	4607      	mov	r7, r0
 800d938:	460c      	mov	r4, r1
 800d93a:	461e      	mov	r6, r3
 800d93c:	f101 0c14 	add.w	ip, r1, #20
 800d940:	2000      	movs	r0, #0
 800d942:	f8dc 3000 	ldr.w	r3, [ip]
 800d946:	b299      	uxth	r1, r3
 800d948:	fb02 6101 	mla	r1, r2, r1, r6
 800d94c:	0c1e      	lsrs	r6, r3, #16
 800d94e:	0c0b      	lsrs	r3, r1, #16
 800d950:	fb02 3306 	mla	r3, r2, r6, r3
 800d954:	b289      	uxth	r1, r1
 800d956:	3001      	adds	r0, #1
 800d958:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d95c:	4285      	cmp	r5, r0
 800d95e:	f84c 1b04 	str.w	r1, [ip], #4
 800d962:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d966:	dcec      	bgt.n	800d942 <__multadd+0x12>
 800d968:	b30e      	cbz	r6, 800d9ae <__multadd+0x7e>
 800d96a:	68a3      	ldr	r3, [r4, #8]
 800d96c:	42ab      	cmp	r3, r5
 800d96e:	dc19      	bgt.n	800d9a4 <__multadd+0x74>
 800d970:	6861      	ldr	r1, [r4, #4]
 800d972:	4638      	mov	r0, r7
 800d974:	3101      	adds	r1, #1
 800d976:	f7ff ff79 	bl	800d86c <_Balloc>
 800d97a:	4680      	mov	r8, r0
 800d97c:	b928      	cbnz	r0, 800d98a <__multadd+0x5a>
 800d97e:	4602      	mov	r2, r0
 800d980:	4b0c      	ldr	r3, [pc, #48]	; (800d9b4 <__multadd+0x84>)
 800d982:	480d      	ldr	r0, [pc, #52]	; (800d9b8 <__multadd+0x88>)
 800d984:	21ba      	movs	r1, #186	; 0xba
 800d986:	f000 fd1b 	bl	800e3c0 <__assert_func>
 800d98a:	6922      	ldr	r2, [r4, #16]
 800d98c:	3202      	adds	r2, #2
 800d98e:	f104 010c 	add.w	r1, r4, #12
 800d992:	0092      	lsls	r2, r2, #2
 800d994:	300c      	adds	r0, #12
 800d996:	f000 fd05 	bl	800e3a4 <memcpy>
 800d99a:	4621      	mov	r1, r4
 800d99c:	4638      	mov	r0, r7
 800d99e:	f7ff ffa5 	bl	800d8ec <_Bfree>
 800d9a2:	4644      	mov	r4, r8
 800d9a4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d9a8:	3501      	adds	r5, #1
 800d9aa:	615e      	str	r6, [r3, #20]
 800d9ac:	6125      	str	r5, [r4, #16]
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b4:	0800ebf8 	.word	0x0800ebf8
 800d9b8:	0800ec09 	.word	0x0800ec09

0800d9bc <__hi0bits>:
 800d9bc:	0c03      	lsrs	r3, r0, #16
 800d9be:	041b      	lsls	r3, r3, #16
 800d9c0:	b9d3      	cbnz	r3, 800d9f8 <__hi0bits+0x3c>
 800d9c2:	0400      	lsls	r0, r0, #16
 800d9c4:	2310      	movs	r3, #16
 800d9c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d9ca:	bf04      	itt	eq
 800d9cc:	0200      	lsleq	r0, r0, #8
 800d9ce:	3308      	addeq	r3, #8
 800d9d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d9d4:	bf04      	itt	eq
 800d9d6:	0100      	lsleq	r0, r0, #4
 800d9d8:	3304      	addeq	r3, #4
 800d9da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d9de:	bf04      	itt	eq
 800d9e0:	0080      	lsleq	r0, r0, #2
 800d9e2:	3302      	addeq	r3, #2
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	db05      	blt.n	800d9f4 <__hi0bits+0x38>
 800d9e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d9ec:	f103 0301 	add.w	r3, r3, #1
 800d9f0:	bf08      	it	eq
 800d9f2:	2320      	moveq	r3, #32
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	4770      	bx	lr
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	e7e4      	b.n	800d9c6 <__hi0bits+0xa>

0800d9fc <__lo0bits>:
 800d9fc:	6803      	ldr	r3, [r0, #0]
 800d9fe:	f013 0207 	ands.w	r2, r3, #7
 800da02:	d00c      	beq.n	800da1e <__lo0bits+0x22>
 800da04:	07d9      	lsls	r1, r3, #31
 800da06:	d422      	bmi.n	800da4e <__lo0bits+0x52>
 800da08:	079a      	lsls	r2, r3, #30
 800da0a:	bf49      	itett	mi
 800da0c:	085b      	lsrmi	r3, r3, #1
 800da0e:	089b      	lsrpl	r3, r3, #2
 800da10:	6003      	strmi	r3, [r0, #0]
 800da12:	2201      	movmi	r2, #1
 800da14:	bf5c      	itt	pl
 800da16:	6003      	strpl	r3, [r0, #0]
 800da18:	2202      	movpl	r2, #2
 800da1a:	4610      	mov	r0, r2
 800da1c:	4770      	bx	lr
 800da1e:	b299      	uxth	r1, r3
 800da20:	b909      	cbnz	r1, 800da26 <__lo0bits+0x2a>
 800da22:	0c1b      	lsrs	r3, r3, #16
 800da24:	2210      	movs	r2, #16
 800da26:	b2d9      	uxtb	r1, r3
 800da28:	b909      	cbnz	r1, 800da2e <__lo0bits+0x32>
 800da2a:	3208      	adds	r2, #8
 800da2c:	0a1b      	lsrs	r3, r3, #8
 800da2e:	0719      	lsls	r1, r3, #28
 800da30:	bf04      	itt	eq
 800da32:	091b      	lsreq	r3, r3, #4
 800da34:	3204      	addeq	r2, #4
 800da36:	0799      	lsls	r1, r3, #30
 800da38:	bf04      	itt	eq
 800da3a:	089b      	lsreq	r3, r3, #2
 800da3c:	3202      	addeq	r2, #2
 800da3e:	07d9      	lsls	r1, r3, #31
 800da40:	d403      	bmi.n	800da4a <__lo0bits+0x4e>
 800da42:	085b      	lsrs	r3, r3, #1
 800da44:	f102 0201 	add.w	r2, r2, #1
 800da48:	d003      	beq.n	800da52 <__lo0bits+0x56>
 800da4a:	6003      	str	r3, [r0, #0]
 800da4c:	e7e5      	b.n	800da1a <__lo0bits+0x1e>
 800da4e:	2200      	movs	r2, #0
 800da50:	e7e3      	b.n	800da1a <__lo0bits+0x1e>
 800da52:	2220      	movs	r2, #32
 800da54:	e7e1      	b.n	800da1a <__lo0bits+0x1e>
	...

0800da58 <__i2b>:
 800da58:	b510      	push	{r4, lr}
 800da5a:	460c      	mov	r4, r1
 800da5c:	2101      	movs	r1, #1
 800da5e:	f7ff ff05 	bl	800d86c <_Balloc>
 800da62:	4602      	mov	r2, r0
 800da64:	b928      	cbnz	r0, 800da72 <__i2b+0x1a>
 800da66:	4b05      	ldr	r3, [pc, #20]	; (800da7c <__i2b+0x24>)
 800da68:	4805      	ldr	r0, [pc, #20]	; (800da80 <__i2b+0x28>)
 800da6a:	f240 1145 	movw	r1, #325	; 0x145
 800da6e:	f000 fca7 	bl	800e3c0 <__assert_func>
 800da72:	2301      	movs	r3, #1
 800da74:	6144      	str	r4, [r0, #20]
 800da76:	6103      	str	r3, [r0, #16]
 800da78:	bd10      	pop	{r4, pc}
 800da7a:	bf00      	nop
 800da7c:	0800ebf8 	.word	0x0800ebf8
 800da80:	0800ec09 	.word	0x0800ec09

0800da84 <__multiply>:
 800da84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da88:	4691      	mov	r9, r2
 800da8a:	690a      	ldr	r2, [r1, #16]
 800da8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800da90:	429a      	cmp	r2, r3
 800da92:	bfb8      	it	lt
 800da94:	460b      	movlt	r3, r1
 800da96:	460c      	mov	r4, r1
 800da98:	bfbc      	itt	lt
 800da9a:	464c      	movlt	r4, r9
 800da9c:	4699      	movlt	r9, r3
 800da9e:	6927      	ldr	r7, [r4, #16]
 800daa0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800daa4:	68a3      	ldr	r3, [r4, #8]
 800daa6:	6861      	ldr	r1, [r4, #4]
 800daa8:	eb07 060a 	add.w	r6, r7, sl
 800daac:	42b3      	cmp	r3, r6
 800daae:	b085      	sub	sp, #20
 800dab0:	bfb8      	it	lt
 800dab2:	3101      	addlt	r1, #1
 800dab4:	f7ff feda 	bl	800d86c <_Balloc>
 800dab8:	b930      	cbnz	r0, 800dac8 <__multiply+0x44>
 800daba:	4602      	mov	r2, r0
 800dabc:	4b44      	ldr	r3, [pc, #272]	; (800dbd0 <__multiply+0x14c>)
 800dabe:	4845      	ldr	r0, [pc, #276]	; (800dbd4 <__multiply+0x150>)
 800dac0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800dac4:	f000 fc7c 	bl	800e3c0 <__assert_func>
 800dac8:	f100 0514 	add.w	r5, r0, #20
 800dacc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dad0:	462b      	mov	r3, r5
 800dad2:	2200      	movs	r2, #0
 800dad4:	4543      	cmp	r3, r8
 800dad6:	d321      	bcc.n	800db1c <__multiply+0x98>
 800dad8:	f104 0314 	add.w	r3, r4, #20
 800dadc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dae0:	f109 0314 	add.w	r3, r9, #20
 800dae4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dae8:	9202      	str	r2, [sp, #8]
 800daea:	1b3a      	subs	r2, r7, r4
 800daec:	3a15      	subs	r2, #21
 800daee:	f022 0203 	bic.w	r2, r2, #3
 800daf2:	3204      	adds	r2, #4
 800daf4:	f104 0115 	add.w	r1, r4, #21
 800daf8:	428f      	cmp	r7, r1
 800dafa:	bf38      	it	cc
 800dafc:	2204      	movcc	r2, #4
 800dafe:	9201      	str	r2, [sp, #4]
 800db00:	9a02      	ldr	r2, [sp, #8]
 800db02:	9303      	str	r3, [sp, #12]
 800db04:	429a      	cmp	r2, r3
 800db06:	d80c      	bhi.n	800db22 <__multiply+0x9e>
 800db08:	2e00      	cmp	r6, #0
 800db0a:	dd03      	ble.n	800db14 <__multiply+0x90>
 800db0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800db10:	2b00      	cmp	r3, #0
 800db12:	d05b      	beq.n	800dbcc <__multiply+0x148>
 800db14:	6106      	str	r6, [r0, #16]
 800db16:	b005      	add	sp, #20
 800db18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db1c:	f843 2b04 	str.w	r2, [r3], #4
 800db20:	e7d8      	b.n	800dad4 <__multiply+0x50>
 800db22:	f8b3 a000 	ldrh.w	sl, [r3]
 800db26:	f1ba 0f00 	cmp.w	sl, #0
 800db2a:	d024      	beq.n	800db76 <__multiply+0xf2>
 800db2c:	f104 0e14 	add.w	lr, r4, #20
 800db30:	46a9      	mov	r9, r5
 800db32:	f04f 0c00 	mov.w	ip, #0
 800db36:	f85e 2b04 	ldr.w	r2, [lr], #4
 800db3a:	f8d9 1000 	ldr.w	r1, [r9]
 800db3e:	fa1f fb82 	uxth.w	fp, r2
 800db42:	b289      	uxth	r1, r1
 800db44:	fb0a 110b 	mla	r1, sl, fp, r1
 800db48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800db4c:	f8d9 2000 	ldr.w	r2, [r9]
 800db50:	4461      	add	r1, ip
 800db52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800db56:	fb0a c20b 	mla	r2, sl, fp, ip
 800db5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800db5e:	b289      	uxth	r1, r1
 800db60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800db64:	4577      	cmp	r7, lr
 800db66:	f849 1b04 	str.w	r1, [r9], #4
 800db6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800db6e:	d8e2      	bhi.n	800db36 <__multiply+0xb2>
 800db70:	9a01      	ldr	r2, [sp, #4]
 800db72:	f845 c002 	str.w	ip, [r5, r2]
 800db76:	9a03      	ldr	r2, [sp, #12]
 800db78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800db7c:	3304      	adds	r3, #4
 800db7e:	f1b9 0f00 	cmp.w	r9, #0
 800db82:	d021      	beq.n	800dbc8 <__multiply+0x144>
 800db84:	6829      	ldr	r1, [r5, #0]
 800db86:	f104 0c14 	add.w	ip, r4, #20
 800db8a:	46ae      	mov	lr, r5
 800db8c:	f04f 0a00 	mov.w	sl, #0
 800db90:	f8bc b000 	ldrh.w	fp, [ip]
 800db94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800db98:	fb09 220b 	mla	r2, r9, fp, r2
 800db9c:	4452      	add	r2, sl
 800db9e:	b289      	uxth	r1, r1
 800dba0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800dba4:	f84e 1b04 	str.w	r1, [lr], #4
 800dba8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dbac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dbb0:	f8be 1000 	ldrh.w	r1, [lr]
 800dbb4:	fb09 110a 	mla	r1, r9, sl, r1
 800dbb8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800dbbc:	4567      	cmp	r7, ip
 800dbbe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800dbc2:	d8e5      	bhi.n	800db90 <__multiply+0x10c>
 800dbc4:	9a01      	ldr	r2, [sp, #4]
 800dbc6:	50a9      	str	r1, [r5, r2]
 800dbc8:	3504      	adds	r5, #4
 800dbca:	e799      	b.n	800db00 <__multiply+0x7c>
 800dbcc:	3e01      	subs	r6, #1
 800dbce:	e79b      	b.n	800db08 <__multiply+0x84>
 800dbd0:	0800ebf8 	.word	0x0800ebf8
 800dbd4:	0800ec09 	.word	0x0800ec09

0800dbd8 <__pow5mult>:
 800dbd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbdc:	4615      	mov	r5, r2
 800dbde:	f012 0203 	ands.w	r2, r2, #3
 800dbe2:	4606      	mov	r6, r0
 800dbe4:	460f      	mov	r7, r1
 800dbe6:	d007      	beq.n	800dbf8 <__pow5mult+0x20>
 800dbe8:	4c25      	ldr	r4, [pc, #148]	; (800dc80 <__pow5mult+0xa8>)
 800dbea:	3a01      	subs	r2, #1
 800dbec:	2300      	movs	r3, #0
 800dbee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbf2:	f7ff fe9d 	bl	800d930 <__multadd>
 800dbf6:	4607      	mov	r7, r0
 800dbf8:	10ad      	asrs	r5, r5, #2
 800dbfa:	d03d      	beq.n	800dc78 <__pow5mult+0xa0>
 800dbfc:	69f4      	ldr	r4, [r6, #28]
 800dbfe:	b97c      	cbnz	r4, 800dc20 <__pow5mult+0x48>
 800dc00:	2010      	movs	r0, #16
 800dc02:	f7fe f895 	bl	800bd30 <malloc>
 800dc06:	4602      	mov	r2, r0
 800dc08:	61f0      	str	r0, [r6, #28]
 800dc0a:	b928      	cbnz	r0, 800dc18 <__pow5mult+0x40>
 800dc0c:	4b1d      	ldr	r3, [pc, #116]	; (800dc84 <__pow5mult+0xac>)
 800dc0e:	481e      	ldr	r0, [pc, #120]	; (800dc88 <__pow5mult+0xb0>)
 800dc10:	f240 11b3 	movw	r1, #435	; 0x1b3
 800dc14:	f000 fbd4 	bl	800e3c0 <__assert_func>
 800dc18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc1c:	6004      	str	r4, [r0, #0]
 800dc1e:	60c4      	str	r4, [r0, #12]
 800dc20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800dc24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc28:	b94c      	cbnz	r4, 800dc3e <__pow5mult+0x66>
 800dc2a:	f240 2171 	movw	r1, #625	; 0x271
 800dc2e:	4630      	mov	r0, r6
 800dc30:	f7ff ff12 	bl	800da58 <__i2b>
 800dc34:	2300      	movs	r3, #0
 800dc36:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc3a:	4604      	mov	r4, r0
 800dc3c:	6003      	str	r3, [r0, #0]
 800dc3e:	f04f 0900 	mov.w	r9, #0
 800dc42:	07eb      	lsls	r3, r5, #31
 800dc44:	d50a      	bpl.n	800dc5c <__pow5mult+0x84>
 800dc46:	4639      	mov	r1, r7
 800dc48:	4622      	mov	r2, r4
 800dc4a:	4630      	mov	r0, r6
 800dc4c:	f7ff ff1a 	bl	800da84 <__multiply>
 800dc50:	4639      	mov	r1, r7
 800dc52:	4680      	mov	r8, r0
 800dc54:	4630      	mov	r0, r6
 800dc56:	f7ff fe49 	bl	800d8ec <_Bfree>
 800dc5a:	4647      	mov	r7, r8
 800dc5c:	106d      	asrs	r5, r5, #1
 800dc5e:	d00b      	beq.n	800dc78 <__pow5mult+0xa0>
 800dc60:	6820      	ldr	r0, [r4, #0]
 800dc62:	b938      	cbnz	r0, 800dc74 <__pow5mult+0x9c>
 800dc64:	4622      	mov	r2, r4
 800dc66:	4621      	mov	r1, r4
 800dc68:	4630      	mov	r0, r6
 800dc6a:	f7ff ff0b 	bl	800da84 <__multiply>
 800dc6e:	6020      	str	r0, [r4, #0]
 800dc70:	f8c0 9000 	str.w	r9, [r0]
 800dc74:	4604      	mov	r4, r0
 800dc76:	e7e4      	b.n	800dc42 <__pow5mult+0x6a>
 800dc78:	4638      	mov	r0, r7
 800dc7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc7e:	bf00      	nop
 800dc80:	0800ed58 	.word	0x0800ed58
 800dc84:	0800eb89 	.word	0x0800eb89
 800dc88:	0800ec09 	.word	0x0800ec09

0800dc8c <__lshift>:
 800dc8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc90:	460c      	mov	r4, r1
 800dc92:	6849      	ldr	r1, [r1, #4]
 800dc94:	6923      	ldr	r3, [r4, #16]
 800dc96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc9a:	68a3      	ldr	r3, [r4, #8]
 800dc9c:	4607      	mov	r7, r0
 800dc9e:	4691      	mov	r9, r2
 800dca0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dca4:	f108 0601 	add.w	r6, r8, #1
 800dca8:	42b3      	cmp	r3, r6
 800dcaa:	db0b      	blt.n	800dcc4 <__lshift+0x38>
 800dcac:	4638      	mov	r0, r7
 800dcae:	f7ff fddd 	bl	800d86c <_Balloc>
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	b948      	cbnz	r0, 800dcca <__lshift+0x3e>
 800dcb6:	4602      	mov	r2, r0
 800dcb8:	4b28      	ldr	r3, [pc, #160]	; (800dd5c <__lshift+0xd0>)
 800dcba:	4829      	ldr	r0, [pc, #164]	; (800dd60 <__lshift+0xd4>)
 800dcbc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800dcc0:	f000 fb7e 	bl	800e3c0 <__assert_func>
 800dcc4:	3101      	adds	r1, #1
 800dcc6:	005b      	lsls	r3, r3, #1
 800dcc8:	e7ee      	b.n	800dca8 <__lshift+0x1c>
 800dcca:	2300      	movs	r3, #0
 800dccc:	f100 0114 	add.w	r1, r0, #20
 800dcd0:	f100 0210 	add.w	r2, r0, #16
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	4553      	cmp	r3, sl
 800dcd8:	db33      	blt.n	800dd42 <__lshift+0xb6>
 800dcda:	6920      	ldr	r0, [r4, #16]
 800dcdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dce0:	f104 0314 	add.w	r3, r4, #20
 800dce4:	f019 091f 	ands.w	r9, r9, #31
 800dce8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dcec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dcf0:	d02b      	beq.n	800dd4a <__lshift+0xbe>
 800dcf2:	f1c9 0e20 	rsb	lr, r9, #32
 800dcf6:	468a      	mov	sl, r1
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	6818      	ldr	r0, [r3, #0]
 800dcfc:	fa00 f009 	lsl.w	r0, r0, r9
 800dd00:	4310      	orrs	r0, r2
 800dd02:	f84a 0b04 	str.w	r0, [sl], #4
 800dd06:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd0a:	459c      	cmp	ip, r3
 800dd0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd10:	d8f3      	bhi.n	800dcfa <__lshift+0x6e>
 800dd12:	ebac 0304 	sub.w	r3, ip, r4
 800dd16:	3b15      	subs	r3, #21
 800dd18:	f023 0303 	bic.w	r3, r3, #3
 800dd1c:	3304      	adds	r3, #4
 800dd1e:	f104 0015 	add.w	r0, r4, #21
 800dd22:	4584      	cmp	ip, r0
 800dd24:	bf38      	it	cc
 800dd26:	2304      	movcc	r3, #4
 800dd28:	50ca      	str	r2, [r1, r3]
 800dd2a:	b10a      	cbz	r2, 800dd30 <__lshift+0xa4>
 800dd2c:	f108 0602 	add.w	r6, r8, #2
 800dd30:	3e01      	subs	r6, #1
 800dd32:	4638      	mov	r0, r7
 800dd34:	612e      	str	r6, [r5, #16]
 800dd36:	4621      	mov	r1, r4
 800dd38:	f7ff fdd8 	bl	800d8ec <_Bfree>
 800dd3c:	4628      	mov	r0, r5
 800dd3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd42:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd46:	3301      	adds	r3, #1
 800dd48:	e7c5      	b.n	800dcd6 <__lshift+0x4a>
 800dd4a:	3904      	subs	r1, #4
 800dd4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd50:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd54:	459c      	cmp	ip, r3
 800dd56:	d8f9      	bhi.n	800dd4c <__lshift+0xc0>
 800dd58:	e7ea      	b.n	800dd30 <__lshift+0xa4>
 800dd5a:	bf00      	nop
 800dd5c:	0800ebf8 	.word	0x0800ebf8
 800dd60:	0800ec09 	.word	0x0800ec09

0800dd64 <__mcmp>:
 800dd64:	b530      	push	{r4, r5, lr}
 800dd66:	6902      	ldr	r2, [r0, #16]
 800dd68:	690c      	ldr	r4, [r1, #16]
 800dd6a:	1b12      	subs	r2, r2, r4
 800dd6c:	d10e      	bne.n	800dd8c <__mcmp+0x28>
 800dd6e:	f100 0314 	add.w	r3, r0, #20
 800dd72:	3114      	adds	r1, #20
 800dd74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800dd78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800dd7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800dd80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800dd84:	42a5      	cmp	r5, r4
 800dd86:	d003      	beq.n	800dd90 <__mcmp+0x2c>
 800dd88:	d305      	bcc.n	800dd96 <__mcmp+0x32>
 800dd8a:	2201      	movs	r2, #1
 800dd8c:	4610      	mov	r0, r2
 800dd8e:	bd30      	pop	{r4, r5, pc}
 800dd90:	4283      	cmp	r3, r0
 800dd92:	d3f3      	bcc.n	800dd7c <__mcmp+0x18>
 800dd94:	e7fa      	b.n	800dd8c <__mcmp+0x28>
 800dd96:	f04f 32ff 	mov.w	r2, #4294967295
 800dd9a:	e7f7      	b.n	800dd8c <__mcmp+0x28>

0800dd9c <__mdiff>:
 800dd9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dda0:	460c      	mov	r4, r1
 800dda2:	4606      	mov	r6, r0
 800dda4:	4611      	mov	r1, r2
 800dda6:	4620      	mov	r0, r4
 800dda8:	4690      	mov	r8, r2
 800ddaa:	f7ff ffdb 	bl	800dd64 <__mcmp>
 800ddae:	1e05      	subs	r5, r0, #0
 800ddb0:	d110      	bne.n	800ddd4 <__mdiff+0x38>
 800ddb2:	4629      	mov	r1, r5
 800ddb4:	4630      	mov	r0, r6
 800ddb6:	f7ff fd59 	bl	800d86c <_Balloc>
 800ddba:	b930      	cbnz	r0, 800ddca <__mdiff+0x2e>
 800ddbc:	4b3a      	ldr	r3, [pc, #232]	; (800dea8 <__mdiff+0x10c>)
 800ddbe:	4602      	mov	r2, r0
 800ddc0:	f240 2137 	movw	r1, #567	; 0x237
 800ddc4:	4839      	ldr	r0, [pc, #228]	; (800deac <__mdiff+0x110>)
 800ddc6:	f000 fafb 	bl	800e3c0 <__assert_func>
 800ddca:	2301      	movs	r3, #1
 800ddcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ddd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd4:	bfa4      	itt	ge
 800ddd6:	4643      	movge	r3, r8
 800ddd8:	46a0      	movge	r8, r4
 800ddda:	4630      	mov	r0, r6
 800dddc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800dde0:	bfa6      	itte	ge
 800dde2:	461c      	movge	r4, r3
 800dde4:	2500      	movge	r5, #0
 800dde6:	2501      	movlt	r5, #1
 800dde8:	f7ff fd40 	bl	800d86c <_Balloc>
 800ddec:	b920      	cbnz	r0, 800ddf8 <__mdiff+0x5c>
 800ddee:	4b2e      	ldr	r3, [pc, #184]	; (800dea8 <__mdiff+0x10c>)
 800ddf0:	4602      	mov	r2, r0
 800ddf2:	f240 2145 	movw	r1, #581	; 0x245
 800ddf6:	e7e5      	b.n	800ddc4 <__mdiff+0x28>
 800ddf8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ddfc:	6926      	ldr	r6, [r4, #16]
 800ddfe:	60c5      	str	r5, [r0, #12]
 800de00:	f104 0914 	add.w	r9, r4, #20
 800de04:	f108 0514 	add.w	r5, r8, #20
 800de08:	f100 0e14 	add.w	lr, r0, #20
 800de0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800de10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800de14:	f108 0210 	add.w	r2, r8, #16
 800de18:	46f2      	mov	sl, lr
 800de1a:	2100      	movs	r1, #0
 800de1c:	f859 3b04 	ldr.w	r3, [r9], #4
 800de20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800de24:	fa11 f88b 	uxtah	r8, r1, fp
 800de28:	b299      	uxth	r1, r3
 800de2a:	0c1b      	lsrs	r3, r3, #16
 800de2c:	eba8 0801 	sub.w	r8, r8, r1
 800de30:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800de34:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800de38:	fa1f f888 	uxth.w	r8, r8
 800de3c:	1419      	asrs	r1, r3, #16
 800de3e:	454e      	cmp	r6, r9
 800de40:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800de44:	f84a 3b04 	str.w	r3, [sl], #4
 800de48:	d8e8      	bhi.n	800de1c <__mdiff+0x80>
 800de4a:	1b33      	subs	r3, r6, r4
 800de4c:	3b15      	subs	r3, #21
 800de4e:	f023 0303 	bic.w	r3, r3, #3
 800de52:	3304      	adds	r3, #4
 800de54:	3415      	adds	r4, #21
 800de56:	42a6      	cmp	r6, r4
 800de58:	bf38      	it	cc
 800de5a:	2304      	movcc	r3, #4
 800de5c:	441d      	add	r5, r3
 800de5e:	4473      	add	r3, lr
 800de60:	469e      	mov	lr, r3
 800de62:	462e      	mov	r6, r5
 800de64:	4566      	cmp	r6, ip
 800de66:	d30e      	bcc.n	800de86 <__mdiff+0xea>
 800de68:	f10c 0203 	add.w	r2, ip, #3
 800de6c:	1b52      	subs	r2, r2, r5
 800de6e:	f022 0203 	bic.w	r2, r2, #3
 800de72:	3d03      	subs	r5, #3
 800de74:	45ac      	cmp	ip, r5
 800de76:	bf38      	it	cc
 800de78:	2200      	movcc	r2, #0
 800de7a:	4413      	add	r3, r2
 800de7c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800de80:	b17a      	cbz	r2, 800dea2 <__mdiff+0x106>
 800de82:	6107      	str	r7, [r0, #16]
 800de84:	e7a4      	b.n	800ddd0 <__mdiff+0x34>
 800de86:	f856 8b04 	ldr.w	r8, [r6], #4
 800de8a:	fa11 f288 	uxtah	r2, r1, r8
 800de8e:	1414      	asrs	r4, r2, #16
 800de90:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800de94:	b292      	uxth	r2, r2
 800de96:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800de9a:	f84e 2b04 	str.w	r2, [lr], #4
 800de9e:	1421      	asrs	r1, r4, #16
 800dea0:	e7e0      	b.n	800de64 <__mdiff+0xc8>
 800dea2:	3f01      	subs	r7, #1
 800dea4:	e7ea      	b.n	800de7c <__mdiff+0xe0>
 800dea6:	bf00      	nop
 800dea8:	0800ebf8 	.word	0x0800ebf8
 800deac:	0800ec09 	.word	0x0800ec09

0800deb0 <__d2b>:
 800deb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800deb4:	460f      	mov	r7, r1
 800deb6:	2101      	movs	r1, #1
 800deb8:	ec59 8b10 	vmov	r8, r9, d0
 800debc:	4616      	mov	r6, r2
 800debe:	f7ff fcd5 	bl	800d86c <_Balloc>
 800dec2:	4604      	mov	r4, r0
 800dec4:	b930      	cbnz	r0, 800ded4 <__d2b+0x24>
 800dec6:	4602      	mov	r2, r0
 800dec8:	4b24      	ldr	r3, [pc, #144]	; (800df5c <__d2b+0xac>)
 800deca:	4825      	ldr	r0, [pc, #148]	; (800df60 <__d2b+0xb0>)
 800decc:	f240 310f 	movw	r1, #783	; 0x30f
 800ded0:	f000 fa76 	bl	800e3c0 <__assert_func>
 800ded4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ded8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dedc:	bb2d      	cbnz	r5, 800df2a <__d2b+0x7a>
 800dede:	9301      	str	r3, [sp, #4]
 800dee0:	f1b8 0300 	subs.w	r3, r8, #0
 800dee4:	d026      	beq.n	800df34 <__d2b+0x84>
 800dee6:	4668      	mov	r0, sp
 800dee8:	9300      	str	r3, [sp, #0]
 800deea:	f7ff fd87 	bl	800d9fc <__lo0bits>
 800deee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800def2:	b1e8      	cbz	r0, 800df30 <__d2b+0x80>
 800def4:	f1c0 0320 	rsb	r3, r0, #32
 800def8:	fa02 f303 	lsl.w	r3, r2, r3
 800defc:	430b      	orrs	r3, r1
 800defe:	40c2      	lsrs	r2, r0
 800df00:	6163      	str	r3, [r4, #20]
 800df02:	9201      	str	r2, [sp, #4]
 800df04:	9b01      	ldr	r3, [sp, #4]
 800df06:	61a3      	str	r3, [r4, #24]
 800df08:	2b00      	cmp	r3, #0
 800df0a:	bf14      	ite	ne
 800df0c:	2202      	movne	r2, #2
 800df0e:	2201      	moveq	r2, #1
 800df10:	6122      	str	r2, [r4, #16]
 800df12:	b1bd      	cbz	r5, 800df44 <__d2b+0x94>
 800df14:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800df18:	4405      	add	r5, r0
 800df1a:	603d      	str	r5, [r7, #0]
 800df1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800df20:	6030      	str	r0, [r6, #0]
 800df22:	4620      	mov	r0, r4
 800df24:	b003      	add	sp, #12
 800df26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800df2e:	e7d6      	b.n	800dede <__d2b+0x2e>
 800df30:	6161      	str	r1, [r4, #20]
 800df32:	e7e7      	b.n	800df04 <__d2b+0x54>
 800df34:	a801      	add	r0, sp, #4
 800df36:	f7ff fd61 	bl	800d9fc <__lo0bits>
 800df3a:	9b01      	ldr	r3, [sp, #4]
 800df3c:	6163      	str	r3, [r4, #20]
 800df3e:	3020      	adds	r0, #32
 800df40:	2201      	movs	r2, #1
 800df42:	e7e5      	b.n	800df10 <__d2b+0x60>
 800df44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800df4c:	6038      	str	r0, [r7, #0]
 800df4e:	6918      	ldr	r0, [r3, #16]
 800df50:	f7ff fd34 	bl	800d9bc <__hi0bits>
 800df54:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df58:	e7e2      	b.n	800df20 <__d2b+0x70>
 800df5a:	bf00      	nop
 800df5c:	0800ebf8 	.word	0x0800ebf8
 800df60:	0800ec09 	.word	0x0800ec09

0800df64 <__ssputs_r>:
 800df64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df68:	688e      	ldr	r6, [r1, #8]
 800df6a:	461f      	mov	r7, r3
 800df6c:	42be      	cmp	r6, r7
 800df6e:	680b      	ldr	r3, [r1, #0]
 800df70:	4682      	mov	sl, r0
 800df72:	460c      	mov	r4, r1
 800df74:	4690      	mov	r8, r2
 800df76:	d82c      	bhi.n	800dfd2 <__ssputs_r+0x6e>
 800df78:	898a      	ldrh	r2, [r1, #12]
 800df7a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800df7e:	d026      	beq.n	800dfce <__ssputs_r+0x6a>
 800df80:	6965      	ldr	r5, [r4, #20]
 800df82:	6909      	ldr	r1, [r1, #16]
 800df84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800df88:	eba3 0901 	sub.w	r9, r3, r1
 800df8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800df90:	1c7b      	adds	r3, r7, #1
 800df92:	444b      	add	r3, r9
 800df94:	106d      	asrs	r5, r5, #1
 800df96:	429d      	cmp	r5, r3
 800df98:	bf38      	it	cc
 800df9a:	461d      	movcc	r5, r3
 800df9c:	0553      	lsls	r3, r2, #21
 800df9e:	d527      	bpl.n	800dff0 <__ssputs_r+0x8c>
 800dfa0:	4629      	mov	r1, r5
 800dfa2:	f7fd fef5 	bl	800bd90 <_malloc_r>
 800dfa6:	4606      	mov	r6, r0
 800dfa8:	b360      	cbz	r0, 800e004 <__ssputs_r+0xa0>
 800dfaa:	6921      	ldr	r1, [r4, #16]
 800dfac:	464a      	mov	r2, r9
 800dfae:	f000 f9f9 	bl	800e3a4 <memcpy>
 800dfb2:	89a3      	ldrh	r3, [r4, #12]
 800dfb4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dfb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfbc:	81a3      	strh	r3, [r4, #12]
 800dfbe:	6126      	str	r6, [r4, #16]
 800dfc0:	6165      	str	r5, [r4, #20]
 800dfc2:	444e      	add	r6, r9
 800dfc4:	eba5 0509 	sub.w	r5, r5, r9
 800dfc8:	6026      	str	r6, [r4, #0]
 800dfca:	60a5      	str	r5, [r4, #8]
 800dfcc:	463e      	mov	r6, r7
 800dfce:	42be      	cmp	r6, r7
 800dfd0:	d900      	bls.n	800dfd4 <__ssputs_r+0x70>
 800dfd2:	463e      	mov	r6, r7
 800dfd4:	6820      	ldr	r0, [r4, #0]
 800dfd6:	4632      	mov	r2, r6
 800dfd8:	4641      	mov	r1, r8
 800dfda:	f000 f9c9 	bl	800e370 <memmove>
 800dfde:	68a3      	ldr	r3, [r4, #8]
 800dfe0:	1b9b      	subs	r3, r3, r6
 800dfe2:	60a3      	str	r3, [r4, #8]
 800dfe4:	6823      	ldr	r3, [r4, #0]
 800dfe6:	4433      	add	r3, r6
 800dfe8:	6023      	str	r3, [r4, #0]
 800dfea:	2000      	movs	r0, #0
 800dfec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dff0:	462a      	mov	r2, r5
 800dff2:	f000 fa2b 	bl	800e44c <_realloc_r>
 800dff6:	4606      	mov	r6, r0
 800dff8:	2800      	cmp	r0, #0
 800dffa:	d1e0      	bne.n	800dfbe <__ssputs_r+0x5a>
 800dffc:	6921      	ldr	r1, [r4, #16]
 800dffe:	4650      	mov	r0, sl
 800e000:	f7ff fbe8 	bl	800d7d4 <_free_r>
 800e004:	230c      	movs	r3, #12
 800e006:	f8ca 3000 	str.w	r3, [sl]
 800e00a:	89a3      	ldrh	r3, [r4, #12]
 800e00c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e010:	81a3      	strh	r3, [r4, #12]
 800e012:	f04f 30ff 	mov.w	r0, #4294967295
 800e016:	e7e9      	b.n	800dfec <__ssputs_r+0x88>

0800e018 <_svfiprintf_r>:
 800e018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e01c:	4698      	mov	r8, r3
 800e01e:	898b      	ldrh	r3, [r1, #12]
 800e020:	061b      	lsls	r3, r3, #24
 800e022:	b09d      	sub	sp, #116	; 0x74
 800e024:	4607      	mov	r7, r0
 800e026:	460d      	mov	r5, r1
 800e028:	4614      	mov	r4, r2
 800e02a:	d50e      	bpl.n	800e04a <_svfiprintf_r+0x32>
 800e02c:	690b      	ldr	r3, [r1, #16]
 800e02e:	b963      	cbnz	r3, 800e04a <_svfiprintf_r+0x32>
 800e030:	2140      	movs	r1, #64	; 0x40
 800e032:	f7fd fead 	bl	800bd90 <_malloc_r>
 800e036:	6028      	str	r0, [r5, #0]
 800e038:	6128      	str	r0, [r5, #16]
 800e03a:	b920      	cbnz	r0, 800e046 <_svfiprintf_r+0x2e>
 800e03c:	230c      	movs	r3, #12
 800e03e:	603b      	str	r3, [r7, #0]
 800e040:	f04f 30ff 	mov.w	r0, #4294967295
 800e044:	e0d0      	b.n	800e1e8 <_svfiprintf_r+0x1d0>
 800e046:	2340      	movs	r3, #64	; 0x40
 800e048:	616b      	str	r3, [r5, #20]
 800e04a:	2300      	movs	r3, #0
 800e04c:	9309      	str	r3, [sp, #36]	; 0x24
 800e04e:	2320      	movs	r3, #32
 800e050:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e054:	f8cd 800c 	str.w	r8, [sp, #12]
 800e058:	2330      	movs	r3, #48	; 0x30
 800e05a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e200 <_svfiprintf_r+0x1e8>
 800e05e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e062:	f04f 0901 	mov.w	r9, #1
 800e066:	4623      	mov	r3, r4
 800e068:	469a      	mov	sl, r3
 800e06a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e06e:	b10a      	cbz	r2, 800e074 <_svfiprintf_r+0x5c>
 800e070:	2a25      	cmp	r2, #37	; 0x25
 800e072:	d1f9      	bne.n	800e068 <_svfiprintf_r+0x50>
 800e074:	ebba 0b04 	subs.w	fp, sl, r4
 800e078:	d00b      	beq.n	800e092 <_svfiprintf_r+0x7a>
 800e07a:	465b      	mov	r3, fp
 800e07c:	4622      	mov	r2, r4
 800e07e:	4629      	mov	r1, r5
 800e080:	4638      	mov	r0, r7
 800e082:	f7ff ff6f 	bl	800df64 <__ssputs_r>
 800e086:	3001      	adds	r0, #1
 800e088:	f000 80a9 	beq.w	800e1de <_svfiprintf_r+0x1c6>
 800e08c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e08e:	445a      	add	r2, fp
 800e090:	9209      	str	r2, [sp, #36]	; 0x24
 800e092:	f89a 3000 	ldrb.w	r3, [sl]
 800e096:	2b00      	cmp	r3, #0
 800e098:	f000 80a1 	beq.w	800e1de <_svfiprintf_r+0x1c6>
 800e09c:	2300      	movs	r3, #0
 800e09e:	f04f 32ff 	mov.w	r2, #4294967295
 800e0a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e0a6:	f10a 0a01 	add.w	sl, sl, #1
 800e0aa:	9304      	str	r3, [sp, #16]
 800e0ac:	9307      	str	r3, [sp, #28]
 800e0ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e0b2:	931a      	str	r3, [sp, #104]	; 0x68
 800e0b4:	4654      	mov	r4, sl
 800e0b6:	2205      	movs	r2, #5
 800e0b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0bc:	4850      	ldr	r0, [pc, #320]	; (800e200 <_svfiprintf_r+0x1e8>)
 800e0be:	f7f2 f887 	bl	80001d0 <memchr>
 800e0c2:	9a04      	ldr	r2, [sp, #16]
 800e0c4:	b9d8      	cbnz	r0, 800e0fe <_svfiprintf_r+0xe6>
 800e0c6:	06d0      	lsls	r0, r2, #27
 800e0c8:	bf44      	itt	mi
 800e0ca:	2320      	movmi	r3, #32
 800e0cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e0d0:	0711      	lsls	r1, r2, #28
 800e0d2:	bf44      	itt	mi
 800e0d4:	232b      	movmi	r3, #43	; 0x2b
 800e0d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e0da:	f89a 3000 	ldrb.w	r3, [sl]
 800e0de:	2b2a      	cmp	r3, #42	; 0x2a
 800e0e0:	d015      	beq.n	800e10e <_svfiprintf_r+0xf6>
 800e0e2:	9a07      	ldr	r2, [sp, #28]
 800e0e4:	4654      	mov	r4, sl
 800e0e6:	2000      	movs	r0, #0
 800e0e8:	f04f 0c0a 	mov.w	ip, #10
 800e0ec:	4621      	mov	r1, r4
 800e0ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e0f2:	3b30      	subs	r3, #48	; 0x30
 800e0f4:	2b09      	cmp	r3, #9
 800e0f6:	d94d      	bls.n	800e194 <_svfiprintf_r+0x17c>
 800e0f8:	b1b0      	cbz	r0, 800e128 <_svfiprintf_r+0x110>
 800e0fa:	9207      	str	r2, [sp, #28]
 800e0fc:	e014      	b.n	800e128 <_svfiprintf_r+0x110>
 800e0fe:	eba0 0308 	sub.w	r3, r0, r8
 800e102:	fa09 f303 	lsl.w	r3, r9, r3
 800e106:	4313      	orrs	r3, r2
 800e108:	9304      	str	r3, [sp, #16]
 800e10a:	46a2      	mov	sl, r4
 800e10c:	e7d2      	b.n	800e0b4 <_svfiprintf_r+0x9c>
 800e10e:	9b03      	ldr	r3, [sp, #12]
 800e110:	1d19      	adds	r1, r3, #4
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	9103      	str	r1, [sp, #12]
 800e116:	2b00      	cmp	r3, #0
 800e118:	bfbb      	ittet	lt
 800e11a:	425b      	neglt	r3, r3
 800e11c:	f042 0202 	orrlt.w	r2, r2, #2
 800e120:	9307      	strge	r3, [sp, #28]
 800e122:	9307      	strlt	r3, [sp, #28]
 800e124:	bfb8      	it	lt
 800e126:	9204      	strlt	r2, [sp, #16]
 800e128:	7823      	ldrb	r3, [r4, #0]
 800e12a:	2b2e      	cmp	r3, #46	; 0x2e
 800e12c:	d10c      	bne.n	800e148 <_svfiprintf_r+0x130>
 800e12e:	7863      	ldrb	r3, [r4, #1]
 800e130:	2b2a      	cmp	r3, #42	; 0x2a
 800e132:	d134      	bne.n	800e19e <_svfiprintf_r+0x186>
 800e134:	9b03      	ldr	r3, [sp, #12]
 800e136:	1d1a      	adds	r2, r3, #4
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	9203      	str	r2, [sp, #12]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	bfb8      	it	lt
 800e140:	f04f 33ff 	movlt.w	r3, #4294967295
 800e144:	3402      	adds	r4, #2
 800e146:	9305      	str	r3, [sp, #20]
 800e148:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e210 <_svfiprintf_r+0x1f8>
 800e14c:	7821      	ldrb	r1, [r4, #0]
 800e14e:	2203      	movs	r2, #3
 800e150:	4650      	mov	r0, sl
 800e152:	f7f2 f83d 	bl	80001d0 <memchr>
 800e156:	b138      	cbz	r0, 800e168 <_svfiprintf_r+0x150>
 800e158:	9b04      	ldr	r3, [sp, #16]
 800e15a:	eba0 000a 	sub.w	r0, r0, sl
 800e15e:	2240      	movs	r2, #64	; 0x40
 800e160:	4082      	lsls	r2, r0
 800e162:	4313      	orrs	r3, r2
 800e164:	3401      	adds	r4, #1
 800e166:	9304      	str	r3, [sp, #16]
 800e168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e16c:	4825      	ldr	r0, [pc, #148]	; (800e204 <_svfiprintf_r+0x1ec>)
 800e16e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e172:	2206      	movs	r2, #6
 800e174:	f7f2 f82c 	bl	80001d0 <memchr>
 800e178:	2800      	cmp	r0, #0
 800e17a:	d038      	beq.n	800e1ee <_svfiprintf_r+0x1d6>
 800e17c:	4b22      	ldr	r3, [pc, #136]	; (800e208 <_svfiprintf_r+0x1f0>)
 800e17e:	bb1b      	cbnz	r3, 800e1c8 <_svfiprintf_r+0x1b0>
 800e180:	9b03      	ldr	r3, [sp, #12]
 800e182:	3307      	adds	r3, #7
 800e184:	f023 0307 	bic.w	r3, r3, #7
 800e188:	3308      	adds	r3, #8
 800e18a:	9303      	str	r3, [sp, #12]
 800e18c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e18e:	4433      	add	r3, r6
 800e190:	9309      	str	r3, [sp, #36]	; 0x24
 800e192:	e768      	b.n	800e066 <_svfiprintf_r+0x4e>
 800e194:	fb0c 3202 	mla	r2, ip, r2, r3
 800e198:	460c      	mov	r4, r1
 800e19a:	2001      	movs	r0, #1
 800e19c:	e7a6      	b.n	800e0ec <_svfiprintf_r+0xd4>
 800e19e:	2300      	movs	r3, #0
 800e1a0:	3401      	adds	r4, #1
 800e1a2:	9305      	str	r3, [sp, #20]
 800e1a4:	4619      	mov	r1, r3
 800e1a6:	f04f 0c0a 	mov.w	ip, #10
 800e1aa:	4620      	mov	r0, r4
 800e1ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1b0:	3a30      	subs	r2, #48	; 0x30
 800e1b2:	2a09      	cmp	r2, #9
 800e1b4:	d903      	bls.n	800e1be <_svfiprintf_r+0x1a6>
 800e1b6:	2b00      	cmp	r3, #0
 800e1b8:	d0c6      	beq.n	800e148 <_svfiprintf_r+0x130>
 800e1ba:	9105      	str	r1, [sp, #20]
 800e1bc:	e7c4      	b.n	800e148 <_svfiprintf_r+0x130>
 800e1be:	fb0c 2101 	mla	r1, ip, r1, r2
 800e1c2:	4604      	mov	r4, r0
 800e1c4:	2301      	movs	r3, #1
 800e1c6:	e7f0      	b.n	800e1aa <_svfiprintf_r+0x192>
 800e1c8:	ab03      	add	r3, sp, #12
 800e1ca:	9300      	str	r3, [sp, #0]
 800e1cc:	462a      	mov	r2, r5
 800e1ce:	4b0f      	ldr	r3, [pc, #60]	; (800e20c <_svfiprintf_r+0x1f4>)
 800e1d0:	a904      	add	r1, sp, #16
 800e1d2:	4638      	mov	r0, r7
 800e1d4:	f7fd ff08 	bl	800bfe8 <_printf_float>
 800e1d8:	1c42      	adds	r2, r0, #1
 800e1da:	4606      	mov	r6, r0
 800e1dc:	d1d6      	bne.n	800e18c <_svfiprintf_r+0x174>
 800e1de:	89ab      	ldrh	r3, [r5, #12]
 800e1e0:	065b      	lsls	r3, r3, #25
 800e1e2:	f53f af2d 	bmi.w	800e040 <_svfiprintf_r+0x28>
 800e1e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e1e8:	b01d      	add	sp, #116	; 0x74
 800e1ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1ee:	ab03      	add	r3, sp, #12
 800e1f0:	9300      	str	r3, [sp, #0]
 800e1f2:	462a      	mov	r2, r5
 800e1f4:	4b05      	ldr	r3, [pc, #20]	; (800e20c <_svfiprintf_r+0x1f4>)
 800e1f6:	a904      	add	r1, sp, #16
 800e1f8:	4638      	mov	r0, r7
 800e1fa:	f7fe f999 	bl	800c530 <_printf_i>
 800e1fe:	e7eb      	b.n	800e1d8 <_svfiprintf_r+0x1c0>
 800e200:	0800ed64 	.word	0x0800ed64
 800e204:	0800ed6e 	.word	0x0800ed6e
 800e208:	0800bfe9 	.word	0x0800bfe9
 800e20c:	0800df65 	.word	0x0800df65
 800e210:	0800ed6a 	.word	0x0800ed6a

0800e214 <__sflush_r>:
 800e214:	898a      	ldrh	r2, [r1, #12]
 800e216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e21a:	4605      	mov	r5, r0
 800e21c:	0710      	lsls	r0, r2, #28
 800e21e:	460c      	mov	r4, r1
 800e220:	d458      	bmi.n	800e2d4 <__sflush_r+0xc0>
 800e222:	684b      	ldr	r3, [r1, #4]
 800e224:	2b00      	cmp	r3, #0
 800e226:	dc05      	bgt.n	800e234 <__sflush_r+0x20>
 800e228:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	dc02      	bgt.n	800e234 <__sflush_r+0x20>
 800e22e:	2000      	movs	r0, #0
 800e230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e234:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e236:	2e00      	cmp	r6, #0
 800e238:	d0f9      	beq.n	800e22e <__sflush_r+0x1a>
 800e23a:	2300      	movs	r3, #0
 800e23c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e240:	682f      	ldr	r7, [r5, #0]
 800e242:	6a21      	ldr	r1, [r4, #32]
 800e244:	602b      	str	r3, [r5, #0]
 800e246:	d032      	beq.n	800e2ae <__sflush_r+0x9a>
 800e248:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e24a:	89a3      	ldrh	r3, [r4, #12]
 800e24c:	075a      	lsls	r2, r3, #29
 800e24e:	d505      	bpl.n	800e25c <__sflush_r+0x48>
 800e250:	6863      	ldr	r3, [r4, #4]
 800e252:	1ac0      	subs	r0, r0, r3
 800e254:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e256:	b10b      	cbz	r3, 800e25c <__sflush_r+0x48>
 800e258:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e25a:	1ac0      	subs	r0, r0, r3
 800e25c:	2300      	movs	r3, #0
 800e25e:	4602      	mov	r2, r0
 800e260:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e262:	6a21      	ldr	r1, [r4, #32]
 800e264:	4628      	mov	r0, r5
 800e266:	47b0      	blx	r6
 800e268:	1c43      	adds	r3, r0, #1
 800e26a:	89a3      	ldrh	r3, [r4, #12]
 800e26c:	d106      	bne.n	800e27c <__sflush_r+0x68>
 800e26e:	6829      	ldr	r1, [r5, #0]
 800e270:	291d      	cmp	r1, #29
 800e272:	d82b      	bhi.n	800e2cc <__sflush_r+0xb8>
 800e274:	4a29      	ldr	r2, [pc, #164]	; (800e31c <__sflush_r+0x108>)
 800e276:	410a      	asrs	r2, r1
 800e278:	07d6      	lsls	r6, r2, #31
 800e27a:	d427      	bmi.n	800e2cc <__sflush_r+0xb8>
 800e27c:	2200      	movs	r2, #0
 800e27e:	6062      	str	r2, [r4, #4]
 800e280:	04d9      	lsls	r1, r3, #19
 800e282:	6922      	ldr	r2, [r4, #16]
 800e284:	6022      	str	r2, [r4, #0]
 800e286:	d504      	bpl.n	800e292 <__sflush_r+0x7e>
 800e288:	1c42      	adds	r2, r0, #1
 800e28a:	d101      	bne.n	800e290 <__sflush_r+0x7c>
 800e28c:	682b      	ldr	r3, [r5, #0]
 800e28e:	b903      	cbnz	r3, 800e292 <__sflush_r+0x7e>
 800e290:	6560      	str	r0, [r4, #84]	; 0x54
 800e292:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e294:	602f      	str	r7, [r5, #0]
 800e296:	2900      	cmp	r1, #0
 800e298:	d0c9      	beq.n	800e22e <__sflush_r+0x1a>
 800e29a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e29e:	4299      	cmp	r1, r3
 800e2a0:	d002      	beq.n	800e2a8 <__sflush_r+0x94>
 800e2a2:	4628      	mov	r0, r5
 800e2a4:	f7ff fa96 	bl	800d7d4 <_free_r>
 800e2a8:	2000      	movs	r0, #0
 800e2aa:	6360      	str	r0, [r4, #52]	; 0x34
 800e2ac:	e7c0      	b.n	800e230 <__sflush_r+0x1c>
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	4628      	mov	r0, r5
 800e2b2:	47b0      	blx	r6
 800e2b4:	1c41      	adds	r1, r0, #1
 800e2b6:	d1c8      	bne.n	800e24a <__sflush_r+0x36>
 800e2b8:	682b      	ldr	r3, [r5, #0]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d0c5      	beq.n	800e24a <__sflush_r+0x36>
 800e2be:	2b1d      	cmp	r3, #29
 800e2c0:	d001      	beq.n	800e2c6 <__sflush_r+0xb2>
 800e2c2:	2b16      	cmp	r3, #22
 800e2c4:	d101      	bne.n	800e2ca <__sflush_r+0xb6>
 800e2c6:	602f      	str	r7, [r5, #0]
 800e2c8:	e7b1      	b.n	800e22e <__sflush_r+0x1a>
 800e2ca:	89a3      	ldrh	r3, [r4, #12]
 800e2cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e2d0:	81a3      	strh	r3, [r4, #12]
 800e2d2:	e7ad      	b.n	800e230 <__sflush_r+0x1c>
 800e2d4:	690f      	ldr	r7, [r1, #16]
 800e2d6:	2f00      	cmp	r7, #0
 800e2d8:	d0a9      	beq.n	800e22e <__sflush_r+0x1a>
 800e2da:	0793      	lsls	r3, r2, #30
 800e2dc:	680e      	ldr	r6, [r1, #0]
 800e2de:	bf08      	it	eq
 800e2e0:	694b      	ldreq	r3, [r1, #20]
 800e2e2:	600f      	str	r7, [r1, #0]
 800e2e4:	bf18      	it	ne
 800e2e6:	2300      	movne	r3, #0
 800e2e8:	eba6 0807 	sub.w	r8, r6, r7
 800e2ec:	608b      	str	r3, [r1, #8]
 800e2ee:	f1b8 0f00 	cmp.w	r8, #0
 800e2f2:	dd9c      	ble.n	800e22e <__sflush_r+0x1a>
 800e2f4:	6a21      	ldr	r1, [r4, #32]
 800e2f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e2f8:	4643      	mov	r3, r8
 800e2fa:	463a      	mov	r2, r7
 800e2fc:	4628      	mov	r0, r5
 800e2fe:	47b0      	blx	r6
 800e300:	2800      	cmp	r0, #0
 800e302:	dc06      	bgt.n	800e312 <__sflush_r+0xfe>
 800e304:	89a3      	ldrh	r3, [r4, #12]
 800e306:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e30a:	81a3      	strh	r3, [r4, #12]
 800e30c:	f04f 30ff 	mov.w	r0, #4294967295
 800e310:	e78e      	b.n	800e230 <__sflush_r+0x1c>
 800e312:	4407      	add	r7, r0
 800e314:	eba8 0800 	sub.w	r8, r8, r0
 800e318:	e7e9      	b.n	800e2ee <__sflush_r+0xda>
 800e31a:	bf00      	nop
 800e31c:	dfbffffe 	.word	0xdfbffffe

0800e320 <_fflush_r>:
 800e320:	b538      	push	{r3, r4, r5, lr}
 800e322:	690b      	ldr	r3, [r1, #16]
 800e324:	4605      	mov	r5, r0
 800e326:	460c      	mov	r4, r1
 800e328:	b913      	cbnz	r3, 800e330 <_fflush_r+0x10>
 800e32a:	2500      	movs	r5, #0
 800e32c:	4628      	mov	r0, r5
 800e32e:	bd38      	pop	{r3, r4, r5, pc}
 800e330:	b118      	cbz	r0, 800e33a <_fflush_r+0x1a>
 800e332:	6a03      	ldr	r3, [r0, #32]
 800e334:	b90b      	cbnz	r3, 800e33a <_fflush_r+0x1a>
 800e336:	f7fe faa9 	bl	800c88c <__sinit>
 800e33a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d0f3      	beq.n	800e32a <_fflush_r+0xa>
 800e342:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e344:	07d0      	lsls	r0, r2, #31
 800e346:	d404      	bmi.n	800e352 <_fflush_r+0x32>
 800e348:	0599      	lsls	r1, r3, #22
 800e34a:	d402      	bmi.n	800e352 <_fflush_r+0x32>
 800e34c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e34e:	f7fe fbc4 	bl	800cada <__retarget_lock_acquire_recursive>
 800e352:	4628      	mov	r0, r5
 800e354:	4621      	mov	r1, r4
 800e356:	f7ff ff5d 	bl	800e214 <__sflush_r>
 800e35a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e35c:	07da      	lsls	r2, r3, #31
 800e35e:	4605      	mov	r5, r0
 800e360:	d4e4      	bmi.n	800e32c <_fflush_r+0xc>
 800e362:	89a3      	ldrh	r3, [r4, #12]
 800e364:	059b      	lsls	r3, r3, #22
 800e366:	d4e1      	bmi.n	800e32c <_fflush_r+0xc>
 800e368:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e36a:	f7fe fbb7 	bl	800cadc <__retarget_lock_release_recursive>
 800e36e:	e7dd      	b.n	800e32c <_fflush_r+0xc>

0800e370 <memmove>:
 800e370:	4288      	cmp	r0, r1
 800e372:	b510      	push	{r4, lr}
 800e374:	eb01 0402 	add.w	r4, r1, r2
 800e378:	d902      	bls.n	800e380 <memmove+0x10>
 800e37a:	4284      	cmp	r4, r0
 800e37c:	4623      	mov	r3, r4
 800e37e:	d807      	bhi.n	800e390 <memmove+0x20>
 800e380:	1e43      	subs	r3, r0, #1
 800e382:	42a1      	cmp	r1, r4
 800e384:	d008      	beq.n	800e398 <memmove+0x28>
 800e386:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e38a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e38e:	e7f8      	b.n	800e382 <memmove+0x12>
 800e390:	4402      	add	r2, r0
 800e392:	4601      	mov	r1, r0
 800e394:	428a      	cmp	r2, r1
 800e396:	d100      	bne.n	800e39a <memmove+0x2a>
 800e398:	bd10      	pop	{r4, pc}
 800e39a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e39e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3a2:	e7f7      	b.n	800e394 <memmove+0x24>

0800e3a4 <memcpy>:
 800e3a4:	440a      	add	r2, r1
 800e3a6:	4291      	cmp	r1, r2
 800e3a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800e3ac:	d100      	bne.n	800e3b0 <memcpy+0xc>
 800e3ae:	4770      	bx	lr
 800e3b0:	b510      	push	{r4, lr}
 800e3b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e3b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e3ba:	4291      	cmp	r1, r2
 800e3bc:	d1f9      	bne.n	800e3b2 <memcpy+0xe>
 800e3be:	bd10      	pop	{r4, pc}

0800e3c0 <__assert_func>:
 800e3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3c2:	4614      	mov	r4, r2
 800e3c4:	461a      	mov	r2, r3
 800e3c6:	4b09      	ldr	r3, [pc, #36]	; (800e3ec <__assert_func+0x2c>)
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4605      	mov	r5, r0
 800e3cc:	68d8      	ldr	r0, [r3, #12]
 800e3ce:	b14c      	cbz	r4, 800e3e4 <__assert_func+0x24>
 800e3d0:	4b07      	ldr	r3, [pc, #28]	; (800e3f0 <__assert_func+0x30>)
 800e3d2:	9100      	str	r1, [sp, #0]
 800e3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e3d8:	4906      	ldr	r1, [pc, #24]	; (800e3f4 <__assert_func+0x34>)
 800e3da:	462b      	mov	r3, r5
 800e3dc:	f000 f872 	bl	800e4c4 <fiprintf>
 800e3e0:	f000 f882 	bl	800e4e8 <abort>
 800e3e4:	4b04      	ldr	r3, [pc, #16]	; (800e3f8 <__assert_func+0x38>)
 800e3e6:	461c      	mov	r4, r3
 800e3e8:	e7f3      	b.n	800e3d2 <__assert_func+0x12>
 800e3ea:	bf00      	nop
 800e3ec:	20000084 	.word	0x20000084
 800e3f0:	0800ed7f 	.word	0x0800ed7f
 800e3f4:	0800ed8c 	.word	0x0800ed8c
 800e3f8:	0800edba 	.word	0x0800edba

0800e3fc <_calloc_r>:
 800e3fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e3fe:	fba1 2402 	umull	r2, r4, r1, r2
 800e402:	b94c      	cbnz	r4, 800e418 <_calloc_r+0x1c>
 800e404:	4611      	mov	r1, r2
 800e406:	9201      	str	r2, [sp, #4]
 800e408:	f7fd fcc2 	bl	800bd90 <_malloc_r>
 800e40c:	9a01      	ldr	r2, [sp, #4]
 800e40e:	4605      	mov	r5, r0
 800e410:	b930      	cbnz	r0, 800e420 <_calloc_r+0x24>
 800e412:	4628      	mov	r0, r5
 800e414:	b003      	add	sp, #12
 800e416:	bd30      	pop	{r4, r5, pc}
 800e418:	220c      	movs	r2, #12
 800e41a:	6002      	str	r2, [r0, #0]
 800e41c:	2500      	movs	r5, #0
 800e41e:	e7f8      	b.n	800e412 <_calloc_r+0x16>
 800e420:	4621      	mov	r1, r4
 800e422:	f7fe facc 	bl	800c9be <memset>
 800e426:	e7f4      	b.n	800e412 <_calloc_r+0x16>

0800e428 <__ascii_mbtowc>:
 800e428:	b082      	sub	sp, #8
 800e42a:	b901      	cbnz	r1, 800e42e <__ascii_mbtowc+0x6>
 800e42c:	a901      	add	r1, sp, #4
 800e42e:	b142      	cbz	r2, 800e442 <__ascii_mbtowc+0x1a>
 800e430:	b14b      	cbz	r3, 800e446 <__ascii_mbtowc+0x1e>
 800e432:	7813      	ldrb	r3, [r2, #0]
 800e434:	600b      	str	r3, [r1, #0]
 800e436:	7812      	ldrb	r2, [r2, #0]
 800e438:	1e10      	subs	r0, r2, #0
 800e43a:	bf18      	it	ne
 800e43c:	2001      	movne	r0, #1
 800e43e:	b002      	add	sp, #8
 800e440:	4770      	bx	lr
 800e442:	4610      	mov	r0, r2
 800e444:	e7fb      	b.n	800e43e <__ascii_mbtowc+0x16>
 800e446:	f06f 0001 	mvn.w	r0, #1
 800e44a:	e7f8      	b.n	800e43e <__ascii_mbtowc+0x16>

0800e44c <_realloc_r>:
 800e44c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e450:	4680      	mov	r8, r0
 800e452:	4614      	mov	r4, r2
 800e454:	460e      	mov	r6, r1
 800e456:	b921      	cbnz	r1, 800e462 <_realloc_r+0x16>
 800e458:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e45c:	4611      	mov	r1, r2
 800e45e:	f7fd bc97 	b.w	800bd90 <_malloc_r>
 800e462:	b92a      	cbnz	r2, 800e470 <_realloc_r+0x24>
 800e464:	f7ff f9b6 	bl	800d7d4 <_free_r>
 800e468:	4625      	mov	r5, r4
 800e46a:	4628      	mov	r0, r5
 800e46c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e470:	f000 f841 	bl	800e4f6 <_malloc_usable_size_r>
 800e474:	4284      	cmp	r4, r0
 800e476:	4607      	mov	r7, r0
 800e478:	d802      	bhi.n	800e480 <_realloc_r+0x34>
 800e47a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e47e:	d812      	bhi.n	800e4a6 <_realloc_r+0x5a>
 800e480:	4621      	mov	r1, r4
 800e482:	4640      	mov	r0, r8
 800e484:	f7fd fc84 	bl	800bd90 <_malloc_r>
 800e488:	4605      	mov	r5, r0
 800e48a:	2800      	cmp	r0, #0
 800e48c:	d0ed      	beq.n	800e46a <_realloc_r+0x1e>
 800e48e:	42bc      	cmp	r4, r7
 800e490:	4622      	mov	r2, r4
 800e492:	4631      	mov	r1, r6
 800e494:	bf28      	it	cs
 800e496:	463a      	movcs	r2, r7
 800e498:	f7ff ff84 	bl	800e3a4 <memcpy>
 800e49c:	4631      	mov	r1, r6
 800e49e:	4640      	mov	r0, r8
 800e4a0:	f7ff f998 	bl	800d7d4 <_free_r>
 800e4a4:	e7e1      	b.n	800e46a <_realloc_r+0x1e>
 800e4a6:	4635      	mov	r5, r6
 800e4a8:	e7df      	b.n	800e46a <_realloc_r+0x1e>

0800e4aa <__ascii_wctomb>:
 800e4aa:	b149      	cbz	r1, 800e4c0 <__ascii_wctomb+0x16>
 800e4ac:	2aff      	cmp	r2, #255	; 0xff
 800e4ae:	bf85      	ittet	hi
 800e4b0:	238a      	movhi	r3, #138	; 0x8a
 800e4b2:	6003      	strhi	r3, [r0, #0]
 800e4b4:	700a      	strbls	r2, [r1, #0]
 800e4b6:	f04f 30ff 	movhi.w	r0, #4294967295
 800e4ba:	bf98      	it	ls
 800e4bc:	2001      	movls	r0, #1
 800e4be:	4770      	bx	lr
 800e4c0:	4608      	mov	r0, r1
 800e4c2:	4770      	bx	lr

0800e4c4 <fiprintf>:
 800e4c4:	b40e      	push	{r1, r2, r3}
 800e4c6:	b503      	push	{r0, r1, lr}
 800e4c8:	4601      	mov	r1, r0
 800e4ca:	ab03      	add	r3, sp, #12
 800e4cc:	4805      	ldr	r0, [pc, #20]	; (800e4e4 <fiprintf+0x20>)
 800e4ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4d2:	6800      	ldr	r0, [r0, #0]
 800e4d4:	9301      	str	r3, [sp, #4]
 800e4d6:	f000 f83f 	bl	800e558 <_vfiprintf_r>
 800e4da:	b002      	add	sp, #8
 800e4dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e4e0:	b003      	add	sp, #12
 800e4e2:	4770      	bx	lr
 800e4e4:	20000084 	.word	0x20000084

0800e4e8 <abort>:
 800e4e8:	b508      	push	{r3, lr}
 800e4ea:	2006      	movs	r0, #6
 800e4ec:	f000 fa0c 	bl	800e908 <raise>
 800e4f0:	2001      	movs	r0, #1
 800e4f2:	f7f3 fc5f 	bl	8001db4 <_exit>

0800e4f6 <_malloc_usable_size_r>:
 800e4f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4fa:	1f18      	subs	r0, r3, #4
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	bfbc      	itt	lt
 800e500:	580b      	ldrlt	r3, [r1, r0]
 800e502:	18c0      	addlt	r0, r0, r3
 800e504:	4770      	bx	lr

0800e506 <__sfputc_r>:
 800e506:	6893      	ldr	r3, [r2, #8]
 800e508:	3b01      	subs	r3, #1
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	b410      	push	{r4}
 800e50e:	6093      	str	r3, [r2, #8]
 800e510:	da08      	bge.n	800e524 <__sfputc_r+0x1e>
 800e512:	6994      	ldr	r4, [r2, #24]
 800e514:	42a3      	cmp	r3, r4
 800e516:	db01      	blt.n	800e51c <__sfputc_r+0x16>
 800e518:	290a      	cmp	r1, #10
 800e51a:	d103      	bne.n	800e524 <__sfputc_r+0x1e>
 800e51c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e520:	f000 b934 	b.w	800e78c <__swbuf_r>
 800e524:	6813      	ldr	r3, [r2, #0]
 800e526:	1c58      	adds	r0, r3, #1
 800e528:	6010      	str	r0, [r2, #0]
 800e52a:	7019      	strb	r1, [r3, #0]
 800e52c:	4608      	mov	r0, r1
 800e52e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e532:	4770      	bx	lr

0800e534 <__sfputs_r>:
 800e534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e536:	4606      	mov	r6, r0
 800e538:	460f      	mov	r7, r1
 800e53a:	4614      	mov	r4, r2
 800e53c:	18d5      	adds	r5, r2, r3
 800e53e:	42ac      	cmp	r4, r5
 800e540:	d101      	bne.n	800e546 <__sfputs_r+0x12>
 800e542:	2000      	movs	r0, #0
 800e544:	e007      	b.n	800e556 <__sfputs_r+0x22>
 800e546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e54a:	463a      	mov	r2, r7
 800e54c:	4630      	mov	r0, r6
 800e54e:	f7ff ffda 	bl	800e506 <__sfputc_r>
 800e552:	1c43      	adds	r3, r0, #1
 800e554:	d1f3      	bne.n	800e53e <__sfputs_r+0xa>
 800e556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e558 <_vfiprintf_r>:
 800e558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e55c:	460d      	mov	r5, r1
 800e55e:	b09d      	sub	sp, #116	; 0x74
 800e560:	4614      	mov	r4, r2
 800e562:	4698      	mov	r8, r3
 800e564:	4606      	mov	r6, r0
 800e566:	b118      	cbz	r0, 800e570 <_vfiprintf_r+0x18>
 800e568:	6a03      	ldr	r3, [r0, #32]
 800e56a:	b90b      	cbnz	r3, 800e570 <_vfiprintf_r+0x18>
 800e56c:	f7fe f98e 	bl	800c88c <__sinit>
 800e570:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e572:	07d9      	lsls	r1, r3, #31
 800e574:	d405      	bmi.n	800e582 <_vfiprintf_r+0x2a>
 800e576:	89ab      	ldrh	r3, [r5, #12]
 800e578:	059a      	lsls	r2, r3, #22
 800e57a:	d402      	bmi.n	800e582 <_vfiprintf_r+0x2a>
 800e57c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e57e:	f7fe faac 	bl	800cada <__retarget_lock_acquire_recursive>
 800e582:	89ab      	ldrh	r3, [r5, #12]
 800e584:	071b      	lsls	r3, r3, #28
 800e586:	d501      	bpl.n	800e58c <_vfiprintf_r+0x34>
 800e588:	692b      	ldr	r3, [r5, #16]
 800e58a:	b99b      	cbnz	r3, 800e5b4 <_vfiprintf_r+0x5c>
 800e58c:	4629      	mov	r1, r5
 800e58e:	4630      	mov	r0, r6
 800e590:	f000 f93a 	bl	800e808 <__swsetup_r>
 800e594:	b170      	cbz	r0, 800e5b4 <_vfiprintf_r+0x5c>
 800e596:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e598:	07dc      	lsls	r4, r3, #31
 800e59a:	d504      	bpl.n	800e5a6 <_vfiprintf_r+0x4e>
 800e59c:	f04f 30ff 	mov.w	r0, #4294967295
 800e5a0:	b01d      	add	sp, #116	; 0x74
 800e5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5a6:	89ab      	ldrh	r3, [r5, #12]
 800e5a8:	0598      	lsls	r0, r3, #22
 800e5aa:	d4f7      	bmi.n	800e59c <_vfiprintf_r+0x44>
 800e5ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e5ae:	f7fe fa95 	bl	800cadc <__retarget_lock_release_recursive>
 800e5b2:	e7f3      	b.n	800e59c <_vfiprintf_r+0x44>
 800e5b4:	2300      	movs	r3, #0
 800e5b6:	9309      	str	r3, [sp, #36]	; 0x24
 800e5b8:	2320      	movs	r3, #32
 800e5ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e5be:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5c2:	2330      	movs	r3, #48	; 0x30
 800e5c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e778 <_vfiprintf_r+0x220>
 800e5c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e5cc:	f04f 0901 	mov.w	r9, #1
 800e5d0:	4623      	mov	r3, r4
 800e5d2:	469a      	mov	sl, r3
 800e5d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5d8:	b10a      	cbz	r2, 800e5de <_vfiprintf_r+0x86>
 800e5da:	2a25      	cmp	r2, #37	; 0x25
 800e5dc:	d1f9      	bne.n	800e5d2 <_vfiprintf_r+0x7a>
 800e5de:	ebba 0b04 	subs.w	fp, sl, r4
 800e5e2:	d00b      	beq.n	800e5fc <_vfiprintf_r+0xa4>
 800e5e4:	465b      	mov	r3, fp
 800e5e6:	4622      	mov	r2, r4
 800e5e8:	4629      	mov	r1, r5
 800e5ea:	4630      	mov	r0, r6
 800e5ec:	f7ff ffa2 	bl	800e534 <__sfputs_r>
 800e5f0:	3001      	adds	r0, #1
 800e5f2:	f000 80a9 	beq.w	800e748 <_vfiprintf_r+0x1f0>
 800e5f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5f8:	445a      	add	r2, fp
 800e5fa:	9209      	str	r2, [sp, #36]	; 0x24
 800e5fc:	f89a 3000 	ldrb.w	r3, [sl]
 800e600:	2b00      	cmp	r3, #0
 800e602:	f000 80a1 	beq.w	800e748 <_vfiprintf_r+0x1f0>
 800e606:	2300      	movs	r3, #0
 800e608:	f04f 32ff 	mov.w	r2, #4294967295
 800e60c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e610:	f10a 0a01 	add.w	sl, sl, #1
 800e614:	9304      	str	r3, [sp, #16]
 800e616:	9307      	str	r3, [sp, #28]
 800e618:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e61c:	931a      	str	r3, [sp, #104]	; 0x68
 800e61e:	4654      	mov	r4, sl
 800e620:	2205      	movs	r2, #5
 800e622:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e626:	4854      	ldr	r0, [pc, #336]	; (800e778 <_vfiprintf_r+0x220>)
 800e628:	f7f1 fdd2 	bl	80001d0 <memchr>
 800e62c:	9a04      	ldr	r2, [sp, #16]
 800e62e:	b9d8      	cbnz	r0, 800e668 <_vfiprintf_r+0x110>
 800e630:	06d1      	lsls	r1, r2, #27
 800e632:	bf44      	itt	mi
 800e634:	2320      	movmi	r3, #32
 800e636:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e63a:	0713      	lsls	r3, r2, #28
 800e63c:	bf44      	itt	mi
 800e63e:	232b      	movmi	r3, #43	; 0x2b
 800e640:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e644:	f89a 3000 	ldrb.w	r3, [sl]
 800e648:	2b2a      	cmp	r3, #42	; 0x2a
 800e64a:	d015      	beq.n	800e678 <_vfiprintf_r+0x120>
 800e64c:	9a07      	ldr	r2, [sp, #28]
 800e64e:	4654      	mov	r4, sl
 800e650:	2000      	movs	r0, #0
 800e652:	f04f 0c0a 	mov.w	ip, #10
 800e656:	4621      	mov	r1, r4
 800e658:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e65c:	3b30      	subs	r3, #48	; 0x30
 800e65e:	2b09      	cmp	r3, #9
 800e660:	d94d      	bls.n	800e6fe <_vfiprintf_r+0x1a6>
 800e662:	b1b0      	cbz	r0, 800e692 <_vfiprintf_r+0x13a>
 800e664:	9207      	str	r2, [sp, #28]
 800e666:	e014      	b.n	800e692 <_vfiprintf_r+0x13a>
 800e668:	eba0 0308 	sub.w	r3, r0, r8
 800e66c:	fa09 f303 	lsl.w	r3, r9, r3
 800e670:	4313      	orrs	r3, r2
 800e672:	9304      	str	r3, [sp, #16]
 800e674:	46a2      	mov	sl, r4
 800e676:	e7d2      	b.n	800e61e <_vfiprintf_r+0xc6>
 800e678:	9b03      	ldr	r3, [sp, #12]
 800e67a:	1d19      	adds	r1, r3, #4
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	9103      	str	r1, [sp, #12]
 800e680:	2b00      	cmp	r3, #0
 800e682:	bfbb      	ittet	lt
 800e684:	425b      	neglt	r3, r3
 800e686:	f042 0202 	orrlt.w	r2, r2, #2
 800e68a:	9307      	strge	r3, [sp, #28]
 800e68c:	9307      	strlt	r3, [sp, #28]
 800e68e:	bfb8      	it	lt
 800e690:	9204      	strlt	r2, [sp, #16]
 800e692:	7823      	ldrb	r3, [r4, #0]
 800e694:	2b2e      	cmp	r3, #46	; 0x2e
 800e696:	d10c      	bne.n	800e6b2 <_vfiprintf_r+0x15a>
 800e698:	7863      	ldrb	r3, [r4, #1]
 800e69a:	2b2a      	cmp	r3, #42	; 0x2a
 800e69c:	d134      	bne.n	800e708 <_vfiprintf_r+0x1b0>
 800e69e:	9b03      	ldr	r3, [sp, #12]
 800e6a0:	1d1a      	adds	r2, r3, #4
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	9203      	str	r2, [sp, #12]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	bfb8      	it	lt
 800e6aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800e6ae:	3402      	adds	r4, #2
 800e6b0:	9305      	str	r3, [sp, #20]
 800e6b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e788 <_vfiprintf_r+0x230>
 800e6b6:	7821      	ldrb	r1, [r4, #0]
 800e6b8:	2203      	movs	r2, #3
 800e6ba:	4650      	mov	r0, sl
 800e6bc:	f7f1 fd88 	bl	80001d0 <memchr>
 800e6c0:	b138      	cbz	r0, 800e6d2 <_vfiprintf_r+0x17a>
 800e6c2:	9b04      	ldr	r3, [sp, #16]
 800e6c4:	eba0 000a 	sub.w	r0, r0, sl
 800e6c8:	2240      	movs	r2, #64	; 0x40
 800e6ca:	4082      	lsls	r2, r0
 800e6cc:	4313      	orrs	r3, r2
 800e6ce:	3401      	adds	r4, #1
 800e6d0:	9304      	str	r3, [sp, #16]
 800e6d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6d6:	4829      	ldr	r0, [pc, #164]	; (800e77c <_vfiprintf_r+0x224>)
 800e6d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e6dc:	2206      	movs	r2, #6
 800e6de:	f7f1 fd77 	bl	80001d0 <memchr>
 800e6e2:	2800      	cmp	r0, #0
 800e6e4:	d03f      	beq.n	800e766 <_vfiprintf_r+0x20e>
 800e6e6:	4b26      	ldr	r3, [pc, #152]	; (800e780 <_vfiprintf_r+0x228>)
 800e6e8:	bb1b      	cbnz	r3, 800e732 <_vfiprintf_r+0x1da>
 800e6ea:	9b03      	ldr	r3, [sp, #12]
 800e6ec:	3307      	adds	r3, #7
 800e6ee:	f023 0307 	bic.w	r3, r3, #7
 800e6f2:	3308      	adds	r3, #8
 800e6f4:	9303      	str	r3, [sp, #12]
 800e6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6f8:	443b      	add	r3, r7
 800e6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800e6fc:	e768      	b.n	800e5d0 <_vfiprintf_r+0x78>
 800e6fe:	fb0c 3202 	mla	r2, ip, r2, r3
 800e702:	460c      	mov	r4, r1
 800e704:	2001      	movs	r0, #1
 800e706:	e7a6      	b.n	800e656 <_vfiprintf_r+0xfe>
 800e708:	2300      	movs	r3, #0
 800e70a:	3401      	adds	r4, #1
 800e70c:	9305      	str	r3, [sp, #20]
 800e70e:	4619      	mov	r1, r3
 800e710:	f04f 0c0a 	mov.w	ip, #10
 800e714:	4620      	mov	r0, r4
 800e716:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e71a:	3a30      	subs	r2, #48	; 0x30
 800e71c:	2a09      	cmp	r2, #9
 800e71e:	d903      	bls.n	800e728 <_vfiprintf_r+0x1d0>
 800e720:	2b00      	cmp	r3, #0
 800e722:	d0c6      	beq.n	800e6b2 <_vfiprintf_r+0x15a>
 800e724:	9105      	str	r1, [sp, #20]
 800e726:	e7c4      	b.n	800e6b2 <_vfiprintf_r+0x15a>
 800e728:	fb0c 2101 	mla	r1, ip, r1, r2
 800e72c:	4604      	mov	r4, r0
 800e72e:	2301      	movs	r3, #1
 800e730:	e7f0      	b.n	800e714 <_vfiprintf_r+0x1bc>
 800e732:	ab03      	add	r3, sp, #12
 800e734:	9300      	str	r3, [sp, #0]
 800e736:	462a      	mov	r2, r5
 800e738:	4b12      	ldr	r3, [pc, #72]	; (800e784 <_vfiprintf_r+0x22c>)
 800e73a:	a904      	add	r1, sp, #16
 800e73c:	4630      	mov	r0, r6
 800e73e:	f7fd fc53 	bl	800bfe8 <_printf_float>
 800e742:	4607      	mov	r7, r0
 800e744:	1c78      	adds	r0, r7, #1
 800e746:	d1d6      	bne.n	800e6f6 <_vfiprintf_r+0x19e>
 800e748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e74a:	07d9      	lsls	r1, r3, #31
 800e74c:	d405      	bmi.n	800e75a <_vfiprintf_r+0x202>
 800e74e:	89ab      	ldrh	r3, [r5, #12]
 800e750:	059a      	lsls	r2, r3, #22
 800e752:	d402      	bmi.n	800e75a <_vfiprintf_r+0x202>
 800e754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e756:	f7fe f9c1 	bl	800cadc <__retarget_lock_release_recursive>
 800e75a:	89ab      	ldrh	r3, [r5, #12]
 800e75c:	065b      	lsls	r3, r3, #25
 800e75e:	f53f af1d 	bmi.w	800e59c <_vfiprintf_r+0x44>
 800e762:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e764:	e71c      	b.n	800e5a0 <_vfiprintf_r+0x48>
 800e766:	ab03      	add	r3, sp, #12
 800e768:	9300      	str	r3, [sp, #0]
 800e76a:	462a      	mov	r2, r5
 800e76c:	4b05      	ldr	r3, [pc, #20]	; (800e784 <_vfiprintf_r+0x22c>)
 800e76e:	a904      	add	r1, sp, #16
 800e770:	4630      	mov	r0, r6
 800e772:	f7fd fedd 	bl	800c530 <_printf_i>
 800e776:	e7e4      	b.n	800e742 <_vfiprintf_r+0x1ea>
 800e778:	0800ed64 	.word	0x0800ed64
 800e77c:	0800ed6e 	.word	0x0800ed6e
 800e780:	0800bfe9 	.word	0x0800bfe9
 800e784:	0800e535 	.word	0x0800e535
 800e788:	0800ed6a 	.word	0x0800ed6a

0800e78c <__swbuf_r>:
 800e78c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e78e:	460e      	mov	r6, r1
 800e790:	4614      	mov	r4, r2
 800e792:	4605      	mov	r5, r0
 800e794:	b118      	cbz	r0, 800e79e <__swbuf_r+0x12>
 800e796:	6a03      	ldr	r3, [r0, #32]
 800e798:	b90b      	cbnz	r3, 800e79e <__swbuf_r+0x12>
 800e79a:	f7fe f877 	bl	800c88c <__sinit>
 800e79e:	69a3      	ldr	r3, [r4, #24]
 800e7a0:	60a3      	str	r3, [r4, #8]
 800e7a2:	89a3      	ldrh	r3, [r4, #12]
 800e7a4:	071a      	lsls	r2, r3, #28
 800e7a6:	d525      	bpl.n	800e7f4 <__swbuf_r+0x68>
 800e7a8:	6923      	ldr	r3, [r4, #16]
 800e7aa:	b31b      	cbz	r3, 800e7f4 <__swbuf_r+0x68>
 800e7ac:	6823      	ldr	r3, [r4, #0]
 800e7ae:	6922      	ldr	r2, [r4, #16]
 800e7b0:	1a98      	subs	r0, r3, r2
 800e7b2:	6963      	ldr	r3, [r4, #20]
 800e7b4:	b2f6      	uxtb	r6, r6
 800e7b6:	4283      	cmp	r3, r0
 800e7b8:	4637      	mov	r7, r6
 800e7ba:	dc04      	bgt.n	800e7c6 <__swbuf_r+0x3a>
 800e7bc:	4621      	mov	r1, r4
 800e7be:	4628      	mov	r0, r5
 800e7c0:	f7ff fdae 	bl	800e320 <_fflush_r>
 800e7c4:	b9e0      	cbnz	r0, 800e800 <__swbuf_r+0x74>
 800e7c6:	68a3      	ldr	r3, [r4, #8]
 800e7c8:	3b01      	subs	r3, #1
 800e7ca:	60a3      	str	r3, [r4, #8]
 800e7cc:	6823      	ldr	r3, [r4, #0]
 800e7ce:	1c5a      	adds	r2, r3, #1
 800e7d0:	6022      	str	r2, [r4, #0]
 800e7d2:	701e      	strb	r6, [r3, #0]
 800e7d4:	6962      	ldr	r2, [r4, #20]
 800e7d6:	1c43      	adds	r3, r0, #1
 800e7d8:	429a      	cmp	r2, r3
 800e7da:	d004      	beq.n	800e7e6 <__swbuf_r+0x5a>
 800e7dc:	89a3      	ldrh	r3, [r4, #12]
 800e7de:	07db      	lsls	r3, r3, #31
 800e7e0:	d506      	bpl.n	800e7f0 <__swbuf_r+0x64>
 800e7e2:	2e0a      	cmp	r6, #10
 800e7e4:	d104      	bne.n	800e7f0 <__swbuf_r+0x64>
 800e7e6:	4621      	mov	r1, r4
 800e7e8:	4628      	mov	r0, r5
 800e7ea:	f7ff fd99 	bl	800e320 <_fflush_r>
 800e7ee:	b938      	cbnz	r0, 800e800 <__swbuf_r+0x74>
 800e7f0:	4638      	mov	r0, r7
 800e7f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7f4:	4621      	mov	r1, r4
 800e7f6:	4628      	mov	r0, r5
 800e7f8:	f000 f806 	bl	800e808 <__swsetup_r>
 800e7fc:	2800      	cmp	r0, #0
 800e7fe:	d0d5      	beq.n	800e7ac <__swbuf_r+0x20>
 800e800:	f04f 37ff 	mov.w	r7, #4294967295
 800e804:	e7f4      	b.n	800e7f0 <__swbuf_r+0x64>
	...

0800e808 <__swsetup_r>:
 800e808:	b538      	push	{r3, r4, r5, lr}
 800e80a:	4b2a      	ldr	r3, [pc, #168]	; (800e8b4 <__swsetup_r+0xac>)
 800e80c:	4605      	mov	r5, r0
 800e80e:	6818      	ldr	r0, [r3, #0]
 800e810:	460c      	mov	r4, r1
 800e812:	b118      	cbz	r0, 800e81c <__swsetup_r+0x14>
 800e814:	6a03      	ldr	r3, [r0, #32]
 800e816:	b90b      	cbnz	r3, 800e81c <__swsetup_r+0x14>
 800e818:	f7fe f838 	bl	800c88c <__sinit>
 800e81c:	89a3      	ldrh	r3, [r4, #12]
 800e81e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e822:	0718      	lsls	r0, r3, #28
 800e824:	d422      	bmi.n	800e86c <__swsetup_r+0x64>
 800e826:	06d9      	lsls	r1, r3, #27
 800e828:	d407      	bmi.n	800e83a <__swsetup_r+0x32>
 800e82a:	2309      	movs	r3, #9
 800e82c:	602b      	str	r3, [r5, #0]
 800e82e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e832:	81a3      	strh	r3, [r4, #12]
 800e834:	f04f 30ff 	mov.w	r0, #4294967295
 800e838:	e034      	b.n	800e8a4 <__swsetup_r+0x9c>
 800e83a:	0758      	lsls	r0, r3, #29
 800e83c:	d512      	bpl.n	800e864 <__swsetup_r+0x5c>
 800e83e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e840:	b141      	cbz	r1, 800e854 <__swsetup_r+0x4c>
 800e842:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e846:	4299      	cmp	r1, r3
 800e848:	d002      	beq.n	800e850 <__swsetup_r+0x48>
 800e84a:	4628      	mov	r0, r5
 800e84c:	f7fe ffc2 	bl	800d7d4 <_free_r>
 800e850:	2300      	movs	r3, #0
 800e852:	6363      	str	r3, [r4, #52]	; 0x34
 800e854:	89a3      	ldrh	r3, [r4, #12]
 800e856:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e85a:	81a3      	strh	r3, [r4, #12]
 800e85c:	2300      	movs	r3, #0
 800e85e:	6063      	str	r3, [r4, #4]
 800e860:	6923      	ldr	r3, [r4, #16]
 800e862:	6023      	str	r3, [r4, #0]
 800e864:	89a3      	ldrh	r3, [r4, #12]
 800e866:	f043 0308 	orr.w	r3, r3, #8
 800e86a:	81a3      	strh	r3, [r4, #12]
 800e86c:	6923      	ldr	r3, [r4, #16]
 800e86e:	b94b      	cbnz	r3, 800e884 <__swsetup_r+0x7c>
 800e870:	89a3      	ldrh	r3, [r4, #12]
 800e872:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e876:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e87a:	d003      	beq.n	800e884 <__swsetup_r+0x7c>
 800e87c:	4621      	mov	r1, r4
 800e87e:	4628      	mov	r0, r5
 800e880:	f000 f884 	bl	800e98c <__smakebuf_r>
 800e884:	89a0      	ldrh	r0, [r4, #12]
 800e886:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e88a:	f010 0301 	ands.w	r3, r0, #1
 800e88e:	d00a      	beq.n	800e8a6 <__swsetup_r+0x9e>
 800e890:	2300      	movs	r3, #0
 800e892:	60a3      	str	r3, [r4, #8]
 800e894:	6963      	ldr	r3, [r4, #20]
 800e896:	425b      	negs	r3, r3
 800e898:	61a3      	str	r3, [r4, #24]
 800e89a:	6923      	ldr	r3, [r4, #16]
 800e89c:	b943      	cbnz	r3, 800e8b0 <__swsetup_r+0xa8>
 800e89e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e8a2:	d1c4      	bne.n	800e82e <__swsetup_r+0x26>
 800e8a4:	bd38      	pop	{r3, r4, r5, pc}
 800e8a6:	0781      	lsls	r1, r0, #30
 800e8a8:	bf58      	it	pl
 800e8aa:	6963      	ldrpl	r3, [r4, #20]
 800e8ac:	60a3      	str	r3, [r4, #8]
 800e8ae:	e7f4      	b.n	800e89a <__swsetup_r+0x92>
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	e7f7      	b.n	800e8a4 <__swsetup_r+0x9c>
 800e8b4:	20000084 	.word	0x20000084

0800e8b8 <_raise_r>:
 800e8b8:	291f      	cmp	r1, #31
 800e8ba:	b538      	push	{r3, r4, r5, lr}
 800e8bc:	4604      	mov	r4, r0
 800e8be:	460d      	mov	r5, r1
 800e8c0:	d904      	bls.n	800e8cc <_raise_r+0x14>
 800e8c2:	2316      	movs	r3, #22
 800e8c4:	6003      	str	r3, [r0, #0]
 800e8c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ca:	bd38      	pop	{r3, r4, r5, pc}
 800e8cc:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e8ce:	b112      	cbz	r2, 800e8d6 <_raise_r+0x1e>
 800e8d0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8d4:	b94b      	cbnz	r3, 800e8ea <_raise_r+0x32>
 800e8d6:	4620      	mov	r0, r4
 800e8d8:	f000 f830 	bl	800e93c <_getpid_r>
 800e8dc:	462a      	mov	r2, r5
 800e8de:	4601      	mov	r1, r0
 800e8e0:	4620      	mov	r0, r4
 800e8e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e8e6:	f000 b817 	b.w	800e918 <_kill_r>
 800e8ea:	2b01      	cmp	r3, #1
 800e8ec:	d00a      	beq.n	800e904 <_raise_r+0x4c>
 800e8ee:	1c59      	adds	r1, r3, #1
 800e8f0:	d103      	bne.n	800e8fa <_raise_r+0x42>
 800e8f2:	2316      	movs	r3, #22
 800e8f4:	6003      	str	r3, [r0, #0]
 800e8f6:	2001      	movs	r0, #1
 800e8f8:	e7e7      	b.n	800e8ca <_raise_r+0x12>
 800e8fa:	2400      	movs	r4, #0
 800e8fc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e900:	4628      	mov	r0, r5
 800e902:	4798      	blx	r3
 800e904:	2000      	movs	r0, #0
 800e906:	e7e0      	b.n	800e8ca <_raise_r+0x12>

0800e908 <raise>:
 800e908:	4b02      	ldr	r3, [pc, #8]	; (800e914 <raise+0xc>)
 800e90a:	4601      	mov	r1, r0
 800e90c:	6818      	ldr	r0, [r3, #0]
 800e90e:	f7ff bfd3 	b.w	800e8b8 <_raise_r>
 800e912:	bf00      	nop
 800e914:	20000084 	.word	0x20000084

0800e918 <_kill_r>:
 800e918:	b538      	push	{r3, r4, r5, lr}
 800e91a:	4d07      	ldr	r5, [pc, #28]	; (800e938 <_kill_r+0x20>)
 800e91c:	2300      	movs	r3, #0
 800e91e:	4604      	mov	r4, r0
 800e920:	4608      	mov	r0, r1
 800e922:	4611      	mov	r1, r2
 800e924:	602b      	str	r3, [r5, #0]
 800e926:	f7f3 fa35 	bl	8001d94 <_kill>
 800e92a:	1c43      	adds	r3, r0, #1
 800e92c:	d102      	bne.n	800e934 <_kill_r+0x1c>
 800e92e:	682b      	ldr	r3, [r5, #0]
 800e930:	b103      	cbz	r3, 800e934 <_kill_r+0x1c>
 800e932:	6023      	str	r3, [r4, #0]
 800e934:	bd38      	pop	{r3, r4, r5, pc}
 800e936:	bf00      	nop
 800e938:	20000cf0 	.word	0x20000cf0

0800e93c <_getpid_r>:
 800e93c:	f7f3 ba22 	b.w	8001d84 <_getpid>

0800e940 <__swhatbuf_r>:
 800e940:	b570      	push	{r4, r5, r6, lr}
 800e942:	460c      	mov	r4, r1
 800e944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e948:	2900      	cmp	r1, #0
 800e94a:	b096      	sub	sp, #88	; 0x58
 800e94c:	4615      	mov	r5, r2
 800e94e:	461e      	mov	r6, r3
 800e950:	da0d      	bge.n	800e96e <__swhatbuf_r+0x2e>
 800e952:	89a3      	ldrh	r3, [r4, #12]
 800e954:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e958:	f04f 0100 	mov.w	r1, #0
 800e95c:	bf0c      	ite	eq
 800e95e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e962:	2340      	movne	r3, #64	; 0x40
 800e964:	2000      	movs	r0, #0
 800e966:	6031      	str	r1, [r6, #0]
 800e968:	602b      	str	r3, [r5, #0]
 800e96a:	b016      	add	sp, #88	; 0x58
 800e96c:	bd70      	pop	{r4, r5, r6, pc}
 800e96e:	466a      	mov	r2, sp
 800e970:	f000 f848 	bl	800ea04 <_fstat_r>
 800e974:	2800      	cmp	r0, #0
 800e976:	dbec      	blt.n	800e952 <__swhatbuf_r+0x12>
 800e978:	9901      	ldr	r1, [sp, #4]
 800e97a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e97e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e982:	4259      	negs	r1, r3
 800e984:	4159      	adcs	r1, r3
 800e986:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e98a:	e7eb      	b.n	800e964 <__swhatbuf_r+0x24>

0800e98c <__smakebuf_r>:
 800e98c:	898b      	ldrh	r3, [r1, #12]
 800e98e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e990:	079d      	lsls	r5, r3, #30
 800e992:	4606      	mov	r6, r0
 800e994:	460c      	mov	r4, r1
 800e996:	d507      	bpl.n	800e9a8 <__smakebuf_r+0x1c>
 800e998:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e99c:	6023      	str	r3, [r4, #0]
 800e99e:	6123      	str	r3, [r4, #16]
 800e9a0:	2301      	movs	r3, #1
 800e9a2:	6163      	str	r3, [r4, #20]
 800e9a4:	b002      	add	sp, #8
 800e9a6:	bd70      	pop	{r4, r5, r6, pc}
 800e9a8:	ab01      	add	r3, sp, #4
 800e9aa:	466a      	mov	r2, sp
 800e9ac:	f7ff ffc8 	bl	800e940 <__swhatbuf_r>
 800e9b0:	9900      	ldr	r1, [sp, #0]
 800e9b2:	4605      	mov	r5, r0
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	f7fd f9eb 	bl	800bd90 <_malloc_r>
 800e9ba:	b948      	cbnz	r0, 800e9d0 <__smakebuf_r+0x44>
 800e9bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9c0:	059a      	lsls	r2, r3, #22
 800e9c2:	d4ef      	bmi.n	800e9a4 <__smakebuf_r+0x18>
 800e9c4:	f023 0303 	bic.w	r3, r3, #3
 800e9c8:	f043 0302 	orr.w	r3, r3, #2
 800e9cc:	81a3      	strh	r3, [r4, #12]
 800e9ce:	e7e3      	b.n	800e998 <__smakebuf_r+0xc>
 800e9d0:	89a3      	ldrh	r3, [r4, #12]
 800e9d2:	6020      	str	r0, [r4, #0]
 800e9d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9d8:	81a3      	strh	r3, [r4, #12]
 800e9da:	9b00      	ldr	r3, [sp, #0]
 800e9dc:	6163      	str	r3, [r4, #20]
 800e9de:	9b01      	ldr	r3, [sp, #4]
 800e9e0:	6120      	str	r0, [r4, #16]
 800e9e2:	b15b      	cbz	r3, 800e9fc <__smakebuf_r+0x70>
 800e9e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9e8:	4630      	mov	r0, r6
 800e9ea:	f000 f81d 	bl	800ea28 <_isatty_r>
 800e9ee:	b128      	cbz	r0, 800e9fc <__smakebuf_r+0x70>
 800e9f0:	89a3      	ldrh	r3, [r4, #12]
 800e9f2:	f023 0303 	bic.w	r3, r3, #3
 800e9f6:	f043 0301 	orr.w	r3, r3, #1
 800e9fa:	81a3      	strh	r3, [r4, #12]
 800e9fc:	89a3      	ldrh	r3, [r4, #12]
 800e9fe:	431d      	orrs	r5, r3
 800ea00:	81a5      	strh	r5, [r4, #12]
 800ea02:	e7cf      	b.n	800e9a4 <__smakebuf_r+0x18>

0800ea04 <_fstat_r>:
 800ea04:	b538      	push	{r3, r4, r5, lr}
 800ea06:	4d07      	ldr	r5, [pc, #28]	; (800ea24 <_fstat_r+0x20>)
 800ea08:	2300      	movs	r3, #0
 800ea0a:	4604      	mov	r4, r0
 800ea0c:	4608      	mov	r0, r1
 800ea0e:	4611      	mov	r1, r2
 800ea10:	602b      	str	r3, [r5, #0]
 800ea12:	f7f3 fa1e 	bl	8001e52 <_fstat>
 800ea16:	1c43      	adds	r3, r0, #1
 800ea18:	d102      	bne.n	800ea20 <_fstat_r+0x1c>
 800ea1a:	682b      	ldr	r3, [r5, #0]
 800ea1c:	b103      	cbz	r3, 800ea20 <_fstat_r+0x1c>
 800ea1e:	6023      	str	r3, [r4, #0]
 800ea20:	bd38      	pop	{r3, r4, r5, pc}
 800ea22:	bf00      	nop
 800ea24:	20000cf0 	.word	0x20000cf0

0800ea28 <_isatty_r>:
 800ea28:	b538      	push	{r3, r4, r5, lr}
 800ea2a:	4d06      	ldr	r5, [pc, #24]	; (800ea44 <_isatty_r+0x1c>)
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	4604      	mov	r4, r0
 800ea30:	4608      	mov	r0, r1
 800ea32:	602b      	str	r3, [r5, #0]
 800ea34:	f7f3 fa1d 	bl	8001e72 <_isatty>
 800ea38:	1c43      	adds	r3, r0, #1
 800ea3a:	d102      	bne.n	800ea42 <_isatty_r+0x1a>
 800ea3c:	682b      	ldr	r3, [r5, #0]
 800ea3e:	b103      	cbz	r3, 800ea42 <_isatty_r+0x1a>
 800ea40:	6023      	str	r3, [r4, #0]
 800ea42:	bd38      	pop	{r3, r4, r5, pc}
 800ea44:	20000cf0 	.word	0x20000cf0

0800ea48 <_init>:
 800ea48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea4a:	bf00      	nop
 800ea4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea4e:	bc08      	pop	{r3}
 800ea50:	469e      	mov	lr, r3
 800ea52:	4770      	bx	lr

0800ea54 <_fini>:
 800ea54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea56:	bf00      	nop
 800ea58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ea5a:	bc08      	pop	{r3}
 800ea5c:	469e      	mov	lr, r3
 800ea5e:	4770      	bx	lr
