#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c93837dc40 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -11;
v0x55c9383be130_0 .var/i "errores", 31 0;
v0x55c9383be230_0 .var "t_A", 3 0;
v0x55c9383be2f0_0 .var "t_B", 3 0;
v0x55c9383be390_0 .var "t_Op", 1 0;
v0x55c9383be450_0 .net "t_R", 3 0, L_0x55c9383bfca0;  1 drivers
v0x55c9383be5b0_0 .net "t_c", 0 0, L_0x55c9383c1cd0;  1 drivers
v0x55c9383be650_0 .var "t_l", 0 0;
v0x55c9383be740_0 .net "t_s", 0 0, L_0x55c9383c3fb0;  1 drivers
v0x55c9383be7e0_0 .net "t_z", 0 0, L_0x55c9383c4370;  1 drivers
S_0x55c93837cb00 .scope task, "check" "check" 2 47, 2 47 0, S_0x55c93837dc40;
 .timescale -9 -11;
v0x55c938382c70_0 .var "flag_carry", 0 0;
v0x55c9383b13a0_0 .var "flag_sign", 0 0;
v0x55c9383b1460_0 .var "flag_zero", 0 0;
v0x55c9383b1500_0 .var "result", 4 0;
TD_alu_tb.check ;
    %load/vec4 v0x55c9383be650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55c9383be390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %vpi_call 2 59 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55c9383be390_0 {0 0 0};
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x55c9383be230_0;
    %load/vec4 v0x55c9383be2f0_0;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9383b1500_0, 4, 4;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x55c9383be230_0;
    %load/vec4 v0x55c9383be2f0_0;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9383b1500_0, 4, 4;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x55c9383be230_0;
    %load/vec4 v0x55c9383be2f0_0;
    %xor;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9383b1500_0, 4, 4;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x55c9383be230_0;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c9383b1500_0, 4, 4;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c938382c70_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55c9383b13a0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c9383be390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %vpi_call 2 71 "$display", "ERROR. Valor no esperado para t_Op: %b", v0x55c9383be390_0 {0 0 0};
    %jmp T_0.13;
T_0.8 ;
    %load/vec4 v0x55c9383be230_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x55c9383b1500_0, 0, 5;
    %jmp T_0.13;
T_0.9 ;
    %load/vec4 v0x55c9383be2f0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %store/vec4 v0x55c9383b1500_0, 0, 5;
    %jmp T_0.13;
T_0.10 ;
    %load/vec4 v0x55c9383be230_0;
    %pad/u 5;
    %load/vec4 v0x55c9383be2f0_0;
    %pad/u 5;
    %add;
    %store/vec4 v0x55c9383b1500_0, 0, 5;
    %jmp T_0.13;
T_0.11 ;
    %load/vec4 v0x55c9383be230_0;
    %pad/u 5;
    %load/vec4 v0x55c9383be2f0_0;
    %pad/u 5;
    %pushi/vec4 15, 0, 5;
    %xor;
    %addi 1, 0, 5;
    %add;
    %store/vec4 v0x55c9383b1500_0, 0, 5;
    %jmp T_0.13;
T_0.13 ;
    %pop/vec4 1;
    %load/vec4 v0x55c9383b1500_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x55c938382c70_0, 0, 1;
    %load/vec4 v0x55c9383b1500_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0x55c9383b13a0_0, 0, 1;
    %load/vec4 v0x55c9383b13a0_0;
    %load/vec4 v0x55c9383be740_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x55c938382c70_0;
    %load/vec4 v0x55c9383be5b0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.14, 6;
    %load/vec4 v0x55c9383be130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9383be130_0, 0, 32;
    %vpi_call 2 78 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x55c9383be650_0, v0x55c9383be390_0, v0x55c9383be230_0, v0x55c9383be2f0_0 {0 0 0};
    %load/vec4 v0x55c9383b13a0_0;
    %load/vec4 v0x55c9383be740_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 80 "$display", "ERROR. Flag de signo esperado %b, obtenido %b", v0x55c9383b13a0_0, v0x55c9383be740_0 {0 0 0};
T_0.16 ;
    %load/vec4 v0x55c938382c70_0;
    %load/vec4 v0x55c9383be5b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %vpi_call 2 82 "$display", "\011Flag de acarreo esperado %b, obtenido %b", v0x55c938382c70_0, v0x55c9383be5b0_0 {0 0 0};
T_0.18 ;
T_0.14 ;
T_0.1 ;
    %load/vec4 v0x55c9383b1500_0;
    %parti/s 4, 0, 2;
    %nor/r;
    %store/vec4 v0x55c9383b1460_0, 0, 1;
    %load/vec4 v0x55c9383b1500_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55c9383be450_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x55c9383b1460_0;
    %load/vec4 v0x55c9383be7e0_0;
    %cmp/ne;
    %flag_or 6, 8;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v0x55c9383be130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c9383be130_0, 0, 32;
    %vpi_call 2 90 "$display", "ERROR con operacion L=%b, OP=%b A=%b B=%b", v0x55c9383be650_0, v0x55c9383be390_0, v0x55c9383be230_0, v0x55c9383be2f0_0 {0 0 0};
    %load/vec4 v0x55c9383b1500_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55c9383be450_0;
    %cmp/ne;
    %jmp/0xz  T_0.22, 6;
    %vpi_call 2 92 "$display", "\011Resultado esperado %b, obtenido %b", &PV<v0x55c9383b1500_0, 0, 4>, v0x55c9383be450_0 {0 0 0};
T_0.22 ;
    %load/vec4 v0x55c9383b1460_0;
    %load/vec4 v0x55c9383be7e0_0;
    %cmp/ne;
    %jmp/0xz  T_0.24, 6;
    %vpi_call 2 94 "$display", "\011Flag de cero esperado %b, obtenido %b", v0x55c9383b1460_0, v0x55c9383be7e0_0 {0 0 0};
T_0.24 ;
T_0.20 ;
    %end;
S_0x55c9383b15e0 .scope module, "mat" "alu" 2 12, 3 3 0, S_0x55c93837dc40;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "R"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "carry"
    .port_info 3 /OUTPUT 1 "sign"
    .port_info 4 /INPUT 4 "A"
    .port_info 5 /INPUT 4 "B"
    .port_info 6 /INPUT 2 "ALUOp"
    .port_info 7 /INPUT 1 "l"
L_0x55c9383be920 .functor OR 1, L_0x55c9383be880, v0x55c9383be650_0, C4<0>, C4<0>;
L_0x55c9383bea80 .functor OR 1, v0x55c9383be650_0, L_0x55c9383be9e0, C4<0>, C4<0>;
L_0x55c9383bec20 .functor OR 1, L_0x55c9383bea80, L_0x55c9383beb80, C4<0>, C4<0>;
L_0x55c9383bed80 .functor NOT 1, v0x55c9383be650_0, C4<0>, C4<0>, C4<0>;
L_0x55c9383beef0 .functor NOT 1, L_0x55c9383bee20, C4<0>, C4<0>, C4<0>;
L_0x55c9383befb0 .functor AND 1, L_0x55c9383bed80, L_0x55c9383beef0, C4<1>, C4<1>;
L_0x55c9383bf100 .functor NOT 1, v0x55c9383be650_0, C4<0>, C4<0>, C4<0>;
L_0x55c9383bf210 .functor AND 1, L_0x55c9383bf100, L_0x55c9383bf170, C4<1>, C4<1>;
L_0x55c9383bf370 .functor OR 1, L_0x55c9383befb0, L_0x55c9383bf210, C4<0>, C4<0>;
L_0x55c9383bf7c0 .functor NOT 1, L_0x55c9383bf4d0, C4<0>, C4<0>, C4<0>;
L_0x55c9383bf980 .functor OR 1, L_0x55c9383bf7c0, L_0x55c9383bf8e0, C4<0>, C4<0>;
v0x55c9383bbfd0_0 .net "A", 3 0, v0x55c9383be230_0;  1 drivers
v0x55c9383bc100_0 .net "ALUOp", 1 0, v0x55c9383be390_0;  1 drivers
v0x55c9383bc1c0_0 .net "B", 3 0, v0x55c9383be2f0_0;  1 drivers
v0x55c9383bc260_0 .net "Cin0", 0 0, L_0x55c9383bf980;  1 drivers
v0x55c9383bc350_0 .net "R", 3 0, L_0x55c9383bfca0;  alias, 1 drivers
v0x55c9383bc440_0 .net *"_s1", 0 0, L_0x55c9383be880;  1 drivers
v0x55c9383bc500_0 .net *"_s12", 0 0, L_0x55c9383bed80;  1 drivers
v0x55c9383bc5e0_0 .net *"_s15", 0 0, L_0x55c9383bee20;  1 drivers
v0x55c9383bc6c0_0 .net *"_s16", 0 0, L_0x55c9383beef0;  1 drivers
v0x55c9383bc7a0_0 .net *"_s18", 0 0, L_0x55c9383befb0;  1 drivers
v0x55c9383bc880_0 .net *"_s20", 0 0, L_0x55c9383bf100;  1 drivers
v0x55c9383bc960_0 .net *"_s23", 0 0, L_0x55c9383bf170;  1 drivers
v0x55c9383bca40_0 .net *"_s24", 0 0, L_0x55c9383bf210;  1 drivers
v0x55c9383bcb20_0 .net *"_s29", 0 0, L_0x55c9383bf4d0;  1 drivers
v0x55c9383bcc00_0 .net *"_s30", 0 0, L_0x55c9383bf7c0;  1 drivers
v0x55c9383bcce0_0 .net *"_s33", 0 0, L_0x55c9383bf8e0;  1 drivers
L_0x7fbcfbf8c3c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c9383bcdc0_0 .net/2u *"_s40", 3 0, L_0x7fbcfbf8c3c0;  1 drivers
v0x55c9383bcea0_0 .net *"_s42", 0 0, L_0x55c9383c4130;  1 drivers
L_0x7fbcfbf8c408 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55c9383bcf60_0 .net/2s *"_s44", 1 0, L_0x7fbcfbf8c408;  1 drivers
L_0x7fbcfbf8c450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c9383bd040_0 .net/2s *"_s46", 1 0, L_0x7fbcfbf8c450;  1 drivers
v0x55c9383bd120_0 .net *"_s48", 1 0, L_0x55c9383c41d0;  1 drivers
v0x55c9383bd200_0 .net *"_s5", 0 0, L_0x55c9383be9e0;  1 drivers
v0x55c9383bd2e0_0 .net *"_s6", 0 0, L_0x55c9383bea80;  1 drivers
v0x55c9383bd3c0_0 .net *"_s9", 0 0, L_0x55c9383beb80;  1 drivers
v0x55c9383bd4a0_0 .net "carry", 0 0, L_0x55c9383c1cd0;  alias, 1 drivers
v0x55c9383bd540_0 .net "cpl", 0 0, L_0x55c9383bf370;  1 drivers
v0x55c9383bd5e0_0 .net "l", 0 0, v0x55c9383be650_0;  1 drivers
v0x55c9383bd680_0 .net "op1_A", 0 0, L_0x55c9383be920;  1 drivers
v0x55c9383bd750_0 .net "op2_B", 0 0, L_0x55c9383bec20;  1 drivers
v0x55c9383bd820_0 .net "salida_Op1", 3 0, L_0x55c9383bfa40;  1 drivers
v0x55c9383bd8c0_0 .net "salida_Op2", 3 0, L_0x55c9383bfe40;  1 drivers
v0x55c9383bd960_0 .net "salida_mux", 3 0, L_0x55c9383bfc00;  1 drivers
v0x55c9383bda50_0 .net "salida_sum4", 3 0, L_0x55c9383c2470;  1 drivers
v0x55c9383bdd50_0 .net "salida_ul4", 3 0, L_0x55c9383c3bc0;  1 drivers
v0x55c9383bde60_0 .net "sign", 0 0, L_0x55c9383c3fb0;  alias, 1 drivers
v0x55c9383bdf20_0 .net "zero", 0 0, L_0x55c9383c4370;  alias, 1 drivers
L_0x55c9383be880 .part v0x55c9383be390_0, 1, 1;
L_0x55c9383be9e0 .part v0x55c9383be390_0, 1, 1;
L_0x55c9383beb80 .part v0x55c9383be390_0, 0, 1;
L_0x55c9383bee20 .part v0x55c9383be390_0, 1, 1;
L_0x55c9383bf170 .part v0x55c9383be390_0, 0, 1;
L_0x55c9383bf4d0 .part v0x55c9383be390_0, 1, 1;
L_0x55c9383bf8e0 .part v0x55c9383be390_0, 0, 1;
L_0x55c9383c3fb0 .part L_0x55c9383bfca0, 3, 1;
L_0x55c9383c4130 .cmp/eq 4, L_0x55c9383bfca0, L_0x7fbcfbf8c3c0;
L_0x55c9383c41d0 .functor MUXZ 2, L_0x7fbcfbf8c450, L_0x7fbcfbf8c408, L_0x55c9383c4130, C4<>;
L_0x55c9383c4370 .part L_0x55c9383c41d0, 0, 1;
S_0x55c9383b18f0 .scope module, "complementador" "compl1" 3 22, 4 8 0, S_0x55c9383b15e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "Inp"
    .port_info 2 /INPUT 1 "cpl"
L_0x55c9383bfd40 .functor NOT 4, L_0x55c9383bfc00, C4<0000>, C4<0000>, C4<0000>;
v0x55c9383b1b30_0 .net "Inp", 3 0, L_0x55c9383bfc00;  alias, 1 drivers
v0x55c9383b1c30_0 .net "Out", 3 0, L_0x55c9383bfe40;  alias, 1 drivers
v0x55c9383b1d10_0 .net *"_s0", 3 0, L_0x55c9383bfd40;  1 drivers
v0x55c9383b1dd0_0 .net "cpl", 0 0, L_0x55c9383bf370;  alias, 1 drivers
L_0x55c9383bfe40 .functor MUXZ 4, L_0x55c9383bfc00, L_0x55c9383bfd40, L_0x55c9383bf370, C4<>;
S_0x55c9383b1f10 .scope module, "muxA" "mux2_4" 3 19, 5 2 0, S_0x55c9383b15e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
L_0x7fbcfbf8c018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c9383b20e0_0 .net "A", 3 0, L_0x7fbcfbf8c018;  1 drivers
v0x55c9383b21c0_0 .net "B", 3 0, v0x55c9383be230_0;  alias, 1 drivers
v0x55c9383b22a0_0 .net "Out", 3 0, L_0x55c9383bfa40;  alias, 1 drivers
v0x55c9383b2360_0 .net "s", 0 0, L_0x55c9383be920;  alias, 1 drivers
L_0x55c9383bfa40 .functor MUXZ 4, L_0x7fbcfbf8c018, v0x55c9383be230_0, L_0x55c9383be920, C4<>;
S_0x55c9383b24a0 .scope module, "muxB" "mux2_4" 3 20, 5 2 0, S_0x55c9383b15e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55c9383b26a0_0 .net "A", 3 0, v0x55c9383be230_0;  alias, 1 drivers
v0x55c9383b2790_0 .net "B", 3 0, v0x55c9383be2f0_0;  alias, 1 drivers
v0x55c9383b2850_0 .net "Out", 3 0, L_0x55c9383bfc00;  alias, 1 drivers
v0x55c9383b2950_0 .net "s", 0 0, L_0x55c9383bec20;  alias, 1 drivers
L_0x55c9383bfc00 .functor MUXZ 4, v0x55c9383be230_0, v0x55c9383be2f0_0, L_0x55c9383bec20, C4<>;
S_0x55c9383b2aa0 .scope module, "muxC" "mux2_4" 3 21, 5 2 0, S_0x55c9383b15e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 1 "s"
v0x55c9383b2ce0_0 .net "A", 3 0, L_0x55c9383c2470;  alias, 1 drivers
v0x55c9383b2de0_0 .net "B", 3 0, L_0x55c9383c3bc0;  alias, 1 drivers
v0x55c9383b2ec0_0 .net "Out", 3 0, L_0x55c9383bfca0;  alias, 1 drivers
v0x55c9383b2fb0_0 .net "s", 0 0, v0x55c9383be650_0;  alias, 1 drivers
L_0x55c9383bfca0 .functor MUXZ 4, L_0x55c9383c2470, L_0x55c9383c3bc0, v0x55c9383be650_0, C4<>;
S_0x55c9383b3120 .scope module, "sumador" "sum4" 3 23, 6 5 0, S_0x55c9383b15e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "S"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "c_in"
v0x55c9383b6bb0_0 .net "A", 3 0, L_0x55c9383bfa40;  alias, 1 drivers
v0x55c9383b6c90_0 .net "B", 3 0, L_0x55c9383bfe40;  alias, 1 drivers
v0x55c9383b6d60_0 .net "C1", 0 0, L_0x55c9383bffb0;  1 drivers
v0x55c9383b6e30_0 .net "C2", 0 0, L_0x55c9383c08f0;  1 drivers
v0x55c9383b6f20_0 .net "C3", 0 0, L_0x55c9383c12e0;  1 drivers
v0x55c9383b7060_0 .net "S", 3 0, L_0x55c9383c2470;  alias, 1 drivers
v0x55c9383b7100_0 .net "c_in", 0 0, L_0x55c9383bf980;  alias, 1 drivers
v0x55c9383b71a0_0 .net "c_out", 0 0, L_0x55c9383c1cd0;  alias, 1 drivers
L_0x55c9383c0710 .part L_0x55c9383bfa40, 0, 1;
L_0x55c9383c0800 .part L_0x55c9383bfe40, 0, 1;
L_0x55c9383c10d0 .part L_0x55c9383bfa40, 1, 1;
L_0x55c9383c11c0 .part L_0x55c9383bfe40, 1, 1;
L_0x55c9383c1ab0 .part L_0x55c9383bfa40, 2, 1;
L_0x55c9383c1ba0 .part L_0x55c9383bfe40, 2, 1;
L_0x55c9383c2470 .concat8 [ 1 1 1 1], L_0x55c9383c0050, L_0x55c9383c0990, L_0x55c9383c1380, L_0x55c9383c1e00;
L_0x55c9383c2690 .part L_0x55c9383bfa40, 3, 1;
L_0x55c9383c27d0 .part L_0x55c9383bfe40, 3, 1;
S_0x55c9383b3340 .scope module, "fa0" "fa" 6 10, 7 6 0, S_0x55c9383b3120;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbcfbf8c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b3530_0 .net *"_s10", 0 0, L_0x7fbcfbf8c0a8;  1 drivers
v0x55c9383b3630_0 .net *"_s11", 1 0, L_0x55c9383c02b0;  1 drivers
v0x55c9383b3710_0 .net *"_s13", 1 0, L_0x55c9383c0460;  1 drivers
L_0x7fbcfbf8c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b3800_0 .net *"_s16", 0 0, L_0x7fbcfbf8c0f0;  1 drivers
v0x55c9383b38e0_0 .net *"_s17", 1 0, L_0x55c9383c05d0;  1 drivers
v0x55c9383b3a10_0 .net *"_s3", 1 0, L_0x55c9383c00f0;  1 drivers
L_0x7fbcfbf8c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b3af0_0 .net *"_s6", 0 0, L_0x7fbcfbf8c060;  1 drivers
v0x55c9383b3bd0_0 .net *"_s7", 1 0, L_0x55c9383c0190;  1 drivers
v0x55c9383b3cb0_0 .net "a", 0 0, L_0x55c9383c0710;  1 drivers
v0x55c9383b3d70_0 .net "b", 0 0, L_0x55c9383c0800;  1 drivers
v0x55c9383b3e30_0 .net "c_in", 0 0, L_0x55c9383bf980;  alias, 1 drivers
v0x55c9383b3ef0_0 .net "c_out", 0 0, L_0x55c9383bffb0;  alias, 1 drivers
v0x55c9383b3fb0_0 .net "sum", 0 0, L_0x55c9383c0050;  1 drivers
L_0x55c9383bffb0 .part L_0x55c9383c05d0, 1, 1;
L_0x55c9383c0050 .part L_0x55c9383c05d0, 0, 1;
L_0x55c9383c00f0 .concat [ 1 1 0 0], L_0x55c9383c0710, L_0x7fbcfbf8c060;
L_0x55c9383c0190 .concat [ 1 1 0 0], L_0x55c9383c0800, L_0x7fbcfbf8c0a8;
L_0x55c9383c02b0 .arith/sum 2, L_0x55c9383c00f0, L_0x55c9383c0190;
L_0x55c9383c0460 .concat [ 1 1 0 0], L_0x55c9383bf980, L_0x7fbcfbf8c0f0;
L_0x55c9383c05d0 .arith/sum 2, L_0x55c9383c02b0, L_0x55c9383c0460;
S_0x55c9383b4110 .scope module, "fa1" "fa" 6 11, 7 6 0, S_0x55c9383b3120;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbcfbf8c180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b4330_0 .net *"_s10", 0 0, L_0x7fbcfbf8c180;  1 drivers
v0x55c9383b4410_0 .net *"_s11", 1 0, L_0x55c9383c0ce0;  1 drivers
v0x55c9383b44f0_0 .net *"_s13", 1 0, L_0x55c9383c0e20;  1 drivers
L_0x7fbcfbf8c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b45e0_0 .net *"_s16", 0 0, L_0x7fbcfbf8c1c8;  1 drivers
v0x55c9383b46c0_0 .net *"_s17", 1 0, L_0x55c9383c0f90;  1 drivers
v0x55c9383b47f0_0 .net *"_s3", 1 0, L_0x55c9383c0a80;  1 drivers
L_0x7fbcfbf8c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b48d0_0 .net *"_s6", 0 0, L_0x7fbcfbf8c138;  1 drivers
v0x55c9383b49b0_0 .net *"_s7", 1 0, L_0x55c9383c0bc0;  1 drivers
v0x55c9383b4a90_0 .net "a", 0 0, L_0x55c9383c10d0;  1 drivers
v0x55c9383b4b50_0 .net "b", 0 0, L_0x55c9383c11c0;  1 drivers
v0x55c9383b4c10_0 .net "c_in", 0 0, L_0x55c9383bffb0;  alias, 1 drivers
v0x55c9383b4cb0_0 .net "c_out", 0 0, L_0x55c9383c08f0;  alias, 1 drivers
v0x55c9383b4d50_0 .net "sum", 0 0, L_0x55c9383c0990;  1 drivers
L_0x55c9383c08f0 .part L_0x55c9383c0f90, 1, 1;
L_0x55c9383c0990 .part L_0x55c9383c0f90, 0, 1;
L_0x55c9383c0a80 .concat [ 1 1 0 0], L_0x55c9383c10d0, L_0x7fbcfbf8c138;
L_0x55c9383c0bc0 .concat [ 1 1 0 0], L_0x55c9383c11c0, L_0x7fbcfbf8c180;
L_0x55c9383c0ce0 .arith/sum 2, L_0x55c9383c0a80, L_0x55c9383c0bc0;
L_0x55c9383c0e20 .concat [ 1 1 0 0], L_0x55c9383bffb0, L_0x7fbcfbf8c1c8;
L_0x55c9383c0f90 .arith/sum 2, L_0x55c9383c0ce0, L_0x55c9383c0e20;
S_0x55c9383b4ee0 .scope module, "fa2" "fa" 6 12, 7 6 0, S_0x55c9383b3120;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbcfbf8c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b5110_0 .net *"_s10", 0 0, L_0x7fbcfbf8c258;  1 drivers
v0x55c9383b51f0_0 .net *"_s11", 1 0, L_0x55c9383c1710;  1 drivers
v0x55c9383b52d0_0 .net *"_s13", 1 0, L_0x55c9383c1800;  1 drivers
L_0x7fbcfbf8c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b53c0_0 .net *"_s16", 0 0, L_0x7fbcfbf8c2a0;  1 drivers
v0x55c9383b54a0_0 .net *"_s17", 1 0, L_0x55c9383c1970;  1 drivers
v0x55c9383b55d0_0 .net *"_s3", 1 0, L_0x55c9383c1470;  1 drivers
L_0x7fbcfbf8c210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b56b0_0 .net *"_s6", 0 0, L_0x7fbcfbf8c210;  1 drivers
v0x55c9383b5790_0 .net *"_s7", 1 0, L_0x55c9383c1560;  1 drivers
v0x55c9383b5870_0 .net "a", 0 0, L_0x55c9383c1ab0;  1 drivers
v0x55c9383b59c0_0 .net "b", 0 0, L_0x55c9383c1ba0;  1 drivers
v0x55c9383b5a80_0 .net "c_in", 0 0, L_0x55c9383c08f0;  alias, 1 drivers
v0x55c9383b5b20_0 .net "c_out", 0 0, L_0x55c9383c12e0;  alias, 1 drivers
v0x55c9383b5bc0_0 .net "sum", 0 0, L_0x55c9383c1380;  1 drivers
L_0x55c9383c12e0 .part L_0x55c9383c1970, 1, 1;
L_0x55c9383c1380 .part L_0x55c9383c1970, 0, 1;
L_0x55c9383c1470 .concat [ 1 1 0 0], L_0x55c9383c1ab0, L_0x7fbcfbf8c210;
L_0x55c9383c1560 .concat [ 1 1 0 0], L_0x55c9383c1ba0, L_0x7fbcfbf8c258;
L_0x55c9383c1710 .arith/sum 2, L_0x55c9383c1470, L_0x55c9383c1560;
L_0x55c9383c1800 .concat [ 1 1 0 0], L_0x55c9383c08f0, L_0x7fbcfbf8c2a0;
L_0x55c9383c1970 .arith/sum 2, L_0x55c9383c1710, L_0x55c9383c1800;
S_0x55c9383b5d50 .scope module, "fa3" "fa" 6 13, 7 6 0, S_0x55c9383b3120;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "c_out"
    .port_info 1 /OUTPUT 1 "sum"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fbcfbf8c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b5f50_0 .net *"_s10", 0 0, L_0x7fbcfbf8c330;  1 drivers
v0x55c9383b6050_0 .net *"_s11", 1 0, L_0x55c9383c2080;  1 drivers
v0x55c9383b6130_0 .net *"_s13", 1 0, L_0x55c9383c21c0;  1 drivers
L_0x7fbcfbf8c378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b6220_0 .net *"_s16", 0 0, L_0x7fbcfbf8c378;  1 drivers
v0x55c9383b6300_0 .net *"_s17", 1 0, L_0x55c9383c2330;  1 drivers
v0x55c9383b6430_0 .net *"_s3", 1 0, L_0x55c9383c1ea0;  1 drivers
L_0x7fbcfbf8c2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c9383b6510_0 .net *"_s6", 0 0, L_0x7fbcfbf8c2e8;  1 drivers
v0x55c9383b65f0_0 .net *"_s7", 1 0, L_0x55c9383c1f90;  1 drivers
v0x55c9383b66d0_0 .net "a", 0 0, L_0x55c9383c2690;  1 drivers
v0x55c9383b6820_0 .net "b", 0 0, L_0x55c9383c27d0;  1 drivers
v0x55c9383b68e0_0 .net "c_in", 0 0, L_0x55c9383c12e0;  alias, 1 drivers
v0x55c9383b6980_0 .net "c_out", 0 0, L_0x55c9383c1cd0;  alias, 1 drivers
v0x55c9383b6a20_0 .net "sum", 0 0, L_0x55c9383c1e00;  1 drivers
L_0x55c9383c1cd0 .part L_0x55c9383c2330, 1, 1;
L_0x55c9383c1e00 .part L_0x55c9383c2330, 0, 1;
L_0x55c9383c1ea0 .concat [ 1 1 0 0], L_0x55c9383c2690, L_0x7fbcfbf8c2e8;
L_0x55c9383c1f90 .concat [ 1 1 0 0], L_0x55c9383c27d0, L_0x7fbcfbf8c330;
L_0x55c9383c2080 .arith/sum 2, L_0x55c9383c1ea0, L_0x55c9383c1f90;
L_0x55c9383c21c0 .concat [ 1 1 0 0], L_0x55c9383c12e0, L_0x7fbcfbf8c378;
L_0x55c9383c2330 .arith/sum 2, L_0x55c9383c2080, L_0x55c9383c21c0;
S_0x55c9383b7260 .scope module, "unidad_logica" "ul4" 3 24, 8 12 0, S_0x55c9383b15e0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "Out"
    .port_info 1 /INPUT 4 "A"
    .port_info 2 /INPUT 4 "B"
    .port_info 3 /INPUT 2 "S"
v0x55c9383bbbf0_0 .net "A", 3 0, L_0x55c9383bfa40;  alias, 1 drivers
v0x55c9383bbd00_0 .net "B", 3 0, L_0x55c9383bfe40;  alias, 1 drivers
v0x55c9383bbe10_0 .net "Out", 3 0, L_0x55c9383c3bc0;  alias, 1 drivers
v0x55c9383bbeb0_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
L_0x55c9383c2bf0 .part L_0x55c9383bfa40, 0, 1;
L_0x55c9383c2c90 .part L_0x55c9383bfe40, 0, 1;
L_0x55c9383c30c0 .part L_0x55c9383bfa40, 1, 1;
L_0x55c9383c3160 .part L_0x55c9383bfe40, 1, 1;
L_0x55c9383c3620 .part L_0x55c9383bfa40, 2, 1;
L_0x55c9383c36c0 .part L_0x55c9383bfe40, 2, 1;
L_0x55c9383c3bc0 .concat8 [ 1 1 1 1], v0x55c9383b7e70_0, v0x55c9383b9000_0, v0x55c9383ba1b0_0, v0x55c9383bb390_0;
L_0x55c9383c3d90 .part L_0x55c9383bfa40, 3, 1;
L_0x55c9383c3e80 .part L_0x55c9383bfe40, 3, 1;
S_0x55c9383b74a0 .scope module, "cl0" "cl" 8 14, 9 8 0, S_0x55c9383b7260;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55c9383c0350 .functor AND 1, L_0x55c9383c2bf0, L_0x55c9383c2c90, C4<1>, C4<1>;
L_0x55c9383c2910 .functor OR 1, L_0x55c9383c2bf0, L_0x55c9383c2c90, C4<0>, C4<0>;
L_0x55c9383c2a70 .functor XOR 1, L_0x55c9383c2bf0, L_0x55c9383c2c90, C4<0>, C4<0>;
L_0x55c9383c2b30 .functor NOT 1, L_0x55c9383c2bf0, C4<0>, C4<0>, C4<0>;
v0x55c9383b7ff0_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383b80d0_0 .net "a", 0 0, L_0x55c9383c2bf0;  1 drivers
v0x55c9383b8170_0 .net "b", 0 0, L_0x55c9383c2c90;  1 drivers
v0x55c9383b8240_0 .net "out", 0 0, v0x55c9383b7e70_0;  1 drivers
v0x55c9383b8310_0 .net "salida_puerta_and", 0 0, L_0x55c9383c0350;  1 drivers
v0x55c9383b8400_0 .net "salida_puerta_not", 0 0, L_0x55c9383c2b30;  1 drivers
v0x55c9383b84d0_0 .net "salida_puerta_or", 0 0, L_0x55c9383c2910;  1 drivers
v0x55c9383b85a0_0 .net "salida_puerta_xor", 0 0, L_0x55c9383c2a70;  1 drivers
S_0x55c9383b7730 .scope module, "mux" "mux4a1" 9 19, 10 2 0, S_0x55c9383b74a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55c9383b7a10_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383b7b10_0 .net "a", 0 0, L_0x55c9383c0350;  alias, 1 drivers
v0x55c9383b7bd0_0 .net "b", 0 0, L_0x55c9383c2910;  alias, 1 drivers
v0x55c9383b7ca0_0 .net "c", 0 0, L_0x55c9383c2a70;  alias, 1 drivers
v0x55c9383b7d60_0 .net "d", 0 0, L_0x55c9383c2b30;  alias, 1 drivers
v0x55c9383b7e70_0 .var "out", 0 0;
E_0x55c938362a70/0 .event edge, v0x55c9383b7a10_0, v0x55c9383b7d60_0, v0x55c9383b7ca0_0, v0x55c9383b7bd0_0;
E_0x55c938362a70/1 .event edge, v0x55c9383b7b10_0;
E_0x55c938362a70 .event/or E_0x55c938362a70/0, E_0x55c938362a70/1;
S_0x55c9383b86a0 .scope module, "cl1" "cl" 8 15, 9 8 0, S_0x55c9383b7260;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55c9383c2d30 .functor AND 1, L_0x55c9383c30c0, L_0x55c9383c3160, C4<1>, C4<1>;
L_0x55c9383c2da0 .functor OR 1, L_0x55c9383c30c0, L_0x55c9383c3160, C4<0>, C4<0>;
L_0x55c9383c2eb0 .functor XOR 1, L_0x55c9383c30c0, L_0x55c9383c3160, C4<0>, C4<0>;
L_0x55c9383c2f70 .functor NOT 1, L_0x55c9383c30c0, C4<0>, C4<0>, C4<0>;
v0x55c9383b9180_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383b9260_0 .net "a", 0 0, L_0x55c9383c30c0;  1 drivers
v0x55c9383b9320_0 .net "b", 0 0, L_0x55c9383c3160;  1 drivers
v0x55c9383b93c0_0 .net "out", 0 0, v0x55c9383b9000_0;  1 drivers
v0x55c9383b9490_0 .net "salida_puerta_and", 0 0, L_0x55c9383c2d30;  1 drivers
v0x55c9383b9580_0 .net "salida_puerta_not", 0 0, L_0x55c9383c2f70;  1 drivers
v0x55c9383b9650_0 .net "salida_puerta_or", 0 0, L_0x55c9383c2da0;  1 drivers
v0x55c9383b9720_0 .net "salida_puerta_xor", 0 0, L_0x55c9383c2eb0;  1 drivers
S_0x55c9383b88e0 .scope module, "mux" "mux4a1" 9 19, 10 2 0, S_0x55c9383b86a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55c9383b8ba0_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383b8cd0_0 .net "a", 0 0, L_0x55c9383c2d30;  alias, 1 drivers
v0x55c9383b8d90_0 .net "b", 0 0, L_0x55c9383c2da0;  alias, 1 drivers
v0x55c9383b8e30_0 .net "c", 0 0, L_0x55c9383c2eb0;  alias, 1 drivers
v0x55c9383b8ef0_0 .net "d", 0 0, L_0x55c9383c2f70;  alias, 1 drivers
v0x55c9383b9000_0 .var "out", 0 0;
E_0x55c93835f860/0 .event edge, v0x55c9383b7a10_0, v0x55c9383b8ef0_0, v0x55c9383b8e30_0, v0x55c9383b8d90_0;
E_0x55c93835f860/1 .event edge, v0x55c9383b8cd0_0;
E_0x55c93835f860 .event/or E_0x55c93835f860/0, E_0x55c93835f860/1;
S_0x55c9383b9820 .scope module, "cl2" "cl" 8 16, 9 8 0, S_0x55c9383b7260;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55c9383c3290 .functor AND 1, L_0x55c9383c3620, L_0x55c9383c36c0, C4<1>, C4<1>;
L_0x55c9383c3300 .functor OR 1, L_0x55c9383c3620, L_0x55c9383c36c0, C4<0>, C4<0>;
L_0x55c9383c3410 .functor XOR 1, L_0x55c9383c3620, L_0x55c9383c36c0, C4<0>, C4<0>;
L_0x55c9383c34d0 .functor NOT 1, L_0x55c9383c3620, C4<0>, C4<0>, C4<0>;
v0x55c9383ba370_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383ba450_0 .net "a", 0 0, L_0x55c9383c3620;  1 drivers
v0x55c9383ba510_0 .net "b", 0 0, L_0x55c9383c36c0;  1 drivers
v0x55c9383ba5b0_0 .net "out", 0 0, v0x55c9383ba1b0_0;  1 drivers
v0x55c9383ba680_0 .net "salida_puerta_and", 0 0, L_0x55c9383c3290;  1 drivers
v0x55c9383ba770_0 .net "salida_puerta_not", 0 0, L_0x55c9383c34d0;  1 drivers
v0x55c9383ba840_0 .net "salida_puerta_or", 0 0, L_0x55c9383c3300;  1 drivers
v0x55c9383ba910_0 .net "salida_puerta_xor", 0 0, L_0x55c9383c3410;  1 drivers
S_0x55c9383b9a90 .scope module, "mux" "mux4a1" 9 19, 10 2 0, S_0x55c9383b9820;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55c9383b9d30_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383b9ea0_0 .net "a", 0 0, L_0x55c9383c3290;  alias, 1 drivers
v0x55c9383b9f60_0 .net "b", 0 0, L_0x55c9383c3300;  alias, 1 drivers
v0x55c9383ba030_0 .net "c", 0 0, L_0x55c9383c3410;  alias, 1 drivers
v0x55c9383ba0f0_0 .net "d", 0 0, L_0x55c9383c34d0;  alias, 1 drivers
v0x55c9383ba1b0_0 .var "out", 0 0;
E_0x55c938397050/0 .event edge, v0x55c9383b7a10_0, v0x55c9383ba0f0_0, v0x55c9383ba030_0, v0x55c9383b9f60_0;
E_0x55c938397050/1 .event edge, v0x55c9383b9ea0_0;
E_0x55c938397050 .event/or E_0x55c938397050/0, E_0x55c938397050/1;
S_0x55c9383baa10 .scope module, "cl3" "cl" 8 17, 9 8 0, S_0x55c9383b7260;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 2 "S"
L_0x55c9383c3830 .functor AND 1, L_0x55c9383c3d90, L_0x55c9383c3e80, C4<1>, C4<1>;
L_0x55c9383c38a0 .functor OR 1, L_0x55c9383c3d90, L_0x55c9383c3e80, C4<0>, C4<0>;
L_0x55c9383c39b0 .functor XOR 1, L_0x55c9383c3d90, L_0x55c9383c3e80, C4<0>, C4<0>;
L_0x55c9383c3a70 .functor NOT 1, L_0x55c9383c3d90, C4<0>, C4<0>, C4<0>;
v0x55c9383bb550_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383bb630_0 .net "a", 0 0, L_0x55c9383c3d90;  1 drivers
v0x55c9383bb6f0_0 .net "b", 0 0, L_0x55c9383c3e80;  1 drivers
v0x55c9383bb790_0 .net "out", 0 0, v0x55c9383bb390_0;  1 drivers
v0x55c9383bb860_0 .net "salida_puerta_and", 0 0, L_0x55c9383c3830;  1 drivers
v0x55c9383bb950_0 .net "salida_puerta_not", 0 0, L_0x55c9383c3a70;  1 drivers
v0x55c9383bba20_0 .net "salida_puerta_or", 0 0, L_0x55c9383c38a0;  1 drivers
v0x55c9383bbaf0_0 .net "salida_puerta_xor", 0 0, L_0x55c9383c39b0;  1 drivers
S_0x55c9383bac50 .scope module, "mux" "mux4a1" 9 19, 10 2 0, S_0x55c9383baa10;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "c"
    .port_info 4 /INPUT 1 "d"
    .port_info 5 /INPUT 2 "S"
v0x55c9383baf50_0 .net "S", 1 0, v0x55c9383be390_0;  alias, 1 drivers
v0x55c9383bb030_0 .net "a", 0 0, L_0x55c9383c3830;  alias, 1 drivers
v0x55c9383bb0f0_0 .net "b", 0 0, L_0x55c9383c38a0;  alias, 1 drivers
v0x55c9383bb1c0_0 .net "c", 0 0, L_0x55c9383c39b0;  alias, 1 drivers
v0x55c9383bb280_0 .net "d", 0 0, L_0x55c9383c3a70;  alias, 1 drivers
v0x55c9383bb390_0 .var "out", 0 0;
E_0x55c9383baec0/0 .event edge, v0x55c9383b7a10_0, v0x55c9383bb280_0, v0x55c9383bb1c0_0, v0x55c9383bb0f0_0;
E_0x55c9383baec0/1 .event edge, v0x55c9383bb030_0;
E_0x55c9383baec0 .event/or E_0x55c9383baec0/0, E_0x55c9383baec0/1;
    .scope S_0x55c9383b7730;
T_1 ;
    %wait E_0x55c938362a70;
    %load/vec4 v0x55c9383b7a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x55c9383b7b10_0;
    %store/vec4 v0x55c9383b7e70_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x55c9383b7bd0_0;
    %store/vec4 v0x55c9383b7e70_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55c9383b7ca0_0;
    %store/vec4 v0x55c9383b7e70_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55c9383b7d60_0;
    %store/vec4 v0x55c9383b7e70_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c9383b88e0;
T_2 ;
    %wait E_0x55c93835f860;
    %load/vec4 v0x55c9383b8ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x55c9383b8cd0_0;
    %store/vec4 v0x55c9383b9000_0, 0, 1;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x55c9383b8d90_0;
    %store/vec4 v0x55c9383b9000_0, 0, 1;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x55c9383b8e30_0;
    %store/vec4 v0x55c9383b9000_0, 0, 1;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x55c9383b8ef0_0;
    %store/vec4 v0x55c9383b9000_0, 0, 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c9383b9a90;
T_3 ;
    %wait E_0x55c938397050;
    %load/vec4 v0x55c9383b9d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x55c9383b9ea0_0;
    %store/vec4 v0x55c9383ba1b0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x55c9383b9f60_0;
    %store/vec4 v0x55c9383ba1b0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x55c9383ba030_0;
    %store/vec4 v0x55c9383ba1b0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x55c9383ba0f0_0;
    %store/vec4 v0x55c9383ba1b0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c9383bac50;
T_4 ;
    %wait E_0x55c9383baec0;
    %load/vec4 v0x55c9383baf50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x55c9383bb030_0;
    %store/vec4 v0x55c9383bb390_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x55c9383bb0f0_0;
    %store/vec4 v0x55c9383bb390_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x55c9383bb1c0_0;
    %store/vec4 v0x55c9383bb390_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x55c9383bb280_0;
    %store/vec4 v0x55c9383bb390_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55c93837dc40;
T_5 ;
    %vpi_call 2 15 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars" {0 0 0};
    %vpi_call 2 17 "$monitor", "tiempo=%0d A=%b B=%b L=%b Op=%b R=%b, Z=%b, C=%b, S=%b", $time, v0x55c9383be230_0, v0x55c9383be2f0_0, v0x55c9383be650_0, v0x55c9383be390_0, v0x55c9383be450_0, v0x55c9383be7e0_0, v0x55c9383be5b0_0, v0x55c9383be740_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c9383be130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c9383be650_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c9383be390_0, 0, 2;
    %pushi/vec4 4, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9383be230_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c9383be2f0_0, 0, 4;
    %pushi/vec4 16, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %fork TD_alu_tb.check, S_0x55c93837cb00;
    %join;
    %load/vec4 v0x55c9383be2f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c9383be2f0_0, 0, 4;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v0x55c9383be230_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c9383be230_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %load/vec4 v0x55c9383be390_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55c9383be390_0, 0, 2;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55c9383be650_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x55c9383be650_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call 2 41 "$display", "Encontradas %d operaciones erroneas", v0x55c9383be130_0 {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "compl1.v";
    "mux2a4.v";
    "sum4.v";
    "fa.v";
    "ul4.v";
    "cl.v";
    "mux4a1.v";
