0.7
2020.2
Nov  8 2024
22:36:57
C:/FPGA_2025/logtel/lab13/lab13.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,1742823113,vhdl,,,,blk_mem_gen_0;blk_mem_gen_0_blk_mem_gen_generic_cstr;blk_mem_gen_0_blk_mem_gen_prim_width;blk_mem_gen_0_blk_mem_gen_prim_wrapper_init;blk_mem_gen_0_blk_mem_gen_top;blk_mem_gen_0_blk_mem_gen_v8_4_9;blk_mem_gen_0_blk_mem_gen_v8_4_9_synth,,,,,,,,
C:/FPGA_2025/logtel/lab13/lab13.gen/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl,1742823241,vhdl,,,,blk_mem_gen_1;blk_mem_gen_1_blk_mem_gen_generic_cstr;blk_mem_gen_1_blk_mem_gen_prim_width;blk_mem_gen_1_blk_mem_gen_prim_wrapper;blk_mem_gen_1_blk_mem_gen_top;blk_mem_gen_1_blk_mem_gen_v8_4_9;blk_mem_gen_1_blk_mem_gen_v8_4_9_synth,,,,,,,,
C:/FPGA_2025/logtel/lab13/lab13.srcs/sim_1/imports/new/HIST_UNIT_tb.vhd,1742740159,vhdl,,,,hist_unit_tb,,,,,,,,
C:/FPGA_2025/logtel/lab13/lab13.srcs/sources_1/imports/new/HIST.vhd,1742740159,vhdl,,,,hist_unit,,,,,,,,
