INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/ip/MEM/sim/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/DDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/Mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/Mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/State_Machine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module State_Machine
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/bcd_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/clock_500hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_500hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/MUX_2_6bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2_5bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/SignExtend_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExtend_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sources_1/new/clock_5hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_5hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/gyx_uni/2_spring/cod/lab/lab5/lab5/lab5.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
