#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f0218dad00 .scope module, "tb_DDIO_OUT" "tb_DDIO_OUT" 2 5;
 .timescale -9 -11;
v000001f021763060_0 .var "aclr", 0 0;
v000001f021762840_0 .var "aset", 0 0;
v000001f0217625c0_0 .var "clk", 0 0;
v000001f021762200_0 .var "clk_en", 0 0;
v000001f0217628e0_0 .var "datain_h", 7 0;
v000001f021762700_0 .var "datain_l", 7 0;
v000001f0217627a0_0 .net "dataout", 7 0, L_000001f02180d360;  1 drivers
v000001f021762a20_0 .var "oe", 0 0;
v000001f021762fc0_0 .net "oe_out", 0 0, L_000001f021758140;  1 drivers
v000001f021762e80_0 .var "sclr", 0 0;
v000001f021762ac0_0 .var "sset", 0 0;
S_000001f02176bc90 .scope module, "dut" "DDIO_OUT" 2 22, 3 1 0, S_000001f0218dad00;
 .timescale -9 -11;
    .port_info 0 /INPUT 8 "datain_h";
    .port_info 1 /INPUT 8 "datain_l";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "clk_en";
    .port_info 4 /INPUT 1 "aclr";
    .port_info 5 /INPUT 1 "aset";
    .port_info 6 /INPUT 1 "oe";
    .port_info 7 /INPUT 1 "sclr";
    .port_info 8 /INPUT 1 "sset";
    .port_info 9 /OUTPUT 8 "dataout";
    .port_info 10 /OUTPUT 1 "oe_out";
P_000001f02175ad90 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
L_000001f021758140 .functor BUFZ 1, v000001f021762a20_0, C4<0>, C4<0>, C4<0>;
L_000001f0217c4fe8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f021732fd0_0 .net/2u *"_ivl_0", 7 0, L_000001f0217c4fe8;  1 drivers
v000001f021732e00_0 .net *"_ivl_2", 7 0, L_000001f021762b60;  1 drivers
v000001f0218dae90_0 .net *"_ivl_4", 7 0, L_000001f02180d0e0;  1 drivers
v000001f0218daf30_0 .net "aclr", 0 0, v000001f021763060_0;  1 drivers
v000001f02176be20_0 .net "aset", 0 0, v000001f021762840_0;  1 drivers
v000001f02176bec0_0 .net "clk", 0 0, v000001f0217625c0_0;  1 drivers
v000001f021763100_0 .net "clk_en", 0 0, v000001f021762200_0;  1 drivers
v000001f021762de0_0 .net "datain_h", 7 0, v000001f0217628e0_0;  1 drivers
v000001f021762520_0 .net "datain_l", 7 0, v000001f021762700_0;  1 drivers
v000001f021762480_0 .var "datain_l_r1", 7 0;
v000001f021762660_0 .var "datain_l_r2", 7 0;
v000001f021762980_0 .net "dataout", 7 0, L_000001f02180d360;  alias, 1 drivers
v000001f021762340_0 .var "dataout_reg", 7 0;
v000001f021762c00_0 .net "oe", 0 0, v000001f021762a20_0;  1 drivers
v000001f0217622a0_0 .var "oe_n", 0 0;
v000001f021762d40_0 .net "oe_out", 0 0, L_000001f021758140;  alias, 1 drivers
v000001f021762ca0_0 .var "oe_p", 0 0;
v000001f021762f20_0 .net "sclr", 0 0, v000001f021762e80_0;  1 drivers
v000001f0217623e0_0 .net "sset", 0 0, v000001f021762ac0_0;  1 drivers
E_000001f02175ae10 .event negedge, v000001f02176bec0_0;
E_000001f02175aad0/0 .event negedge, v000001f02176be20_0, v000001f0218daf30_0;
E_000001f02175aad0/1 .event posedge, v000001f02176bec0_0;
E_000001f02175aad0 .event/or E_000001f02175aad0/0, E_000001f02175aad0/1;
E_000001f02175a8d0 .event negedge, v000001f02176be20_0, v000001f0218daf30_0, v000001f02176bec0_0;
L_000001f021762b60 .functor MUXZ 8, L_000001f0217c4fe8, v000001f021762660_0, v000001f0217622a0_0, C4<>;
L_000001f02180d0e0 .functor MUXZ 8, L_000001f021762b60, v000001f0217628e0_0, v000001f021762ca0_0, C4<>;
L_000001f02180d360 .functor MUXZ 8, v000001f021762340_0, L_000001f02180d0e0, v000001f021762a20_0, C4<>;
    .scope S_000001f02176bc90;
T_0 ;
    %wait E_000001f02175aad0;
    %load/vec4 v000001f0218daf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f021762ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0217622a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f021762c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001f021762c00_0;
    %assign/vec4 v000001f021762ca0_0, 0;
    %load/vec4 v000001f021762c00_0;
    %inv;
    %assign/vec4 v000001f0217622a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f021762ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0217622a0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f02176bc90;
T_1 ;
    %wait E_000001f02175a8d0;
    %load/vec4 v000001f0218daf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f021762ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0217622a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f021762c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001f021762c00_0;
    %assign/vec4 v000001f0217622a0_0, 0;
    %load/vec4 v000001f021762c00_0;
    %inv;
    %assign/vec4 v000001f021762ca0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f021762ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f0217622a0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f02176bc90;
T_2 ;
    %wait E_000001f02175aad0;
    %load/vec4 v000001f0218daf30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f021762340_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f02176be20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001f021762340_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001f021762f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f021762340_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001f0217623e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001f021762340_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f02176bc90;
T_3 ;
    %wait E_000001f02175ae10;
    %load/vec4 v000001f021762520_0;
    %assign/vec4 v000001f021762480_0, 0;
    %load/vec4 v000001f021762480_0;
    %assign/vec4 v000001f021762660_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f0218dad00;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v000001f0217625c0_0;
    %inv;
    %store/vec4 v000001f0217625c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f0218dad00;
T_5 ;
    %delay 2000, 0;
    %vpi_func 2 44 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001f0217628e0_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f0218dad00;
T_6 ;
    %delay 2000, 0;
    %vpi_func 2 45 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001f021762700_0, 0, 8;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f0218dad00;
T_7 ;
    %vpi_call 2 48 "$dumpfile", "DDIO_OUT.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001f0218dad00;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f021762200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f0217625c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f021763060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f021762a20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f0217628e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f021762700_0, 0, 8;
    %delay 3500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f021763060_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f021762a20_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f021762a20_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 71 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ddio_out_tb.v";
    "./ddio_out.v";
