module wideexpr_00643(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (!(-(((5'sb00011)==((s0)<<<(4'sb1100)))>>>(s6))))<<($signed({-(((3'sb001)|(6'sb011101))&((s2)>=(u4))),3'b111}));
  assign y1 = ({((u4)^~(((ctrl[6]?$unsigned((6'sb100110)>>(s5)):6'b100000))+(((ctrl[1]?{(ctrl[3]?5'sb00101:s6)}:~^($signed(s6))))<<((ctrl[6]?($signed(s5))>=(s1):|(s4))))))^(({{1{+(-((5'b11110)!=(s2)))}},$signed(($signed({2{5'sb10000}}))<<<(4'b0111)),$signed(s7),(-($unsigned(+(s7))))^~(-(&((2'b11)<<(6'sb100101))))})-($signed($signed(s2))))})>=({2{{3{(ctrl[0]?{1{2'sb11}}:~|(u7))}}}});
  assign y2 = {-(((ctrl[0]?s2:$signed(u1)))<=(2'sb11)),{(ctrl[6]?(ctrl[0]?(6'b111000)>>>(s6):(s5)<(u1)):(ctrl[1]?(u5)<<<(s2):(1'b1)^~(u4))),{3{(ctrl[2]?$signed(s7):(u1)|(s0))}}}};
  assign y3 = ((ctrl[7]?(ctrl[3]?+((4'sb0110)<=((6'sb111000)-(s2))):(+(2'sb10))<<<($signed({2{2'b01}}))):((ctrl[5]?$signed((s7)<=(5'sb01001)):-((ctrl[1]?3'sb000:2'b11))))>>(4'b0010)))>>>(s2);
  assign y4 = ({u1})<<<(s1);
  assign y5 = ~&(($signed(4'sb0110))^~(s0));
  assign y6 = 5'b11110;
  assign y7 = ((u3)+(2'sb10))==(~&((((ctrl[7]?(s7)+(((ctrl[5]?-(s6):-(s1)))+(((s3)+(s5))^~($signed(s0)))):((+({s4,2'sb11}))&(s6))^~(s0)))<<(4'sb1010))|(-(((ctrl[0]?(($signed(s0))>>>({3'sb101,s0,s4,s7}))^(-(+(1'sb0))):(ctrl[1]?s4:3'sb001)))>(((s3)+((ctrl[7]?-(s7):(s2)&(s0))))>>((((3'b100)<=(u4))>((u3)-(4'sb1000)))>>>({1{$signed(4'sb0100)}})))))));
endmodule
