{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1584924331086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1584924331097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 22 19:45:30 2020 " "Processing started: Sun Mar 22 19:45:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1584924331097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924331097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus_test_project_1 -c nand4_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus_test_project_1 -c nand4_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924331098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1584924331882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1584924331882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor4_gate_gate_tb-verify " "Found design unit 1: xor4_gate_gate_tb-verify" {  } { { "../renamed_for_quartus_hdl/xor4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350497 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor4_gate_gate_tb " "Found entity 1: xor4_gate_gate_tb" {  } { { "../renamed_for_quartus_hdl/xor4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor4_gate-behavior " "Found design unit 1: xor4_gate-behavior" {  } { { "../renamed_for_quartus_hdl/xor4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350502 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor4_gate " "Found entity 1: xor4_gate" {  } { { "../renamed_for_quartus_hdl/xor4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor2_gate_gate_gate-cmpnt " "Found design unit 1: xor2_gate_gate_gate-cmpnt" {  } { { "../renamed_for_quartus_hdl/xor2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350506 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor2_gate_gate_gate " "Found entity 1: xor2_gate_gate_gate" {  } { { "../renamed_for_quartus_hdl/xor2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or4_gate_tb-verify " "Found design unit 1: or4_gate_tb-verify" {  } { { "../renamed_for_quartus_hdl/or4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350510 ""} { "Info" "ISGN_ENTITY_NAME" "1 or4_gate_tb " "Found entity 1: or4_gate_tb" {  } { { "../renamed_for_quartus_hdl/or4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or4_gate-equation " "Found design unit 1: or4_gate-equation" {  } { { "../renamed_for_quartus_hdl/or4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350513 ""} { "Info" "ISGN_ENTITY_NAME" "1 or4_gate " "Found entity 1: or4_gate" {  } { { "../renamed_for_quartus_hdl/or4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or4_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or2_gate_gate-equation " "Found design unit 1: or2_gate_gate-equation" {  } { { "../renamed_for_quartus_hdl/or2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350517 ""} { "Info" "ISGN_ENTITY_NAME" "1 or2_gate_gate " "Found entity 1: or2_gate_gate" {  } { { "../renamed_for_quartus_hdl/or2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/or2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not1_gate-equation " "Found design unit 1: not1_gate-equation" {  } { { "../renamed_for_quartus_hdl/not1_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350521 ""} { "Info" "ISGN_ENTITY_NAME" "1 not1_gate " "Found entity 1: not1_gate" {  } { { "../renamed_for_quartus_hdl/not1_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/not1_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand4_gate_tb-verify " "Found design unit 1: nand4_gate_tb-verify" {  } { { "../renamed_for_quartus_hdl/nand4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350525 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand4_gate_tb " "Found entity 1: nand4_gate_tb" {  } { { "../renamed_for_quartus_hdl/nand4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand4_gate-behavior " "Found design unit 1: nand4_gate-behavior" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350529 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand4_gate " "Found entity 1: nand4_gate" {  } { { "../renamed_for_quartus_hdl/nand4_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand4_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand2_gate_gate_gate-equation " "Found design unit 1: nand2_gate_gate_gate-equation" {  } { { "../renamed_for_quartus_hdl/nand2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350533 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand2_gate_gate_gate " "Found entity 1: nand2_gate_gate_gate" {  } { { "../renamed_for_quartus_hdl/nand2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/nand2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/brandon/documents/cpe_5220_digital_systems_modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2_gate-equation " "Found design unit 1: and2_gate-equation" {  } { { "../renamed_for_quartus_hdl/and2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350536 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2_gate " "Found entity 1: and2_gate" {  } { { "../renamed_for_quartus_hdl/and2_gate.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/and2_gate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1584924350536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350536 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "xor4_gate_gate work xor4_gate_tb.vhd(21) " "VHDL Use Clause error at xor4_gate_tb.vhd(21): design library \"work\" does not contain primary unit \"xor4_gate_gate\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../renamed_for_quartus_hdl/xor4_gate_tb.vhd" "" { Text "C:/Users/Brandon/Documents/CpE_5220_Digital_Systems_Modeling/mp_1_simple_gates_using_vhdl/renamed_for_quartus_hdl/xor4_gate_tb.vhd" 21 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1584924350539 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1584924350782 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 22 19:45:50 2020 " "Processing ended: Sun Mar 22 19:45:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1584924350782 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1584924350782 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1584924350782 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924350782 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1584924351515 ""}
