("BUFX2:/\tBUFX2 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB BUFX2 schematic }:r"))) (((1.50625 2.4) (5.86875 5.79375)) "r" "Schematics" 2))("M3_M2_HV:/\tM3_M2_HV KISTA_SOI_STDLIB_40_4 via" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB_40_4 M3_M2_HV via }:a"))) (((-1.455 -1.018) (1.455 1.111)) "a" "Layout" 4))("M4_M3_VV:/\tM4_M3_VV KISTA_SOI_STDLIB_40_4 via" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB_40_4 M4_M3_VV via }:a"))) (((-1.8755 -3.8445) (10.2755 5.0445)) "a" "Layout" 2))("INVX1:/\tINVX1 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB INVX1 schematic }:r"))) (((1.91875 3.05625) (8.40625 5.4125)) "r" "Schematics XL" 21))("INVX1:/\tINVX1 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB INVX1 layout }:a"))) (((-44.182 -3.111) (56.182 39.111)) "a" "Virtuoso XL" 20))("test_ams_nand:/\ttest_ams_nand KISTA_TEST_AMS config" (("cfgopen" (nil hierarchy "/{KISTA_TEST_AMS test_ams_nand config}:a"))) nil)("test_ams_nand:/\ttest_ams_nand KISTA_TEST_AMS adexl" (("open" (nil hierarchy "/{KISTA_TEST_AMS test_ams_nand adexl }:a"))) nil)("DFFSRX1:/\tDFFSRX1 KISTA_SOI_STDLIB schematic" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB DFFSRX1 schematic }:r"))) (((-22.94375 -1.7125) (61.60625 30.05)) "r" "Schematics XL" 32))("DFFSRX1:/\tDFFSRX1 KISTA_SOI_STDLIB abstract" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB DFFSRX1 abstract }:a"))) (((-8.706 -22.299) (165.407 60.602)) "a" "Virtuoso XL" 31))("DFFSRX1:/\tDFFSRX1 KISTA_SOI_STDLIB layout" (("open" (nil hierarchy "/{KISTA_SOI_STDLIB DFFSRX1 layout }:a"))) (((-52.3325 -45.389) (138.3405 45.397)) "a" "Virtuoso XL" 24))