

================================================================
== Vivado HLS Report for 'rcReceiver'
================================================================
* Date:           Wed May 29 00:35:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        RC_Receiver
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   39|   39|   26|   26| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 40


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 1
  Pipeline-0 : II = 26, D = 40, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%SBUS_data_addr_1 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 41 'getelementptr' 'SBUS_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 42 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 43 [1/2] (2.32ns)   --->   "%SBUS_data_load_1 = load i8* %SBUS_data_addr_1, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 43 'load' 'SBUS_data_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%SBUS_data_addr_2 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 44 'getelementptr' 'SBUS_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 45 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 46 [1/2] (2.32ns)   --->   "%SBUS_data_load_2 = load i8* %SBUS_data_addr_2, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 46 'load' 'SBUS_data_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%SBUS_data_addr_3 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 47 'getelementptr' 'SBUS_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 48 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 49 [1/2] (2.32ns)   --->   "%SBUS_data_load_3 = load i8* %SBUS_data_addr_3, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 49 'load' 'SBUS_data_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%SBUS_data_addr_4 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 50 'getelementptr' 'SBUS_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 51 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 52 [1/2] (2.32ns)   --->   "%SBUS_data_load_4 = load i8* %SBUS_data_addr_4, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 52 'load' 'SBUS_data_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%SBUS_data_addr_5 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 53 'getelementptr' 'SBUS_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 54 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 55 [1/2] (2.32ns)   --->   "%SBUS_data_load_5 = load i8* %SBUS_data_addr_5, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 55 'load' 'SBUS_data_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%SBUS_data_addr_6 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 56 'getelementptr' 'SBUS_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 57 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 58 [1/2] (2.32ns)   --->   "%SBUS_data_load_6 = load i8* %SBUS_data_addr_6, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 58 'load' 'SBUS_data_load_6' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%SBUS_data_addr_7 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 59 'getelementptr' 'SBUS_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 60 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 61 [1/2] (2.32ns)   --->   "%SBUS_data_load_7 = load i8* %SBUS_data_addr_7, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 61 'load' 'SBUS_data_load_7' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%SBUS_data_addr_8 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 62 'getelementptr' 'SBUS_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 63 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 64 [1/2] (2.32ns)   --->   "%SBUS_data_load_8 = load i8* %SBUS_data_addr_8, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 64 'load' 'SBUS_data_load_8' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_9 : Operation 65 [1/1] (0.00ns)   --->   "%SBUS_data_addr_9 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 65 'getelementptr' 'SBUS_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 66 [2/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 66 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%SBUS_data_addr = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 0" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 67 'getelementptr' 'SBUS_data_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 68 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_10 : Operation 69 [1/2] (2.32ns)   --->   "%SBUS_data_load_9 = load i8* %SBUS_data_addr_9, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 69 'load' 'SBUS_data_load_9' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>

State 11 <SV = 10> <Delay = 3.87>
ST_11 : Operation 70 [1/2] (2.32ns)   --->   "%SBUS_data_load = load i8* %SBUS_data_addr, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 70 'load' 'SBUS_data_load' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%SBUS_data_addr_24 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 24" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 71 'getelementptr' 'SBUS_data_addr_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [2/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 72 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_11 : Operation 73 [1/1] (1.55ns)   --->   "%tmp = icmp eq i8 %SBUS_data_load, 15" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 73 'icmp' 'tmp' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.02>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%SBUS_data_addr_10 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 74 'getelementptr' 'SBUS_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [2/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 75 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 76 [1/2] (2.32ns)   --->   "%SBUS_data_load_24 = load i8* %SBUS_data_addr_24, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 76 'load' 'SBUS_data_load_24' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%channels_0_load = load i11* @channels_0, align 2"   --->   Operation 77 'load' 'channels_0_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%channels_1_load = load i11* @channels_1, align 2"   --->   Operation 78 'load' 'channels_1_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%channels_2_load = load i11* @channels_2, align 2"   --->   Operation 79 'load' 'channels_2_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%channels_3_load = load i11* @channels_3, align 2"   --->   Operation 80 'load' 'channels_3_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%channels_4_load = load i11* @channels_4, align 2"   --->   Operation 81 'load' 'channels_4_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%channels_5_load = load i11* @channels_5, align 2"   --->   Operation 82 'load' 'channels_5_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (1.55ns)   --->   "%tmp_s = icmp eq i8 %SBUS_data_load_24, 0" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 83 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp, %tmp_s" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 84 'and' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %._crit_edge" [RC_Receiver/RC_Receiver.cpp:33]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (1.76ns)   --->   "br label %_ifconv"   --->   Operation 86 'br' <Predicate = (!or_cond)> <Delay = 1.76>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i8 %SBUS_data_load_2 to i3" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 87 'trunc' 'tmp_3' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_3, i8 %SBUS_data_load_1)" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 88 'bitconcatenate' 'tmp_2' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "store i11 %tmp_2, i11* @channels_0, align 2" [RC_Receiver/RC_Receiver.cpp:37]   --->   Operation 89 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_2, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 90 'partselect' 'tmp_9' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i8 %SBUS_data_load_3 to i6" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 91 'trunc' 'tmp_5' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_5, i5 %tmp_9)" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 92 'bitconcatenate' 'tmp_7' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "store i11 %tmp_7, i11* @channels_1, align 2" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 93 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_3, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 94 'partselect' 'tmp_8' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_10 = zext i2 %tmp_8 to i8" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 95 'zext' 'tmp_10' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_4, i2 0)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 96 'bitconcatenate' 'tmp_11' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i8 %SBUS_data_load_5 to i1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 97 'trunc' 'tmp_12' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_10)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 98 'bitconcatenate' 'tmp_13' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.99ns)   --->   "%tmp_14 = or i10 %tmp_13, %tmp_11" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 99 'or' 'tmp_14' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_12, i10 %tmp_14)" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 100 'bitconcatenate' 'tmp_15' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "store i11 %tmp_15, i11* @channels_2, align 2" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 101 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_5, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 102 'partselect' 'tmp_16' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i8 %SBUS_data_load_6 to i4" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 103 'trunc' 'tmp_17' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_18 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_17, i7 %tmp_16)" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 104 'bitconcatenate' 'tmp_18' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "store i11 %tmp_18, i11* @channels_3, align 2" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 105 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_19 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_6, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 106 'partselect' 'tmp_19' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i8 %SBUS_data_load_7 to i7" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 107 'trunc' 'tmp_20' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_20, i4 %tmp_19)" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 108 'bitconcatenate' 'tmp_21' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "store i11 %tmp_21, i11* @channels_4, align 2" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 109 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_7, i32 7)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 110 'bitselect' 'tmp_22' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_23 = zext i1 %tmp_22 to i8" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 111 'zext' 'tmp_23' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_8, i1 false)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 112 'bitconcatenate' 'tmp_24' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i8 %SBUS_data_load_9 to i2" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 113 'trunc' 'tmp_25' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_23)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 114 'bitconcatenate' 'tmp_26' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.99ns)   --->   "%tmp_27 = or i9 %tmp_26, %tmp_24" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 115 'or' 'tmp_27' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_28 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_25, i9 %tmp_27)" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 116 'bitconcatenate' 'tmp_28' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "store i11 %tmp_28, i11* @channels_5, align 2" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 117 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_29 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_9, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 118 'partselect' 'tmp_29' <Predicate = (or_cond)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.76ns)   --->   "br label %_ifconv" [RC_Receiver/RC_Receiver.cpp:60]   --->   Operation 119 'br' <Predicate = (or_cond)> <Delay = 1.76>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i11 [ %tmp_2, %._crit_edge194 ], [ %channels_0_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 120 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i11 [ %tmp_7, %._crit_edge194 ], [ %channels_1_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:38]   --->   Operation 121 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%p_Val2_5 = phi i11 [ %tmp_15, %._crit_edge194 ], [ %channels_2_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:39]   --->   Operation 122 'phi' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%p_Val2_6 = phi i11 [ %tmp_18, %._crit_edge194 ], [ %channels_3_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:40]   --->   Operation 123 'phi' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (1.88ns)   --->   "%tmp_65 = icmp ult i11 %p_Val2_s, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 124 'icmp' 'tmp_65' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (1.88ns)   --->   "%tmp_66 = icmp ugt i11 %p_Val2_s, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 125 'icmp' 'tmp_66' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%p_channels_load_cast = select i1 %tmp_65, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 126 'select' 'p_channels_load_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tmp_68)   --->   "%tmp_67 = or i1 %tmp_65, %tmp_66" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 127 'or' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_68 = select i1 %tmp_67, i11 %p_channels_load_cast, i11 %p_Val2_s" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 128 'select' 'tmp_68' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 129 [5/5] (2.40ns)   --->   "%p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 129 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 130 [1/1] (1.88ns)   --->   "%tmp_146_1 = icmp ult i11 %p_Val2_4, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 130 'icmp' 'tmp_146_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (1.88ns)   --->   "%tmp_147_1 = icmp ugt i11 %p_Val2_4, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 131 'icmp' 'tmp_147_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_1)   --->   "%p_channels_load_1_cas = select i1 %tmp_146_1, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 132 'select' 'p_channels_load_1_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_1)   --->   "%tmp_69 = or i1 %tmp_146_1, %tmp_147_1" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 133 'or' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_1 = select i1 %tmp_69, i11 %p_channels_load_1_cas, i11 %p_Val2_4" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 134 'select' 'tmp_148_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 135 [5/5] (2.40ns)   --->   "%p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 135 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 136 [1/1] (1.88ns)   --->   "%tmp_146_2 = icmp ult i11 %p_Val2_5, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 136 'icmp' 'tmp_146_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (1.88ns)   --->   "%tmp_147_2 = icmp ugt i11 %p_Val2_5, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 137 'icmp' 'tmp_147_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_2)   --->   "%p_channels_load_2_cas = select i1 %tmp_146_2, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 138 'select' 'p_channels_load_2_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_2)   --->   "%tmp_70 = or i1 %tmp_146_2, %tmp_147_2" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 139 'or' 'tmp_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_2 = select i1 %tmp_70, i11 %p_channels_load_2_cas, i11 %p_Val2_5" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 140 'select' 'tmp_148_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 141 [5/5] (2.40ns)   --->   "%p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 141 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 142 [1/1] (1.88ns)   --->   "%tmp_146_3 = icmp ult i11 %p_Val2_6, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 142 'icmp' 'tmp_146_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.88ns)   --->   "%tmp_147_3 = icmp ugt i11 %p_Val2_6, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 143 'icmp' 'tmp_147_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_3)   --->   "%p_channels_load_3_cas = select i1 %tmp_146_3, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 144 'select' 'p_channels_load_3_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_3)   --->   "%tmp_71 = or i1 %tmp_146_3, %tmp_147_3" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 145 'or' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_3 = select i1 %tmp_71, i11 %p_channels_load_3_cas, i11 %p_Val2_6" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 146 'select' 'tmp_148_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 147 [5/5] (2.40ns)   --->   "%p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 147 'call' 'p_Val2_1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 148 [1/2] (2.32ns)   --->   "%SBUS_data_load_10 = load i8* %SBUS_data_addr_10, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 148 'load' 'SBUS_data_load_10' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%SBUS_data_addr_11 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 149 'getelementptr' 'SBUS_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [2/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 150 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i8 %SBUS_data_load_10 to i5" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 151 'trunc' 'tmp_30' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_31 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_30, i6 %tmp_29)" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 152 'bitconcatenate' 'tmp_31' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns)   --->   "store i11 %tmp_31, i11* @channels_6, align 2" [RC_Receiver/RC_Receiver.cpp:43]   --->   Operation 153 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_32 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_10, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 154 'partselect' 'tmp_32' <Predicate = (or_cond)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i11 [ %tmp_21, %._crit_edge194 ], [ %channels_4_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:41]   --->   Operation 155 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 156 [1/1] (0.00ns)   --->   "%p_Val2_11 = phi i11 [ %tmp_28, %._crit_edge194 ], [ %channels_5_load, %._crit_edge ]" [RC_Receiver/RC_Receiver.cpp:42]   --->   Operation 156 'phi' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 157 [4/5] (8.62ns)   --->   "%p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 157 'call' 'p_Val2_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 158 [4/5] (8.62ns)   --->   "%p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 158 'call' 'p_Val2_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 159 [4/5] (8.62ns)   --->   "%p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 159 'call' 'p_Val2_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 160 [4/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 160 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 161 [1/1] (1.88ns)   --->   "%tmp_146_4 = icmp ult i11 %p_Val2_7, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 161 'icmp' 'tmp_146_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 162 [1/1] (1.88ns)   --->   "%tmp_147_4 = icmp ugt i11 %p_Val2_7, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 162 'icmp' 'tmp_147_4' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_4)   --->   "%p_channels_load_4_cas = select i1 %tmp_146_4, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 163 'select' 'p_channels_load_4_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_4)   --->   "%tmp_72 = or i1 %tmp_146_4, %tmp_147_4" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 164 'or' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_4 = select i1 %tmp_72, i11 %p_channels_load_4_cas, i11 %p_Val2_7" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 165 'select' 'tmp_148_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 166 [5/5] (2.40ns)   --->   "%op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 166 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 167 [1/1] (1.88ns)   --->   "%tmp_146_5 = icmp ult i11 %p_Val2_11, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 167 'icmp' 'tmp_146_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (1.88ns)   --->   "%tmp_147_5 = icmp ugt i11 %p_Val2_11, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 168 'icmp' 'tmp_147_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_5)   --->   "%p_channels_load_5_cas = select i1 %tmp_146_5, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 169 'select' 'p_channels_load_5_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_5)   --->   "%tmp_73 = or i1 %tmp_146_5, %tmp_147_5" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 170 'or' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_5 = select i1 %tmp_73, i11 %p_channels_load_5_cas, i11 %p_Val2_11" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 171 'select' 'tmp_148_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 172 [5/5] (2.40ns)   --->   "%op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 172 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0"   --->   Operation 173 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/2] (2.32ns)   --->   "%SBUS_data_load_11 = load i8* %SBUS_data_addr_11, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 174 'load' 'SBUS_data_load_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%SBUS_data_addr_12 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 12" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 175 'getelementptr' 'SBUS_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 176 [2/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 176 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_11, i3 %tmp_32)" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 177 'bitconcatenate' 'tmp_33' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "store i11 %tmp_33, i11* @channels_7, align 2" [RC_Receiver/RC_Receiver.cpp:44]   --->   Operation 178 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_14 : Operation 179 [3/5] (8.62ns)   --->   "%p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 179 'call' 'p_Val2_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 180 [3/5] (8.62ns)   --->   "%p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 180 'call' 'p_Val2_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 181 [3/5] (8.62ns)   --->   "%p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 181 'call' 'p_Val2_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 182 [3/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 182 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 183 [4/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 183 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 184 [4/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 184 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%channels_6_load = load i11* @channels_6, align 2"   --->   Operation 185 'load' 'channels_6_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (1.88ns)   --->   "%tmp_146_6 = icmp ult i11 %channels_6_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 186 'icmp' 'tmp_146_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (1.88ns)   --->   "%tmp_147_6 = icmp ugt i11 %channels_6_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 187 'icmp' 'tmp_147_6' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_6)   --->   "%p_channels_load_6_cas = select i1 %tmp_146_6, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 188 'select' 'p_channels_load_6_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_6)   --->   "%tmp_74 = or i1 %tmp_146_6, %tmp_147_6" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 189 'or' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_6 = select i1 %tmp_74, i11 %p_channels_load_6_cas, i11 %channels_6_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 190 'select' 'tmp_148_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 191 [5/5] (2.40ns)   --->   "%op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 191 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_88 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_s, i16 0)" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 192 'bitconcatenate' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_105_cast = zext i27 %tmp_88 to i32" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 193 'zext' 'tmp_105_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [2/2] (3.25ns)   --->   "store i32 %tmp_105_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 195 [1/2] (2.32ns)   --->   "%SBUS_data_load_12 = load i8* %SBUS_data_addr_12, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 195 'load' 'SBUS_data_load_12' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%SBUS_data_addr_13 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 13" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 196 'getelementptr' 'SBUS_data_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [2/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 197 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_15 : Operation 198 [2/5] (8.62ns)   --->   "%p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 198 'call' 'p_Val2_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 199 [2/5] (8.62ns)   --->   "%p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 199 'call' 'p_Val2_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 200 [2/5] (8.62ns)   --->   "%p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 200 'call' 'p_Val2_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 201 [2/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 201 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 202 [3/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 202 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 203 [3/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 203 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 204 [4/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 204 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%channels_7_load = load i11* @channels_7, align 2"   --->   Operation 205 'load' 'channels_7_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [1/1] (1.88ns)   --->   "%tmp_146_7 = icmp ult i11 %channels_7_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 206 'icmp' 'tmp_146_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 207 [1/1] (1.88ns)   --->   "%tmp_147_7 = icmp ugt i11 %channels_7_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 207 'icmp' 'tmp_147_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_7)   --->   "%p_channels_load_7_cas = select i1 %tmp_146_7, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 208 'select' 'p_channels_load_7_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_7)   --->   "%tmp_75 = or i1 %tmp_146_7, %tmp_147_7" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 209 'or' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 210 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_7 = select i1 %tmp_75, i11 %p_channels_load_7_cas, i11 %channels_7_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 210 'select' 'tmp_148_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 211 [5/5] (2.40ns)   --->   "%op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 211 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 212 [1/2] (3.25ns)   --->   "store i32 %tmp_105_cast, i32* %test_V_addr, align 4" [RC_Receiver/RC_Receiver.cpp:79]   --->   Operation 212 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_89 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_4, i16 0)" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 213 'bitconcatenate' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_107_cast = zext i27 %tmp_89 to i32" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 214 'zext' 'tmp_107_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 215 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 216 [2/2] (3.25ns)   --->   "store i32 %tmp_107_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 216 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 217 [1/2] (2.32ns)   --->   "%SBUS_data_load_13 = load i8* %SBUS_data_addr_13, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 217 'load' 'SBUS_data_load_13' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%SBUS_data_addr_14 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 14" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 218 'getelementptr' 'SBUS_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [2/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 219 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i8 %SBUS_data_load_13 to i3" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 220 'trunc' 'tmp_35' <Predicate = (or_cond)> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %tmp_35, i8 %SBUS_data_load_12)" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 221 'bitconcatenate' 'tmp_4' <Predicate = (or_cond)> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "store i11 %tmp_4, i11* @channels_8, align 2" [RC_Receiver/RC_Receiver.cpp:45]   --->   Operation 222 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %SBUS_data_load_13, i32 3, i32 7)" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 223 'partselect' 'tmp_34' <Predicate = (or_cond)> <Delay = 0.00>
ST_16 : Operation 224 [1/5] (8.62ns)   --->   "%p_Val2_8 = call fastcc i13 @scaleRange(i11 %tmp_68)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 224 'call' 'p_Val2_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 225 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 225 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 226 [1/5] (8.62ns)   --->   "%p_Val2_9 = call fastcc i13 @scaleRange(i11 %tmp_148_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 226 'call' 'p_Val2_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 227 [1/5] (8.62ns)   --->   "%p_Val2_10 = call fastcc i13 @scaleRange(i11 %tmp_148_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 227 'call' 'p_Val2_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 228 [1/5] (8.62ns)   --->   "%p_Val2_1 = call fastcc i13 @scaleRange(i11 %tmp_148_3)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 228 'call' 'p_Val2_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 229 [2/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 229 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 230 [2/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 230 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 231 [3/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 231 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 232 [4/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 232 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 233 [1/2] (3.25ns)   --->   "store i32 %tmp_107_cast, i32* %test_V_addr_1, align 4" [RC_Receiver/RC_Receiver.cpp:80]   --->   Operation 233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_90 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_5, i16 0)" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 234 'bitconcatenate' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i27 %tmp_90 to i32" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 235 'zext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 236 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 236 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 237 [2/2] (3.25ns)   --->   "store i32 %tmp_109_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 237 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 238 [1/2] (2.32ns)   --->   "%SBUS_data_load_14 = load i8* %SBUS_data_addr_14, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 238 'load' 'SBUS_data_load_14' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%SBUS_data_addr_15 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 15" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 239 'getelementptr' 'SBUS_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [2/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 240 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_40 = trunc i8 %SBUS_data_load_14 to i6" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 241 'trunc' 'tmp_40' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_36 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_40, i5 %tmp_34)" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 242 'bitconcatenate' 'tmp_36' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "store i11 %tmp_36, i11* @channels_9, align 2" [RC_Receiver/RC_Receiver.cpp:46]   --->   Operation 243 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %SBUS_data_load_14, i32 6, i32 7)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 244 'partselect' 'tmp_37' <Predicate = (or_cond)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%p_Val2_12 = zext i13 %p_Val2_8 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 245 'zext' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_12, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 246 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%OUT_addr = getelementptr i16* %OUT_r, i64 1"   --->   Operation 247 'getelementptr' 'OUT_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (8.75ns)   --->   "%OUT_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 248 'writereq' 'OUT_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 249 [1/5] (8.62ns)   --->   "%op_V_assign_0_4 = call fastcc i13 @scaleRange(i11 %tmp_148_4)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 249 'call' 'op_V_assign_0_4' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 250 [1/5] (8.62ns)   --->   "%op_V_assign_0_5 = call fastcc i13 @scaleRange(i11 %tmp_148_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 250 'call' 'op_V_assign_0_5' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 251 [2/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 251 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 252 [3/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 252 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%channels_8_load = load i11* @channels_8, align 2"   --->   Operation 253 'load' 'channels_8_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (1.88ns)   --->   "%tmp_146_8 = icmp ult i11 %channels_8_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 254 'icmp' 'tmp_146_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 255 [1/1] (1.88ns)   --->   "%tmp_147_8 = icmp ugt i11 %channels_8_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 255 'icmp' 'tmp_147_8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_8)   --->   "%p_channels_load_8_cas = select i1 %tmp_146_8, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 256 'select' 'p_channels_load_8_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_8)   --->   "%tmp_76 = or i1 %tmp_146_8, %tmp_147_8" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 257 'or' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 258 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_8 = select i1 %tmp_76, i11 %p_channels_load_8_cas, i11 %channels_8_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 258 'select' 'tmp_148_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 259 [5/5] (2.40ns)   --->   "%op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 259 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %op_V_assign_0_4, i32 12)" [RC_Receiver/RC_Receiver.cpp:109->RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 260 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_95 = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %op_V_assign_0_5, i32 11, i32 12)" [RC_Receiver/RC_Receiver.cpp:117->RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 261 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 262 [1/2] (3.25ns)   --->   "store i32 %tmp_109_cast, i32* %test_V_addr_2, align 4" [RC_Receiver/RC_Receiver.cpp:81]   --->   Operation 262 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_91 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_6, i16 0)" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 263 'bitconcatenate' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_111_cast = zext i27 %tmp_91 to i32" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 264 'zext' 'tmp_111_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 265 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 266 [2/2] (3.25ns)   --->   "store i32 %tmp_111_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 266 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 267 [1/2] (2.32ns)   --->   "%SBUS_data_load_15 = load i8* %SBUS_data_addr_15, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 267 'load' 'SBUS_data_load_15' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%SBUS_data_addr_16 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 16" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 268 'getelementptr' 'SBUS_data_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [2/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 269 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_18 : Operation 270 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 270 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 271 [1/1] (0.00ns)   --->   "%p_Val2_13 = zext i13 %p_Val2_9 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 271 'zext' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 272 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr, i16 %p_Val2_13, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 272 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 273 [1/1] (0.00ns)   --->   "%OUT_addr_1 = getelementptr i16* %OUT_r, i64 2"   --->   Operation 273 'getelementptr' 'OUT_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 274 [1/1] (8.75ns)   --->   "%OUT_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_1, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 274 'writereq' 'OUT_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 275 [1/5] (8.62ns)   --->   "%op_V_assign_0_6 = call fastcc i13 @scaleRange(i11 %tmp_148_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 275 'call' 'op_V_assign_0_6' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 276 [2/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 276 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 277 [4/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 277 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 278 [1/1] (0.00ns)   --->   "%channels_9_load = load i11* @channels_9, align 2"   --->   Operation 278 'load' 'channels_9_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 279 [1/1] (1.88ns)   --->   "%tmp_146_9 = icmp ult i11 %channels_9_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 279 'icmp' 'tmp_146_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 280 [1/1] (1.88ns)   --->   "%tmp_147_9 = icmp ugt i11 %channels_9_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 280 'icmp' 'tmp_147_9' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_9)   --->   "%p_channels_load_9_cas = select i1 %tmp_146_9, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 281 'select' 'p_channels_load_9_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_9)   --->   "%tmp_77 = or i1 %tmp_146_9, %tmp_147_9" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 282 'or' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 283 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_9 = select i1 %tmp_77, i11 %p_channels_load_9_cas, i11 %channels_9_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 283 'select' 'tmp_148_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 284 [5/5] (2.40ns)   --->   "%op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 284 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 285 [1/1] (0.95ns)   --->   "%icmp = icmp eq i2 %tmp_95, 0" [RC_Receiver/RC_Receiver.cpp:117->RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 285 'icmp' 'icmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 286 [1/1] (2.09ns)   --->   "%tmp_1_i = icmp ult i13 %op_V_assign_0_5, -2048" [RC_Receiver/RC_Receiver.cpp:117->RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 286 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 287 [1/2] (3.25ns)   --->   "store i32 %tmp_111_cast, i32* %test_V_addr_3, align 4" [RC_Receiver/RC_Receiver.cpp:82]   --->   Operation 287 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_92 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_7, i16 0)" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 288 'bitconcatenate' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_113_cast = zext i27 %tmp_92 to i32" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 289 'zext' 'tmp_113_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 290 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 291 [2/2] (3.25ns)   --->   "store i32 %tmp_113_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 292 [1/2] (2.32ns)   --->   "%SBUS_data_load_16 = load i8* %SBUS_data_addr_16, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 292 'load' 'SBUS_data_load_16' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%SBUS_data_addr_17 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 17" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 293 'getelementptr' 'SBUS_data_addr_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 294 [2/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 294 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_38 = zext i2 %tmp_37 to i8" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 295 'zext' 'tmp_38' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_39 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %SBUS_data_load_15, i2 0)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 296 'bitconcatenate' 'tmp_39' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i8 %SBUS_data_load_16 to i1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 297 'trunc' 'tmp_45' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_41 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 0, i8 %tmp_38)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 298 'bitconcatenate' 'tmp_41' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.99ns)   --->   "%tmp_42 = or i10 %tmp_41, %tmp_39" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 299 'or' 'tmp_42' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_43 = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_45, i10 %tmp_42)" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 300 'bitconcatenate' 'tmp_43' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "store i11 %tmp_43, i11* @channels_10, align 2" [RC_Receiver/RC_Receiver.cpp:47]   --->   Operation 301 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_44 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %SBUS_data_load_16, i32 1, i32 7)" [RC_Receiver/RC_Receiver.cpp:48]   --->   Operation 302 'partselect' 'tmp_44' <Predicate = (or_cond)> <Delay = 0.00>
ST_19 : Operation 303 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 303 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 304 [5/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 304 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%p_Val2_14 = zext i13 %p_Val2_10 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 305 'zext' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_1, i16 %p_Val2_14, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 306 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 307 [1/1] (0.00ns)   --->   "%OUT_addr_2 = getelementptr i16* %OUT_r, i64 3"   --->   Operation 307 'getelementptr' 'OUT_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 308 [1/1] (8.75ns)   --->   "%OUT_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_2, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 308 'writereq' 'OUT_addr_2_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 309 [1/5] (8.62ns)   --->   "%op_V_assign_0_7 = call fastcc i13 @scaleRange(i11 %tmp_148_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 309 'call' 'op_V_assign_0_7' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 310 [3/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 310 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 311 [4/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 311 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 312 [1/2] (3.25ns)   --->   "store i32 %tmp_113_cast, i32* %test_V_addr_4, align 4" [RC_Receiver/RC_Receiver.cpp:83]   --->   Operation 312 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_93 = call i27 @_ssdm_op_BitConcatenate.i27.i11.i16(i11 %p_Val2_11, i16 0)" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 313 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_115_cast = zext i27 %tmp_93 to i32" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 314 'zext' 'tmp_115_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 315 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 316 [2/2] (3.25ns)   --->   "store i32 %tmp_115_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 316 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 317 [1/2] (2.32ns)   --->   "%SBUS_data_load_17 = load i8* %SBUS_data_addr_17, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 317 'load' 'SBUS_data_load_17' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%SBUS_data_addr_18 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 18" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 318 'getelementptr' 'SBUS_data_addr_18' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [2/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 319 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i8 %SBUS_data_load_17 to i4" [RC_Receiver/RC_Receiver.cpp:48]   --->   Operation 320 'trunc' 'tmp_48' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_46 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_48, i7 %tmp_44)" [RC_Receiver/RC_Receiver.cpp:48]   --->   Operation 321 'bitconcatenate' 'tmp_46' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "store i11 %tmp_46, i11* @channels_11, align 2" [RC_Receiver/RC_Receiver.cpp:48]   --->   Operation 322 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_47 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %SBUS_data_load_17, i32 4, i32 7)" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 323 'partselect' 'tmp_47' <Predicate = (or_cond)> <Delay = 0.00>
ST_20 : Operation 324 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 324 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 325 [4/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 325 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 326 [5/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 326 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%p_Val2_15 = zext i13 %p_Val2_1 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 327 'zext' 'p_Val2_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_2, i16 %p_Val2_15, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 328 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%OUT_addr_5 = getelementptr i16* %OUT_r, i64 6"   --->   Operation 329 'getelementptr' 'OUT_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (8.75ns)   --->   "%OUT_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_5, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 330 'writereq' 'OUT_addr_5_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 331 [2/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 331 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 332 [3/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 332 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%channels_10_load = load i11* @channels_10, align 2"   --->   Operation 333 'load' 'channels_10_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (1.88ns)   --->   "%tmp_146_s = icmp ult i11 %channels_10_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 334 'icmp' 'tmp_146_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (1.88ns)   --->   "%tmp_147_s = icmp ugt i11 %channels_10_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 335 'icmp' 'tmp_147_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_s)   --->   "%p_channels_load_cast_10 = select i1 %tmp_146_s, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 336 'select' 'p_channels_load_cast_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_s)   --->   "%tmp_78 = or i1 %tmp_146_s, %tmp_147_s" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 337 'or' 'tmp_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 338 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_s = select i1 %tmp_78, i11 %p_channels_load_cast_10, i11 %channels_10_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 338 'select' 'tmp_148_s' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 339 [5/5] (2.40ns)   --->   "%op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 339 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 340 [1/2] (3.25ns)   --->   "store i32 %tmp_115_cast, i32* %test_V_addr_5, align 4" [RC_Receiver/RC_Receiver.cpp:84]   --->   Operation 340 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_96 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_8, i3 0)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 341 'bitconcatenate' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_117_cast = zext i16 %tmp_96 to i32" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 342 'zext' 'tmp_117_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 343 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 344 [2/2] (3.25ns)   --->   "store i32 %tmp_117_cast, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 345 [1/2] (2.32ns)   --->   "%SBUS_data_load_18 = load i8* %SBUS_data_addr_18, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 345 'load' 'SBUS_data_load_18' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 346 [1/1] (0.00ns)   --->   "%SBUS_data_addr_19 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 19" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 346 'getelementptr' 'SBUS_data_addr_19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 347 [2/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 347 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_21 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i8 %SBUS_data_load_18 to i7" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 348 'trunc' 'tmp_50' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_49 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_50, i4 %tmp_47)" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 349 'bitconcatenate' 'tmp_49' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "store i11 %tmp_49, i11* @channels_12, align 2" [RC_Receiver/RC_Receiver.cpp:49]   --->   Operation 350 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_18, i32 7)" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 351 'bitselect' 'tmp_53' <Predicate = (or_cond)> <Delay = 0.00>
ST_21 : Operation 352 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 352 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 353 [3/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 353 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 354 [4/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 354 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 355 [5/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 355 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%p_trunc_ext = zext i13 %op_V_assign_0_6 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 356 'zext' 'p_trunc_ext' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_5, i16 %p_trunc_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 357 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 358 [1/1] (0.00ns)   --->   "%OUT_addr_6 = getelementptr i16* %OUT_r, i64 7"   --->   Operation 358 'getelementptr' 'OUT_addr_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (8.75ns)   --->   "%OUT_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_6, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 359 'writereq' 'OUT_addr_6_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 360 [1/5] (8.62ns)   --->   "%op_V_assign_0_8 = call fastcc i13 @scaleRange(i11 %tmp_148_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 360 'call' 'op_V_assign_0_8' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 361 [2/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 361 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 362 [4/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 362 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%channels_11_load = load i11* @channels_11, align 2"   --->   Operation 363 'load' 'channels_11_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (1.88ns)   --->   "%tmp_146_10 = icmp ult i11 %channels_11_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 364 'icmp' 'tmp_146_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/1] (1.88ns)   --->   "%tmp_147_10 = icmp ugt i11 %channels_11_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 365 'icmp' 'tmp_147_10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_10)   --->   "%p_channels_load_10_ca = select i1 %tmp_146_10, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 366 'select' 'p_channels_load_10_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_10)   --->   "%tmp_79 = or i1 %tmp_146_10, %tmp_147_10" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 367 'or' 'tmp_79' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 368 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_10 = select i1 %tmp_79, i11 %p_channels_load_10_ca, i11 %channels_11_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 368 'select' 'tmp_148_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 369 [5/5] (2.40ns)   --->   "%op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 369 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 370 [1/2] (3.25ns)   --->   "store i32 %tmp_117_cast, i32* %test_V_addr_6, align 4" [RC_Receiver/RC_Receiver.cpp:86]   --->   Operation 370 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_97 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_9, i3 0)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 371 'bitconcatenate' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_119_cast = zext i16 %tmp_97 to i32" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 372 'zext' 'tmp_119_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 373 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 374 [2/2] (3.25ns)   --->   "store i32 %tmp_119_cast, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 374 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 375 [1/2] (2.32ns)   --->   "%SBUS_data_load_19 = load i8* %SBUS_data_addr_19, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 375 'load' 'SBUS_data_load_19' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 376 [1/1] (0.00ns)   --->   "%SBUS_data_addr_20 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 20" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 376 'getelementptr' 'SBUS_data_addr_20' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 377 [2/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 377 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_22 : Operation 378 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 378 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 379 [2/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 379 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 380 [3/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 380 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 381 [4/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 381 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 382 [5/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 382 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "%p_trunc17_ext = zext i13 %op_V_assign_0_7 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 383 'zext' 'p_trunc17_ext' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 384 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_6, i16 %p_trunc17_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 384 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 385 [1/1] (0.00ns)   --->   "%OUT_addr_7 = getelementptr i16* %OUT_r, i64 8"   --->   Operation 385 'getelementptr' 'OUT_addr_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 386 [1/1] (8.75ns)   --->   "%OUT_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_7, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 386 'writereq' 'OUT_addr_7_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 387 [1/5] (8.62ns)   --->   "%op_V_assign_0_9 = call fastcc i13 @scaleRange(i11 %tmp_148_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 387 'call' 'op_V_assign_0_9' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 388 [3/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 388 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 389 [4/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 389 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 390 [1/1] (0.00ns)   --->   "%channels_12_load = load i11* @channels_12, align 2"   --->   Operation 390 'load' 'channels_12_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 391 [1/1] (1.88ns)   --->   "%tmp_146_11 = icmp ult i11 %channels_12_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 391 'icmp' 'tmp_146_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 392 [1/1] (1.88ns)   --->   "%tmp_147_11 = icmp ugt i11 %channels_12_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 392 'icmp' 'tmp_147_11' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_11)   --->   "%p_channels_load_11_ca = select i1 %tmp_146_11, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 393 'select' 'p_channels_load_11_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_11)   --->   "%tmp_80 = or i1 %tmp_146_11, %tmp_147_11" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 394 'or' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_11 = select i1 %tmp_80, i11 %p_channels_load_11_ca, i11 %channels_12_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 395 'select' 'tmp_148_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 396 [5/5] (2.40ns)   --->   "%op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 396 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 397 [1/2] (3.25ns)   --->   "store i32 %tmp_119_cast, i32* %test_V_addr_7, align 4" [RC_Receiver/RC_Receiver.cpp:87]   --->   Operation 397 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_100 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_10, i3 0)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 398 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i16 %tmp_100 to i32" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 399 'zext' 'tmp_121_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 400 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 400 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 401 [2/2] (3.25ns)   --->   "store i32 %tmp_121_cast, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 401 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 402 [1/2] (2.32ns)   --->   "%SBUS_data_load_20 = load i8* %SBUS_data_addr_20, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 402 'load' 'SBUS_data_load_20' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 403 [1/1] (0.00ns)   --->   "%SBUS_data_addr_21 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 21" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 403 'getelementptr' 'SBUS_data_addr_21' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 404 [2/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 404 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_23 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_51 = zext i1 %tmp_53 to i8" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 405 'zext' 'tmp_51' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %SBUS_data_load_19, i1 false)" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 406 'bitconcatenate' 'tmp_52' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_58 = trunc i8 %SBUS_data_load_20 to i2" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 407 'trunc' 'tmp_58' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_54 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 false, i8 %tmp_51)" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 408 'bitconcatenate' 'tmp_54' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 409 [1/1] (0.99ns)   --->   "%tmp_55 = or i9 %tmp_54, %tmp_52" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 409 'or' 'tmp_55' <Predicate = (or_cond)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i2.i9(i2 %tmp_58, i9 %tmp_55)" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 410 'bitconcatenate' 'tmp_56' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 411 [1/1] (0.00ns)   --->   "store i11 %tmp_56, i11* @channels_13, align 2" [RC_Receiver/RC_Receiver.cpp:50]   --->   Operation 411 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %SBUS_data_load_20, i32 2, i32 7)" [RC_Receiver/RC_Receiver.cpp:51]   --->   Operation 412 'partselect' 'tmp_57' <Predicate = (or_cond)> <Delay = 0.00>
ST_23 : Operation 413 [1/5] (8.75ns)   --->   "%OUT_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 413 'writeresp' 'OUT_addr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 414 [2/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 414 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 415 [3/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 415 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 416 [4/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 416 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 417 [5/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 417 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 418 [1/1] (0.00ns)   --->   "%p_trunc18_ext = zext i13 %op_V_assign_0_8 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 418 'zext' 'p_trunc18_ext' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 419 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_7, i16 %p_trunc18_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 419 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 420 [1/1] (0.00ns)   --->   "%OUT_addr_8 = getelementptr i16* %OUT_r, i64 9"   --->   Operation 420 'getelementptr' 'OUT_addr_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 421 [1/1] (8.75ns)   --->   "%OUT_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_8, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 421 'writereq' 'OUT_addr_8_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 422 [2/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 422 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 423 [3/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 423 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 424 [4/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 424 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 425 [1/2] (3.25ns)   --->   "store i32 %tmp_121_cast, i32* %test_V_addr_8, align 4" [RC_Receiver/RC_Receiver.cpp:88]   --->   Operation 425 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_101 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %p_Val2_1, i3 0)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 426 'bitconcatenate' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_123_cast = zext i16 %tmp_101 to i32" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 427 'zext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 428 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 428 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 429 [2/2] (3.25ns)   --->   "store i32 %tmp_123_cast, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 430 [1/2] (2.32ns)   --->   "%SBUS_data_load_21 = load i8* %SBUS_data_addr_21, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 430 'load' 'SBUS_data_load_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 431 [1/1] (0.00ns)   --->   "%SBUS_data_addr_22 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 22" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 431 'getelementptr' 'SBUS_data_addr_22' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 432 [2/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 432 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_24 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i8 %SBUS_data_load_21 to i5" [RC_Receiver/RC_Receiver.cpp:51]   --->   Operation 433 'trunc' 'tmp_62' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 434 [1/1] (0.00ns)   --->   "%tmp_59 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %tmp_62, i6 %tmp_57)" [RC_Receiver/RC_Receiver.cpp:51]   --->   Operation 434 'bitconcatenate' 'tmp_59' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 435 [1/1] (0.00ns)   --->   "store i11 %tmp_59, i11* @channels_14, align 2" [RC_Receiver/RC_Receiver.cpp:51]   --->   Operation 435 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_60 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %SBUS_data_load_21, i32 5, i32 7)" [RC_Receiver/RC_Receiver.cpp:52]   --->   Operation 436 'partselect' 'tmp_60' <Predicate = (or_cond)> <Delay = 0.00>
ST_24 : Operation 437 [1/5] (8.75ns)   --->   "%OUT_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 437 'writeresp' 'OUT_addr_1_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 438 [2/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 438 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 439 [3/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 439 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 440 [4/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 440 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 441 [5/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 441 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 442 [1/1] (0.00ns)   --->   "%p_trunc19_ext = zext i13 %op_V_assign_0_9 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 442 'zext' 'p_trunc19_ext' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 443 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_8, i16 %p_trunc19_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 443 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 444 [1/5] (8.62ns)   --->   "%op_V_assign_0_s = call fastcc i13 @scaleRange(i11 %tmp_148_s)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 444 'call' 'op_V_assign_0_s' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 445 [1/1] (0.00ns)   --->   "%OUT_addr_9 = getelementptr i16* %OUT_r, i64 10"   --->   Operation 445 'getelementptr' 'OUT_addr_9' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 446 [1/1] (8.75ns)   --->   "%OUT_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_9, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 446 'writereq' 'OUT_addr_9_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 447 [2/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 447 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 448 [3/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 448 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 449 [1/1] (0.00ns)   --->   "%channels_13_load = load i11* @channels_13, align 2"   --->   Operation 449 'load' 'channels_13_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 450 [1/1] (1.88ns)   --->   "%tmp_146_12 = icmp ult i11 %channels_13_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 450 'icmp' 'tmp_146_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 451 [1/1] (1.88ns)   --->   "%tmp_147_12 = icmp ugt i11 %channels_13_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 451 'icmp' 'tmp_147_12' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_12)   --->   "%p_channels_load_12_ca = select i1 %tmp_146_12, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 452 'select' 'p_channels_load_12_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_12)   --->   "%tmp_81 = or i1 %tmp_146_12, %tmp_147_12" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 453 'or' 'tmp_81' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 454 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_12 = select i1 %tmp_81, i11 %p_channels_load_12_ca, i11 %channels_13_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 454 'select' 'tmp_148_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 455 [5/5] (2.40ns)   --->   "%op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 455 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 456 [1/2] (3.25ns)   --->   "store i32 %tmp_123_cast, i32* %test_V_addr_9, align 4" [RC_Receiver/RC_Receiver.cpp:89]   --->   Operation 456 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_24 : Operation 457 [1/1] (0.00ns)   --->   "%tmp_98 = call i17 @_ssdm_op_BitConcatenate.i17.i1.i16(i1 %tmp_94, i16 0)" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 457 'bitconcatenate' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_125_cast = zext i17 %tmp_98 to i32" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 458 'zext' 'tmp_125_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 459 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [2/2] (3.25ns)   --->   "store i32 %tmp_125_cast, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 461 [1/2] (2.32ns)   --->   "%SBUS_data_load_22 = load i8* %SBUS_data_addr_22, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 461 'load' 'SBUS_data_load_22' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%SBUS_data_addr_23 = getelementptr [25 x i8]* %SBUS_data, i64 0, i64 23" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 462 'getelementptr' 'SBUS_data_addr_23' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 463 [2/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 463 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_25 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_61 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %SBUS_data_load_22, i3 %tmp_60)" [RC_Receiver/RC_Receiver.cpp:52]   --->   Operation 464 'bitconcatenate' 'tmp_61' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "store i11 %tmp_61, i11* @channels_15, align 2" [RC_Receiver/RC_Receiver.cpp:52]   --->   Operation 465 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_25 : Operation 466 [1/5] (8.75ns)   --->   "%OUT_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_2)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 466 'writeresp' 'OUT_addr_2_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 467 [2/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 467 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 468 [3/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 468 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 469 [4/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 469 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 470 [5/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 470 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 471 [1/1] (0.00ns)   --->   "%p_trunc20_ext = zext i13 %op_V_assign_0_s to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 471 'zext' 'p_trunc20_ext' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 472 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_9, i16 %p_trunc20_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 472 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 473 [1/5] (8.62ns)   --->   "%op_V_assign_0_1 = call fastcc i13 @scaleRange(i11 %tmp_148_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 473 'call' 'op_V_assign_0_1' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 474 [1/1] (0.00ns)   --->   "%OUT_addr_10 = getelementptr i16* %OUT_r, i64 11"   --->   Operation 474 'getelementptr' 'OUT_addr_10' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 475 [1/1] (8.75ns)   --->   "%OUT_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_10, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 475 'writereq' 'OUT_addr_10_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 476 [2/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 476 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 477 [4/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 477 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 478 [1/1] (0.00ns)   --->   "%channels_14_load = load i11* @channels_14, align 2"   --->   Operation 478 'load' 'channels_14_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 479 [1/1] (1.88ns)   --->   "%tmp_146_13 = icmp ult i11 %channels_14_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 479 'icmp' 'tmp_146_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 480 [1/1] (1.88ns)   --->   "%tmp_147_13 = icmp ugt i11 %channels_14_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 480 'icmp' 'tmp_147_13' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_13)   --->   "%p_channels_load_13_ca = select i1 %tmp_146_13, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 481 'select' 'p_channels_load_13_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_13)   --->   "%tmp_82 = or i1 %tmp_146_13, %tmp_147_13" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 482 'or' 'tmp_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 483 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_13 = select i1 %tmp_82, i11 %p_channels_load_13_ca, i11 %channels_14_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 483 'select' 'tmp_148_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 484 [5/5] (2.40ns)   --->   "%op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 484 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp_87)   --->   "%tmp_86_cast = select i1 %icmp, i2 0, i2 1" [RC_Receiver/RC_Receiver.cpp:117->RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 485 'select' 'tmp_86_cast' <Predicate = (tmp_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 486 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_87 = select i1 %tmp_1_i, i2 %tmp_86_cast, i2 -2" [RC_Receiver/RC_Receiver.cpp:117->RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 486 'select' 'tmp_87' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 487 [1/2] (3.25ns)   --->   "store i32 %tmp_125_cast, i32* %test_V_addr_10, align 4" [RC_Receiver/RC_Receiver.cpp:90]   --->   Operation 487 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_25 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_99 = call i18 @_ssdm_op_BitConcatenate.i18.i2.i16(i2 %tmp_87, i16 0)" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 488 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_127_cast = zext i18 %tmp_99 to i32" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 489 'zext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 490 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 490 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 491 [2/2] (3.25ns)   --->   "store i32 %tmp_127_cast, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 492 [1/2] (2.32ns)   --->   "%SBUS_data_load_23 = load i8* %SBUS_data_addr_23, align 1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 492 'load' 'SBUS_data_load_23' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 25> <RAM>
ST_26 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i8 %SBUS_data_load_23 to i1" [RC_Receiver/RC_Receiver.cpp:30]   --->   Operation 493 'trunc' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 494 [1/1] (0.99ns)   --->   "%tmp_92_cast_cast_cas = select i1 %tmp_1, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:54]   --->   Operation 494 'select' 'tmp_92_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 495 [1/1] (0.00ns)   --->   "store i11 %tmp_92_cast_cast_cas, i11* @channels_16, align 2" [RC_Receiver/RC_Receiver.cpp:54]   --->   Operation 495 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 1)" [RC_Receiver/RC_Receiver.cpp:55]   --->   Operation 496 'bitselect' 'tmp_63' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 497 [1/1] (0.99ns)   --->   "%tmp_95_cast_cast_cas = select i1 %tmp_63, i11 -1, i11 0" [RC_Receiver/RC_Receiver.cpp:55]   --->   Operation 497 'select' 'tmp_95_cast_cast_cas' <Predicate = (or_cond)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 498 [1/1] (0.00ns)   --->   "store i11 %tmp_95_cast_cast_cas, i11* @channels_17, align 2" [RC_Receiver/RC_Receiver.cpp:55]   --->   Operation 498 'store' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %SBUS_data_load_23, i32 2)" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 499 'bitselect' 'tmp_86' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 500 [1/1] (0.00ns)   --->   "br i1 %tmp_86, label %2, label %._crit_edge194" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 500 'br' <Predicate = (or_cond)> <Delay = 0.00>
ST_26 : Operation 501 [1/5] (8.75ns)   --->   "%OUT_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_5)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 501 'writeresp' 'OUT_addr_5_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 502 [2/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 502 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 503 [3/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 503 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 504 [4/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 504 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 505 [5/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 505 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 506 [1/1] (0.00ns)   --->   "%p_trunc21_ext = zext i13 %op_V_assign_0_1 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 506 'zext' 'p_trunc21_ext' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 507 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_10, i16 %p_trunc21_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 507 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 508 [1/5] (8.62ns)   --->   "%op_V_assign_0_2 = call fastcc i13 @scaleRange(i11 %tmp_148_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 508 'call' 'op_V_assign_0_2' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 509 [1/1] (0.00ns)   --->   "%OUT_addr_11 = getelementptr i16* %OUT_r, i64 12"   --->   Operation 509 'getelementptr' 'OUT_addr_11' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 510 [1/1] (8.75ns)   --->   "%OUT_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_11, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 510 'writereq' 'OUT_addr_11_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 511 [3/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 511 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 512 [4/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 512 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 513 [1/1] (0.00ns)   --->   "%channels_15_load = load i11* @channels_15, align 2"   --->   Operation 513 'load' 'channels_15_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 514 [1/1] (1.88ns)   --->   "%tmp_146_14 = icmp ult i11 %channels_15_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 514 'icmp' 'tmp_146_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 515 [1/1] (1.88ns)   --->   "%tmp_147_14 = icmp ugt i11 %channels_15_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 515 'icmp' 'tmp_147_14' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_14)   --->   "%p_channels_load_14_ca = select i1 %tmp_146_14, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 516 'select' 'p_channels_load_14_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_14)   --->   "%tmp_83 = or i1 %tmp_146_14, %tmp_147_14" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 517 'or' 'tmp_83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 518 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_14 = select i1 %tmp_83, i11 %p_channels_load_14_ca, i11 %channels_15_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 518 'select' 'tmp_148_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 519 [5/5] (2.40ns)   --->   "%op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 519 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 520 [1/2] (3.25ns)   --->   "store i32 %tmp_127_cast, i32* %test_V_addr_11, align 4" [RC_Receiver/RC_Receiver.cpp:91]   --->   Operation 520 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 521 [1/5] (8.75ns)   --->   "%OUT_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_6)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 521 'writeresp' 'OUT_addr_6_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 522 [2/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 522 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 523 [3/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 523 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 524 [4/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 524 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 525 [5/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 525 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 526 [1/1] (0.00ns)   --->   "%p_trunc22_ext = zext i13 %op_V_assign_0_2 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 526 'zext' 'p_trunc22_ext' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 527 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_11, i16 %p_trunc22_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 527 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 528 [2/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 528 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 529 [3/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 529 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 530 [4/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 530 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 531 [1/1] (0.00ns)   --->   "%channels_16_load = load i11* @channels_16, align 2"   --->   Operation 531 'load' 'channels_16_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 532 [1/1] (1.88ns)   --->   "%tmp_146_15 = icmp ult i11 %channels_16_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 532 'icmp' 'tmp_146_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 533 [1/1] (1.88ns)   --->   "%tmp_147_15 = icmp ugt i11 %channels_16_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 533 'icmp' 'tmp_147_15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_15)   --->   "%p_channels_load_15_ca = select i1 %tmp_146_15, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 534 'select' 'p_channels_load_15_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_15)   --->   "%tmp_84 = or i1 %tmp_146_15, %tmp_147_15" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 535 'or' 'tmp_84' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 536 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_15 = select i1 %tmp_84, i11 %p_channels_load_15_ca, i11 %channels_16_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 536 'select' 'tmp_148_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 537 [5/5] (2.40ns)   --->   "%op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 537 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 538 [1/5] (8.75ns)   --->   "%OUT_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_7)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 538 'writeresp' 'OUT_addr_7_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 539 [2/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 539 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 540 [3/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 540 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 541 [4/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 541 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 542 [5/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 542 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 543 [1/5] (8.62ns)   --->   "%op_V_assign_0_3 = call fastcc i13 @scaleRange(i11 %tmp_148_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 543 'call' 'op_V_assign_0_3' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 544 [1/1] (0.00ns)   --->   "%OUT_addr_12 = getelementptr i16* %OUT_r, i64 13"   --->   Operation 544 'getelementptr' 'OUT_addr_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 545 [1/1] (8.75ns)   --->   "%OUT_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_12, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 545 'writereq' 'OUT_addr_12_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 546 [2/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 546 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 547 [3/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 547 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 548 [4/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 548 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 549 [1/1] (0.00ns)   --->   "%channels_17_load = load i11* @channels_17, align 2"   --->   Operation 549 'load' 'channels_17_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 550 [1/1] (1.88ns)   --->   "%tmp_146_16 = icmp ult i11 %channels_17_load, 200" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 550 'icmp' 'tmp_146_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [1/1] (1.88ns)   --->   "%tmp_147_16 = icmp ugt i11 %channels_17_load, -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 551 'icmp' 'tmp_147_16' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_16)   --->   "%p_channels_load_16_ca = select i1 %tmp_146_16, i11 200, i11 -248" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 552 'select' 'p_channels_load_16_ca' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node tmp_148_16)   --->   "%tmp_85 = or i1 %tmp_146_16, %tmp_147_16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 553 'or' 'tmp_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 554 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_148_16 = select i1 %tmp_85, i11 %p_channels_load_16_ca, i11 %channels_17_load" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 554 'select' 'tmp_148_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 555 [5/5] (2.40ns)   --->   "%op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 555 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 2.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 556 [1/5] (8.75ns)   --->   "%OUT_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_8)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 556 'writeresp' 'OUT_addr_8_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 557 [2/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 557 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 558 [3/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 558 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 559 [4/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 559 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 560 [1/1] (0.00ns)   --->   "%p_trunc23_ext = zext i13 %op_V_assign_0_3 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 560 'zext' 'p_trunc23_ext' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 561 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_12, i16 %p_trunc23_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 561 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 562 [1/5] (8.62ns)   --->   "%op_V_assign_0_10 = call fastcc i13 @scaleRange(i11 %tmp_148_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 562 'call' 'op_V_assign_0_10' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 563 [1/1] (0.00ns)   --->   "%OUT_addr_13 = getelementptr i16* %OUT_r, i64 14"   --->   Operation 563 'getelementptr' 'OUT_addr_13' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 564 [1/1] (8.75ns)   --->   "%OUT_addr_13_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_13, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 564 'writereq' 'OUT_addr_13_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 565 [2/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 565 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 566 [3/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 566 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 567 [4/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 567 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 568 [1/5] (8.75ns)   --->   "%OUT_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_9)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 568 'writeresp' 'OUT_addr_9_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 569 [2/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 569 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 570 [3/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 570 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 571 [5/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 571 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 572 [1/1] (0.00ns)   --->   "%p_trunc24_ext = zext i13 %op_V_assign_0_10 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 572 'zext' 'p_trunc24_ext' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 573 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_13, i16 %p_trunc24_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 573 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 574 [1/5] (8.62ns)   --->   "%op_V_assign_0_11 = call fastcc i13 @scaleRange(i11 %tmp_148_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 574 'call' 'op_V_assign_0_11' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 575 [1/1] (0.00ns)   --->   "%OUT_addr_14 = getelementptr i16* %OUT_r, i64 15"   --->   Operation 575 'getelementptr' 'OUT_addr_14' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 576 [1/1] (8.75ns)   --->   "%OUT_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_14, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 576 'writereq' 'OUT_addr_14_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 577 [2/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 577 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 578 [3/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 578 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 579 [1/5] (8.75ns)   --->   "%OUT_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_10)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 579 'writeresp' 'OUT_addr_10_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 580 [2/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 580 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 581 [4/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 581 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 582 [5/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 582 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 583 [1/1] (0.00ns)   --->   "%p_trunc25_ext = zext i13 %op_V_assign_0_11 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 583 'zext' 'p_trunc25_ext' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 584 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_14, i16 %p_trunc25_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 584 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 585 [1/5] (8.62ns)   --->   "%op_V_assign_0_12 = call fastcc i13 @scaleRange(i11 %tmp_148_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 585 'call' 'op_V_assign_0_12' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 586 [1/1] (0.00ns)   --->   "%OUT_addr_15 = getelementptr i16* %OUT_r, i64 16"   --->   Operation 586 'getelementptr' 'OUT_addr_15' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 587 [1/1] (8.75ns)   --->   "%OUT_addr_15_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_15, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 587 'writereq' 'OUT_addr_15_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 588 [2/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 588 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 589 [1/5] (8.75ns)   --->   "%OUT_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_11)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 589 'writeresp' 'OUT_addr_11_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 590 [3/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 590 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 591 [4/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 591 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 592 [5/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 592 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 593 [1/1] (0.00ns)   --->   "%p_trunc26_ext = zext i13 %op_V_assign_0_12 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 593 'zext' 'p_trunc26_ext' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 594 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_15, i16 %p_trunc26_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 594 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 595 [1/5] (8.62ns)   --->   "%op_V_assign_0_13 = call fastcc i13 @scaleRange(i11 %tmp_148_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 595 'call' 'op_V_assign_0_13' <Predicate = true> <Delay = 8.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 596 [1/1] (0.00ns)   --->   "%OUT_addr_16 = getelementptr i16* %OUT_r, i64 17"   --->   Operation 596 'getelementptr' 'OUT_addr_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 597 [1/1] (8.75ns)   --->   "%OUT_addr_16_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_16, i32 1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 597 'writereq' 'OUT_addr_16_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 598 [1/1] (0.00ns)   --->   "%OUT_addr_3 = getelementptr i16* %OUT_r, i64 4"   --->   Operation 598 'getelementptr' 'OUT_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 599 [2/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 599 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 600 [3/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 600 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 601 [4/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 601 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 602 [5/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 602 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "%p_trunc27_ext = zext i13 %op_V_assign_0_13 to i16" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 603 'zext' 'p_trunc27_ext' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_16, i16 %p_trunc27_ext, i2 -1)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 604 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 605 [1/1] (8.75ns)   --->   "%OUT_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_3, i32 1)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 605 'writereq' 'OUT_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 606 [1/1] (0.00ns)   --->   "%OUT_addr_4 = getelementptr i16* %OUT_r, i64 5"   --->   Operation 606 'getelementptr' 'OUT_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 607 [1/5] (8.75ns)   --->   "%OUT_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_12)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 607 'writeresp' 'OUT_addr_12_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 608 [2/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 608 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 609 [3/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 609 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 610 [4/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 610 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 611 [5/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 611 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 612 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_BitConcatenate.i14.i1.i13(i1 %tmp_94, i13 0)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 612 'bitconcatenate' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 613 [1/1] (0.00ns)   --->   "%p_Val2_2_cast = zext i14 %p_Val2_2 to i16" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 613 'zext' 'p_Val2_2_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 614 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_3, i16 %p_Val2_2_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 614 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 615 [1/1] (8.75ns)   --->   "%OUT_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_addr_4, i32 1)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 615 'writereq' 'OUT_addr_4_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 616 [1/5] (8.75ns)   --->   "%OUT_addr_13_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_13)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 616 'writeresp' 'OUT_addr_13_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 617 [2/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 617 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 618 [3/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 618 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 619 [4/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 619 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 620 [5/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 620 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 621 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i15 @_ssdm_op_BitConcatenate.i15.i2.i13(i2 %tmp_87, i13 0)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 621 'bitconcatenate' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 622 [1/1] (0.00ns)   --->   "%p_Val2_3_cast = zext i15 %p_Val2_3 to i16" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 622 'zext' 'p_Val2_3_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 623 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_addr_4, i16 %p_Val2_3_cast, i2 -1)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 623 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 624 [1/5] (8.75ns)   --->   "%OUT_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_14)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 624 'writeresp' 'OUT_addr_14_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 625 [2/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 625 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 626 [3/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 626 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 627 [4/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 627 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 628 [5/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 628 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 629 [1/5] (8.75ns)   --->   "%OUT_addr_15_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_15)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 629 'writeresp' 'OUT_addr_15_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 630 [2/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 630 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 631 [3/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 631 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 632 [4/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 632 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 633 [1/5] (8.75ns)   --->   "%OUT_addr_16_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_16)" [RC_Receiver/RC_Receiver.cpp:69]   --->   Operation 633 'writeresp' 'OUT_addr_16_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 634 [2/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 634 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 635 [3/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 635 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 636 [1/5] (8.75ns)   --->   "%OUT_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_3)" [RC_Receiver/RC_Receiver.cpp:73]   --->   Operation 636 'writeresp' 'OUT_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 637 [2/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 637 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i8]* %SBUS_data), !map !98"   --->   Operation 638 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 639 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !104"   --->   Operation 639 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 640 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !110"   --->   Operation 640 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 641 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rcReceiver_str) nounwind"   --->   Operation 641 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 642 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:8]   --->   Operation 642 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 643 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [RC_Receiver/RC_Receiver.cpp:10]   --->   Operation 643 'specinterface' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([25 x i8]* %SBUS_data, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 644 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 645 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([25 x i8]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 645 'specinterface' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 646 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [4 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 646 'specinterface' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 647 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str6, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 647 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 648 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 648 'specinterface' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 649 [1/1] (0.00ns)   --->   "%errors_load = load i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 649 'load' 'errors_load' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 650 [1/1] (2.55ns)   --->   "%tmp_6 = add i32 %errors_load, 1" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 650 'add' 'tmp_6' <Predicate = (!or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 651 [1/1] (0.00ns)   --->   "store i32 %tmp_6, i32* @errors, align 4" [RC_Receiver/RC_Receiver.cpp:63]   --->   Operation 651 'store' <Predicate = (!or_cond)> <Delay = 0.00>
ST_40 : Operation 652 [1/1] (0.00ns)   --->   "%lost_load = load i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 652 'load' 'lost_load' <Predicate = (or_cond & tmp_86)> <Delay = 0.00>
ST_40 : Operation 653 [1/1] (2.55ns)   --->   "%tmp_64 = add nsw i32 %lost_load, 1" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 653 'add' 'tmp_64' <Predicate = (or_cond & tmp_86)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 654 [1/1] (0.00ns)   --->   "store i32 %tmp_64, i32* @lost, align 4" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 654 'store' <Predicate = (or_cond & tmp_86)> <Delay = 0.00>
ST_40 : Operation 655 [1/1] (0.00ns)   --->   "br label %._crit_edge194" [RC_Receiver/RC_Receiver.cpp:58]   --->   Operation 655 'br' <Predicate = (or_cond & tmp_86)> <Delay = 0.00>
ST_40 : Operation 656 [1/5] (8.75ns)   --->   "%OUT_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_addr_4)" [RC_Receiver/RC_Receiver.cpp:76]   --->   Operation 656 'writeresp' 'OUT_addr_4_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 657 [1/1] (0.00ns)   --->   "ret void" [RC_Receiver/RC_Receiver.cpp:94]   --->   Operation 657 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr_1', RC_Receiver/RC_Receiver.cpp:30) [38]  (0 ns)
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [39]  (2.32 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_1', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [39]  (2.32 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_2', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [41]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_3', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [43]  (2.32 ns)

 <State 5>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_4', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [45]  (2.32 ns)

 <State 6>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_5', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [47]  (2.32 ns)

 <State 7>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_6', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [49]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_7', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [51]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load_8', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [53]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('SBUS_data_addr', RC_Receiver/RC_Receiver.cpp:30) [36]  (0 ns)
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [37]  (2.32 ns)

 <State 11>: 3.87ns
The critical path consists of the following:
	'load' operation ('SBUS_data_load', RC_Receiver/RC_Receiver.cpp:30) on array 'SBUS_data' [37]  (2.32 ns)
	'icmp' operation ('tmp', RC_Receiver/RC_Receiver.cpp:33) [87]  (1.55 ns)

 <State 12>: 8.02ns
The critical path consists of the following:
	'or' operation ('tmp_14', RC_Receiver/RC_Receiver.cpp:39) [115]  (0.99 ns)
	multiplexor before 'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:38) with incoming values : ('channels_1_load') ('tmp_7', RC_Receiver/RC_Receiver.cpp:38) [195]  (1.77 ns)
	'phi' operation ('v', RC_Receiver/RC_Receiver.cpp:38) with incoming values : ('channels_1_load') ('tmp_7', RC_Receiver/RC_Receiver.cpp:38) [195]  (0 ns)
	'icmp' operation ('tmp_146_1', RC_Receiver/RC_Receiver.cpp:69) [210]  (1.88 ns)
	'or' operation ('tmp_69', RC_Receiver/RC_Receiver.cpp:69) [213]  (0 ns)
	'select' operation ('tmp_148_1', RC_Receiver/RC_Receiver.cpp:69) [214]  (0.978 ns)
	'call' operation ('p_Val2_9', RC_Receiver/RC_Receiver.cpp:69) to 'scaleRange' [215]  (2.4 ns)

 <State 13>: 8.63ns
The critical path consists of the following:
	'call' operation ('p_Val2_8', RC_Receiver/RC_Receiver.cpp:69) to 'scaleRange' [205]  (8.63 ns)

 <State 14>: 8.63ns
The critical path consists of the following:
	'call' operation ('p_Val2_8', RC_Receiver/RC_Receiver.cpp:69) to 'scaleRange' [205]  (8.63 ns)

 <State 15>: 8.63ns
The critical path consists of the following:
	'call' operation ('p_Val2_8', RC_Receiver/RC_Receiver.cpp:69) to 'scaleRange' [205]  (8.63 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [207]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [208]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [209]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [209]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [209]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [209]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [209]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [220]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [231]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [242]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [268]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [280]  (8.75 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [292]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [304]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [316]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [328]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [340]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_3') [249]  (0 ns)
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:73) [404]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('OUT_addr_4') [256]  (0 ns)
	bus request on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:76) [414]  (8.75 ns)

 <State 35>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [364]  (8.75 ns)

 <State 36>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [376]  (8.75 ns)

 <State 37>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [388]  (8.75 ns)

 <State 38>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:69) [400]  (8.75 ns)

 <State 39>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:73) [406]  (8.75 ns)

 <State 40>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (RC_Receiver/RC_Receiver.cpp:76) [416]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
