`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2018/06/26 17:43:14
// Design Name: 
// Module Name: Arbiter
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
`include "struct_list.vh"
module Arbiter(
    input [7:0]           gmii_rxd,
    input                 eth_rxck,
    input                 gmii_rxctl,
    input                 rst_rx,
    input                 rst_btn,
    input [7:0]           SW,
    //AXI0
    input                 axi_awready,
    input                 axi_wready,
    input                 axi_bresp,
    input                 axi_bvalid,
    input                 axi_arready,
    input AXI_R           axi_r,
    
    output [8:0]          rarp_o,
    output [8:0]          ping_o,
    output [8:0]          UDP_o,
    output [4:0]          LED_o,
    output [7:0]          PMOD_B_o,
    output [7:0]          PMOD_C_o,
    output                recvend,
    input                 block_end,
    //AXI0
    output AXI_AW         axi_aw,
    output AXI_W          axi_w,
    output                axi_bready,
    output AXI_AR         axi_ar,
    output                axi_rready
    );


parameter  Idle        = 8'h00;
parameter  SFD_Wait    = 8'h01;
parameter  Recv_Data   = 8'h02;
parameter  Recv_End    = 8'h03;
    
    reg       pre;
    reg [7:0] RXBUF [1485:0];
    
    /* ï¿½Xï¿½eï¿½[ï¿½gï¿½}ï¿½Vï¿½ï¿½ */
    (*dont_touch="true"*)reg [3:0] st;
    reg [3:0] nx;
    
    //<-- test by oikawa
    reg [2:0] rxend_cnt;
    always_ff @(posedge eth_rxck)begin
       if (st==Idle) rxend_cnt <= 3'b0;
       else if (st==Recv_End) rxend_cnt <= rxend_cnt + 3'd1;
    end
    //--> test by oikawa
    
    always_ff @(posedge eth_rxck)begin
        if(rst_rx)  st <= Idle;
        else        st <= nx;
    end
    
    always_comb begin
        nx = st;
        case(st)
            Idle:       if (gmii_rxctl)  nx = SFD_Wait;
            SFD_Wait:   if (pre)         nx = Recv_Data;
            Recv_Data:  if (!gmii_rxctl) nx = Recv_End;
            Recv_End:   if (rxend_cnt==3'd4)  nx = Idle;
            default:begin end
        endcase
    end
    
    /*---MAC/IP addressï¿½ï¿½DIPï¿½Xï¿½Cï¿½bï¿½`ï¿½ï¿½ï¿½gï¿½ï¿½ï¿½Ä”Cï¿½Ó‚ÉŒï¿½ï¿½ß‚ï¿½(add 2018.12.5)---*/
    (*dont_touch="true"*) wire [47:0] my_MACadd = `my_MAC | {44'b0, SW[3:0]};   // 2019.1.9
    (*dont_touch="true"*) wire [31:0] my_IPadd  = `my_IP  | {28'b0, SW[3:0]};
    /*---ï¿½pï¿½Pï¿½bï¿½gï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ð”²‚ï¿½ï¿½oï¿½ï¿½---*/
    (*dont_touch="true"*)reg [47:0] DstMAC;
    (*dont_touch="true"*)reg [31:0] DstIP;
    wire [47:0] rx_dstMAC    = {RXBUF[0],RXBUF[1],RXBUF[2],RXBUF[3],RXBUF[4],RXBUF[5]};
    wire [47:0] rx_srcMAC    = {RXBUF[6],RXBUF[7],RXBUF[8],RXBUF[9],RXBUF[10],RXBUF[11]};
    wire [15:0] rx_FTYPE     = {RXBUF[12],RXBUF[13]};
    wire [31:0] rx_srcIP     = {RXBUF[28],RXBUF[29],RXBUF[30],RXBUF[31]};
    wire [31:0] rx_arp_dstIP = {RXBUF[38],RXBUF[39],RXBUF[40],RXBUF[41]};
    wire [31:0] rx_ip4_dstIP = {RXBUF[30],RXBUF[31],RXBUF[32],RXBUF[33]};

    wire is_arp = (rx_FTYPE==`FTYPE_ARP); //-- moikawa add.
    wire dstmac_is_bcast = (rx_dstMAC == `bcast_MAC); //-- dest MAC address is broadcast.
    wire dstmac_is_me    = (rx_dstMAC == my_MACadd);  //-- dest MAC address is me.
    
    always_ff @(posedge eth_rxck) begin
        if(st==Recv_End && is_arp) begin
            if(dstmac_is_bcast || dstmac_is_me) begin   // add 2018.12.5
                DstMAC <= rx_srcMAC;
                DstIP <= rx_srcIP;
            end
        end
        else if(st==Idle) begin
            DstMAC <= 48'b0;
            DstIP <= 32'b0;
        end
    end
    
    /* rxdï¿½ï¿½rxctlï¿½Ì’xï¿½ï¿½ */
    (*dont_touch="true"*)reg [7:0] q_rxd [3:0];
    reg [3:0] q_rxctl;
    always @(posedge eth_rxck)begin
       if (rst_rx) begin
          q_rxctl <= 4'b0; 
       end else begin
          q_rxd <= {q_rxd[2:0],gmii_rxd};
          q_rxctl <= {q_rxctl[2:0], gmii_rxctl};
       end
    end    
    
    /*---ï¿½ï¿½M---*/
    /*--ï¿½ï¿½Mï¿½fï¿½[ï¿½^ï¿½ï¿½--*/
    (*dont_touch="true"*) reg [10:0] rx_cnt;
    always_ff @(posedge eth_rxck)begin
        if(st==Recv_Data)       rx_cnt <= rx_cnt + 11'd1;
        else if(st==Idle)       rx_cnt <= 0;
    end
    
    /*--ï¿½ï¿½Mï¿½fï¿½[ï¿½^ï¿½ï¿½ï¿½[ï¿½h--*/
    always_ff @(posedge eth_rxck)begin
        if(st==Recv_Data) RXBUF[rx_cnt] <= q_rxd[0];
    end
    
    /*--SFDï¿½ï¿½ï¿½o--*/
    always_comb begin
        if(st==SFD_Wait&&q_rxd[0]==`SFD) pre = 1'b1;
        else pre = 1'b0;
    end
    
    /* CRC_DELAY */
    reg [1:0] delay_CRC;    // CRCï¿½Ì‚ï¿½ï¿½ß‚ï¿½4ï¿½oï¿½Cï¿½gï¿½xï¿½ç‚¹ï¿½ï¿½
    reg       CRC_flg;
    reg       reset;
    always_ff @(posedge eth_rxck or negedge gmii_rxctl)begin
        if(st==Recv_Data)begin
            if(delay_CRC==2'b10)begin
                CRC_flg<=1;
                reset<=1;
            end
            else delay_CRC <= delay_CRC + 1;
            if(!gmii_rxctl) CRC_flg <= 0;
        end
        else if(st==Idle)begin
            reset<=0;
            delay_CRC<=0;
            CRC_flg <= 0;
        end
    end
    
    //==========================================
    // CRC generator
    //==========================================    
    reg [31:0] CRC;
    CRC_ge crc_ge(
                .d(q_rxd[3]),
                .CLK(eth_rxck),
                .reset(reset),
                .CRC(CRC),
                .flg(CRC_flg)
    );   
    
    (*dont_touch="true"*)reg [31:0] r_crc;
    always_ff @(posedge eth_rxck) begin
        if(st==Recv_Data)begin
            r_crc <= ~{CRC[24],CRC[25],CRC[26],CRC[27],CRC[28],CRC[29],CRC[30],CRC[31],
                      CRC[16],CRC[17],CRC[18],CRC[19],CRC[20],CRC[21],CRC[22],CRC[23],
                      CRC[8],CRC[9],CRC[10],CRC[11],CRC[12],CRC[13],CRC[14],CRC[15],
                      CRC[0],CRC[1],CRC[2],CRC[3],CRC[4],CRC[5],CRC[6],CRC[7]};
        end
        else r_crc <= 0;
    end
 
    (*dont_touch="true"*)reg [31:0] FCS;
    always_ff @(posedge eth_rxck) begin
        if (st==Recv_Data&&!gmii_rxctl)begin
            FCS <= {q_rxd[3],q_rxd[2],q_rxd[1],q_rxd[0]}; 
        end
        else if(st==Idle)begin
            FCS <= 0;
        end
    end
    
    (*dont_touch="true"*)reg crc_ok;
    wire FCS_correct = (st==Recv_End && FCS==r_crc);
    always_ff @(posedge eth_rxck)begin
        if(st==Recv_End && rxend_cnt==4'h0 && FCS_correct) crc_ok <= `HI;
        else if(st==Idle) crc_ok <= `LO;
    end
     
    /*---ï¿½pï¿½Pï¿½bï¿½gï¿½ÌŽï¿½ÞUï¿½è•ªï¿½ï¿½---*/
    (*dont_touch="true"*)reg [2:0] arp_st;      // ARP Packet
    (*dont_touch="true"*)reg ping_st;           // ICMP Echo Packet(ping)
    (*dont_touch="true"*)reg [2:0] UDP_st;      // UDP Packet
    (*dont_touch="true"*)reg [2:0] els_packet;  // else Packet
    always_ff @(posedge eth_rxck)begin
        if(crc_ok)begin
            if((dstmac_is_bcast ||dstmac_is_me) && is_arp && rx_arp_dstIP==my_IPadd) arp_st <= 3'b111;  // add 2018.12.5
            else if(dstmac_is_me && RXBUF[23]==8'h01 && rx_ip4_dstIP==my_IPadd) ping_st <= `HI; // add 2018.12.11
            else if(dstmac_is_me && RXBUF[23]==8'h11 && rx_ip4_dstIP==my_IPadd) UDP_st  <= 3'h7; // add 2018.12.5
            else els_packet <= 3'h7;
        end
        else begin
            arp_st  <= {arp_st[1:0], `LO};
            ping_st <= `LO;
            UDP_st  <= {UDP_st[1:0], `LO};
            els_packet <= {els_packet[1:0], `LO};
        end
    end
    
    ARP arp(
        /*---INPUT---*/
        .eth_rxck     (eth_rxck),
        .rst_rx       (rst_rx),
        .start_i      (arp_st[2]),
        .myMAC_i      (my_MACadd),  //<---  add 2018.12.5
        .myIP_i       (my_IPadd),   //--->
        .DstMAC_i     (DstMAC),
        .DstIP_i      (DstIP),
        /*---OUTPUT---*/
        .rarp_o       (rarp_o)
    );
    
    ping ping(
        /*---INPUT---*/
        .eth_rxck     (eth_rxck),
        .rst_rx       (rst_rx),
        .rxd_i        ({q_rxctl[0], q_rxd[0]}),
        .els_packet   (arp_st[2]||els_packet[2]),
        .ping_st      (ping_st),
        .my_MAC_i     (my_MACadd),
        .my_IP_i      (my_IPadd),
        /*---OUTPUT---*/
        .ping_o       (ping_o)
    );

    wire [47:0] DstMAC_UDP;
    wire [31:0] DstIP_UDP;
    wire [15:0] SrcPort;
    wire [15:0] DstPort;
    wire        cnn_cmp;
//    wire signed [63:0] OFULL1_RESULT [0:9];
//    wire signed [63:0] OPOOL2_RESULT [0:9];
    wire signed [63:0] OLENET_RESULT [9:0];
    
    udp2cnn udp2cnn(
        /*---Input---*/
        .clk_i          (eth_rxck),
        .rst_i          (rst_rx),
        .UDP_st_i       (UDP_st[2]),
        .els_packet   (arp_st[2]||els_packet[2]),
        .data_i         ({q_rxctl[0], q_rxd[0]}),
        /*---Output---*/
        .cnn_cmp_o  (cnn_cmp),
        .DstMAC_o   (DstMAC_UDP),
        .DstIP_o    (DstIP_UDP),
        .SrcPort_o  (SrcPort),
        .DstPort_o  (DstPort),
        .LED_o      (LED_o),
        .PMOD_B_o(PMOD_B_o),
        .PMOD_C_o(PMOD_C_o),
//        .OFULL1_RESULT(OFULL1_RESULT)
//        .OPOOL2_RESULT(OPOOL2_RESULT),
        .OLENET_RESULT(OLENET_RESULT),
        .SW(SW[7:4])
    );
    
    trans_prob trans_prob(
        /*---INPUT---*/
        .clk_i          (eth_rxck),
        .rst_i          (rst_rx),
        .UDP_st_i       (UDP_st[0]),
        .cnn_cmp_i      (cnn_cmp),
        .my_MACadd_i    (my_MACadd),
        .my_IPadd_i     (my_IPadd),
        .DstMAC_i       (DstMAC_UDP),
        .DstIP_i        (DstIP_UDP),
        .SrcPort_i      (SrcPort),
        .DstPort_i      (DstPort),
//        .OFULL1_RESULT  (OFULL1_RESULT)
//        .OPOOL2_RESULT  (OPOOL2_RESULT),
        .result_i       (OLENET_RESULT),// ï¿½mï¿½ï¿½
        /*---Output---*/
        .UDP_o          (UDP_o)
    );
         
endmodule
