{"vcs1":{"timestamp_begin":1680053357.979946948, "rt":0.25, "ut":0.13, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680053357.530444400}
{"VCS_COMP_START_TIME": 1680053357.530444400}
{"VCS_COMP_END_TIME": 1680053358.324797903}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chipInterface.sv 02.sv 00_library.sv 00_SECDED.sv"}
{"vcs1": {"peak_mem": 322904}}
