-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Sat Oct 26 12:56:32 2024

FUNCTION HY_207 (clk, pin26, pin27, pin28, pin29, pin30, pin33, pin34, pin35, pin54, pin55, pin56, pin57, pin61, pin62, pin70, pin71, pin72)
	RETURNS (pin2, pin3, pin4, pin5, pin6, pin7, pin8, pin14, pin15, pin16, pin17, pin18, pin19, pin20, pin21, pin36, pin37, pin38, pin39, pin40, pin41, pin42, pin43, pin44, pin47, pin48, pin49, pin50, pin51, pin52, pin53, pin58, pin64, pin66, pin67, pin68, pin69, pin73, pin74, pin75, pin76, pin77, pin78, pin81, pin82, pin83, pin84, pin85, pin86, pin87, pin88, pin89, pin90, pin91, pin92, pin95, pin96, pin97, pin98, pin99, pin100, pin1);
