#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Oct 27 15:03:34 2024
# Process ID: 6138
# Current directory: /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1
# Command line: vivado -log AES.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source AES.tcl -notrace
# Log file: /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES.vdi
# Journal file: /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/vivado.jou
# Running On: dell-Inspiron-5415, OS: Linux, CPU Frequency: 1921.371 MHz, CPU Physical cores: 12, Host memory: 7635 MB
#-----------------------------------------------------------
source AES.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.355 ; gain = 0.023 ; free physical = 1336 ; free virtual = 4927
Command: link_design -top AES -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.dcp' for cell 'BRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/ila_0_1/ila_0.dcp' for cell 'ila'
INFO: [Project 1-454] Reading design checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.dcp' for cell 'ila_clk'
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1687.770 ; gain = 0.000 ; free physical = 904 ; free virtual = 4516
INFO: [Netlist 29-17] Analyzing 4893 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, ila_clk/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'ila_clk/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: ila UUID: 901a5f55-8b29-50a8-8131-f43987f6be78 
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila/inst'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc] for cell 'ila/inst'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'ila_clk/inst'
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2_board.xdc] for cell 'ila_clk/inst'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'ila_clk/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2461.930 ; gain = 589.789 ; free physical = 322 ; free virtual = 3950
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.gen/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'ila_clk/inst'
Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.930 ; gain = 0.000 ; free physical = 322 ; free virtual = 3950
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 104 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 104 instances

13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2461.930 ; gain = 1140.887 ; free physical = 322 ; free virtual = 3950
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2525.961 ; gain = 64.031 ; free physical = 303 ; free virtual = 3931

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 140b7dd59

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2525.961 ; gain = 0.000 ; free physical = 300 ; free virtual = 3929

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 940c59538b44dffc.
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:20]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:25]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:33]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/.Xil/Vivado-6138-dell-Inspiron-5415/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:36]
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2804.555 ; gain = 0.000 ; free physical = 843 ; free virtual = 3616
Phase 1 Generate And Synthesize Debug Cores | Checksum: c4c08f13

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 41 pins
INFO: [Opt 31-138] Pushed 93 inverter(s) to 1634 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ed40a1e5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616
INFO: [Opt 31-389] Phase Retarget created 757 cells and removed 1093 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 235 inverter(s) to 7520 load pin(s).
Phase 3 Constant propagation | Checksum: 13b300e54

Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616
INFO: [Opt 31-389] Phase Constant propagation created 1012 cells and removed 4625 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1449972d3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 40 cells
INFO: [Opt 31-1021] In phase Sweep, 1005 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 2356 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 12515513c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1f753bd7a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1f753bd7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             757  |            1093  |                                             67  |
|  Constant propagation         |            1012  |            4625  |                                             49  |
|  Sweep                        |               0  |              40  |                                           1005  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2804.555 ; gain = 0.000 ; free physical = 843 ; free virtual = 3616
Ending Logic Optimization Task | Checksum: 1f753bd7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 2804.555 ; gain = 19.844 ; free physical = 843 ; free virtual = 3616

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 34 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 34 newly gated: 0 Total Ports: 68
Ending PowerOpt Patch Enables Task | Checksum: 12ef42ef7

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 622 ; free virtual = 3398
Ending Power Optimization Task | Checksum: 12ef42ef7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.430 ; gain = 280.875 ; free physical = 622 ; free virtual = 3399

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 10bfd7a08

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 599 ; free virtual = 3376
Ending Final Cleanup Task | Checksum: 10bfd7a08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 599 ; free virtual = 3376

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 599 ; free virtual = 3376
Ending Netlist Obfuscation Task | Checksum: 10bfd7a08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 599 ; free virtual = 3376
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 3085.430 ; gain = 623.500 ; free physical = 599 ; free virtual = 3376
INFO: [runtcl-4] Executing : report_drc -file AES_drc_opted.rpt -pb AES_drc_opted.pb -rpx AES_drc_opted.rpx
Command: report_drc -file AES_drc_opted.rpt -pb AES_drc_opted.pb -rpx AES_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 590 ; free virtual = 3372
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 576 ; free virtual = 3362
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1029c4306

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 576 ; free virtual = 3362
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 576 ; free virtual = 3362

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16fa21770

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 574 ; free virtual = 3365

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fdb2378b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 575 ; free virtual = 3366

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fdb2378b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 575 ; free virtual = 3366
Phase 1 Placer Initialization | Checksum: 1fdb2378b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 575 ; free virtual = 3366

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 260d730be

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 609 ; free virtual = 3400

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 220d1e967

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3401

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 220d1e967

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3401

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 22f343aab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 611 ; free virtual = 3403

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 414 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 161 nets or LUTs. Breaked 0 LUT, combined 161 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 611 ; free virtual = 3403

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            161  |                   161  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            161  |                   161  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 29cf8c231

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 611 ; free virtual = 3403
Phase 2.4 Global Placement Core | Checksum: 13abc8f1f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3402
Phase 2 Global Placement | Checksum: 13abc8f1f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3402

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22addcff4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3402

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a08b2e74

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3402

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ba62388a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3402

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13062772e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 610 ; free virtual = 3402

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ff861fad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 609 ; free virtual = 3401

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2535a1b9f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 607 ; free virtual = 3400

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2cd5a5933

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 607 ; free virtual = 3400
Phase 3 Detail Placement | Checksum: 2cd5a5933

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 607 ; free virtual = 3400

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2010e474d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=26.245 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 164d95605

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 164d95605

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
Phase 4.1.1.1 BUFG Insertion | Checksum: 2010e474d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=26.245. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178b97fb7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
Phase 4.1 Post Commit Optimization | Checksum: 178b97fb7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 178b97fb7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 178b97fb7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
Phase 4.3 Placer Reporting | Checksum: 178b97fb7

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d281b29

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
Ending Placer Task | Checksum: 1efe6ba75

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 608 ; free virtual = 3400
INFO: [runtcl-4] Executing : report_io -file AES_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 580 ; free virtual = 3373
INFO: [runtcl-4] Executing : report_utilization -file AES_utilization_placed.rpt -pb AES_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file AES_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3313
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 522 ; free virtual = 3332
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 534 ; free virtual = 3334
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 532 ; free virtual = 3348
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f280df90 ConstDB: 0 ShapeSum: fd65dae5 RouteDB: 0
Post Restoration Checksum: NetGraph: 3ec3d3ee | NumContArr: 852609be | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: dcf43359

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 551 ; free virtual = 3359

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: dcf43359

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 551 ; free virtual = 3359

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: dcf43359

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 551 ; free virtual = 3359
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: db9fc6c3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 542 ; free virtual = 3351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=26.324 | TNS=0.000  | WHS=-0.150 | THS=-18.982|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6325
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6325
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 114471450

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 534 ; free virtual = 3344

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 114471450

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 534 ; free virtual = 3344
Phase 3 Initial Routing | Checksum: 23e120862

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 519 ; free virtual = 3329

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1278
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.780 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 8e28d9de

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
Phase 4 Rip-up And Reroute | Checksum: 8e28d9de

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1673265ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.780 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1673265ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1673265ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
Phase 5 Delay and Skew Optimization | Checksum: 1673265ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b6e5765b

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
INFO: [Route 35-416] Intermediate Timing Summary | WNS=25.780 | TNS=0.000  | WHS=0.099  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 144d81b15

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
Phase 6 Post Hold Fix | Checksum: 144d81b15

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.0751 %
  Global Horizontal Routing Utilization  = 3.13756 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 142f47acc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 142f47acc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:19 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ad8b0b81

Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=25.780 | TNS=0.000  | WHS=0.099  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ad8b0b81

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 1f6f169ac

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 3085.430 ; gain = 0.000 ; free physical = 520 ; free virtual = 3330
INFO: [runtcl-4] Executing : report_drc -file AES_drc_routed.rpt -pb AES_drc_routed.pb -rpx AES_drc_routed.rpx
Command: report_drc -file AES_drc_routed.rpt -pb AES_drc_routed.pb -rpx AES_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file AES_methodology_drc_routed.rpt -pb AES_methodology_drc_routed.pb -rpx AES_methodology_drc_routed.rpx
Command: report_methodology -file AES_methodology_drc_routed.rpt -pb AES_methodology_drc_routed.pb -rpx AES_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file AES_power_routed.rpt -pb AES_power_summary_routed.pb -rpx AES_power_routed.rpx
Command: report_power -file AES_power_routed.rpt -pb AES_power_summary_routed.pb -rpx AES_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3149.312 ; gain = 10.027 ; free physical = 418 ; free virtual = 3236
INFO: [runtcl-4] Executing : report_route_status -file AES_route_status.rpt -pb AES_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file AES_timing_summary_routed.rpt -pb AES_timing_summary_routed.pb -rpx AES_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file AES_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file AES_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file AES_bus_skew_routed.rpt -pb AES_bus_skew_routed.pb -rpx AES_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3149.312 ; gain = 0.000 ; free physical = 376 ; free virtual = 3215
INFO: [Common 17-1381] The checkpoint '/home/dell/Desktop/FPGA/VivadoProjects/FPGA_project/AES_128/AES_128.runs/impl_1/AES_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 15:05:26 2024...
