<<<
[#insns-c_pusha,reftext="c.pusha: Create stack frame: push registers, move A to S registers, allocate additional stack space."]
=== c.pusha

Synopsis::
Create stack frame: store ra and 1 to 3 saved registers to the stack frame, move arguments into saved registers, optionally allocate additional stack space.

Mnemonic::
c.push _{reg_list_2_4}, {areg_list_1_3}, -stack_adj_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
{reg:[
    { bits:  2, name: 0x2,      attr: ['OP=C2'] },
    { bits:  2, name: 'rlist2', attr: ['reg_list_2_4'] },
    { bits:  3, name: 0x3,      attr: []},
    { bits:  2, name: 'spimm\[5:4\]',  attr: [] },
    { bits:  1, name: 0x0,      attr: []},
    { bits:  6, name: 0x2a,     attr: ['FUNCT6'] },
],config:{bits:16}}
....

[NOTE]

  _rlist2=0_ is reserved

Syntax::

include::c_pusha_vars.adoc[]

<<<
Description::
This instruction pushes (stores) the registers in _reg_list_2_4_ to stack memory, 
moves _areg_list_1_3_ into correspondingly numbered _s_ registers, 
and then adjusts the stack pointer by _-stack_adj_. 

include::c_pusha_rlist2_decode_table.adoc[]
include::c_pusha_pseudo_code.adoc[]

<<<

RV32 Assembly examples::

[source,sail]
----
c.push  {ra, s0-s2}, {a0-a2}, -64
----

Encoding: _rlist2_=3, _spimm_=3

Equivalent sequence:

[source,sail]
----
sw  s2, -4(sp);
sw  s1, -8(sp); 
sw  s0, -12(sp);
sw  ra, -16(sp); 
mv  s0, a0
mv  s1, a1
mv  s2, a2
addi sp, sp, -64;
----

[source,sail]
----
c.push {ra, s0-s1}, {a0-a1}, -32
----

Encoding: _rlist2_=2, _spimm_=1

Equivalent sequence:

[source,sail]
----
sw  s1, -4(sp);
sw  s0, -8(sp); 
sw  ra, -12(sp);
mv  s0, a0
mv  s1, a1
addi sp, sp, -32;
----

include::Zces_footer.adoc[]

