#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* SCB_1_miso_m */
SCB_1_miso_m__0__DM__MASK EQU 0x38
SCB_1_miso_m__0__DM__SHIFT EQU 3
SCB_1_miso_m__0__DR EQU CYREG_PRT4_DR
SCB_1_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB_1_miso_m__0__HSIOM_MASK EQU 0x000000F0
SCB_1_miso_m__0__HSIOM_SHIFT EQU 4
SCB_1_miso_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_miso_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_miso_m__0__MASK EQU 0x02
SCB_1_miso_m__0__PC EQU CYREG_PRT4_PC
SCB_1_miso_m__0__PC2 EQU CYREG_PRT4_PC2
SCB_1_miso_m__0__PORT EQU 4
SCB_1_miso_m__0__PS EQU CYREG_PRT4_PS
SCB_1_miso_m__0__SHIFT EQU 1
SCB_1_miso_m__DR EQU CYREG_PRT4_DR
SCB_1_miso_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_miso_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_miso_m__MASK EQU 0x02
SCB_1_miso_m__PC EQU CYREG_PRT4_PC
SCB_1_miso_m__PC2 EQU CYREG_PRT4_PC2
SCB_1_miso_m__PORT EQU 4
SCB_1_miso_m__PS EQU CYREG_PRT4_PS
SCB_1_miso_m__SHIFT EQU 1

/* SCB_1_mosi_m */
SCB_1_mosi_m__0__DM__MASK EQU 0x07
SCB_1_mosi_m__0__DM__SHIFT EQU 0
SCB_1_mosi_m__0__DR EQU CYREG_PRT4_DR
SCB_1_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB_1_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SCB_1_mosi_m__0__HSIOM_SHIFT EQU 0
SCB_1_mosi_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_mosi_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_mosi_m__0__MASK EQU 0x01
SCB_1_mosi_m__0__PC EQU CYREG_PRT4_PC
SCB_1_mosi_m__0__PC2 EQU CYREG_PRT4_PC2
SCB_1_mosi_m__0__PORT EQU 4
SCB_1_mosi_m__0__PS EQU CYREG_PRT4_PS
SCB_1_mosi_m__0__SHIFT EQU 0
SCB_1_mosi_m__DR EQU CYREG_PRT4_DR
SCB_1_mosi_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_mosi_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_mosi_m__MASK EQU 0x01
SCB_1_mosi_m__PC EQU CYREG_PRT4_PC
SCB_1_mosi_m__PC2 EQU CYREG_PRT4_PC2
SCB_1_mosi_m__PORT EQU 4
SCB_1_mosi_m__PS EQU CYREG_PRT4_PS
SCB_1_mosi_m__SHIFT EQU 0

/* SCB_1_SCB */
SCB_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
SCB_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
SCB_1_SCB__CTRL EQU CYREG_SCB0_CTRL
SCB_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
SCB_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
SCB_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
SCB_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
SCB_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
SCB_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
SCB_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
SCB_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
SCB_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
SCB_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
SCB_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SCB_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SCB_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SCB_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SCB_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SCB_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SCB_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SCB_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SCB_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SCB_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SCB_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SCB_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SCB_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SCB_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SCB_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SCB_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SCB_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SCB_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SCB_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SCB_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SCB_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SCB_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SCB_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SCB_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SCB_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SCB_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SCB_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SCB_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SCB_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SCB_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SCB_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SCB_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SCB_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SCB_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SCB_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SCB_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SCB_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SCB_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SCB_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SCB_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SCB_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SCB_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SCB_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SCB_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SCB_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SCB_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SCB_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SCB_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SCB_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SCB_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SCB_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SCB_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SCB_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SCB_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SCB_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SCB_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SCB_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SCB_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SCB_1_SCB__SS0_POSISTION EQU 0
SCB_1_SCB__SS1_POSISTION EQU 1
SCB_1_SCB__SS2_POSISTION EQU 2
SCB_1_SCB__SS3_POSISTION EQU 3
SCB_1_SCB__STATUS EQU CYREG_SCB0_STATUS
SCB_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SCB_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SCB_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SCB_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SCB_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SCB_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SCB_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SCB_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* SCB_1_SCBCLK */
SCB_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SCB_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SCB_1_SCBCLK__ENABLE_MASK EQU 0x80000000
SCB_1_SCBCLK__MASK EQU 0x80000000
SCB_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* SCB_1_sclk_m */
SCB_1_sclk_m__0__DM__MASK EQU 0x1C0
SCB_1_sclk_m__0__DM__SHIFT EQU 6
SCB_1_sclk_m__0__DR EQU CYREG_PRT4_DR
SCB_1_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB_1_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SCB_1_sclk_m__0__HSIOM_SHIFT EQU 8
SCB_1_sclk_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_sclk_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_sclk_m__0__MASK EQU 0x04
SCB_1_sclk_m__0__PC EQU CYREG_PRT4_PC
SCB_1_sclk_m__0__PC2 EQU CYREG_PRT4_PC2
SCB_1_sclk_m__0__PORT EQU 4
SCB_1_sclk_m__0__PS EQU CYREG_PRT4_PS
SCB_1_sclk_m__0__SHIFT EQU 2
SCB_1_sclk_m__DR EQU CYREG_PRT4_DR
SCB_1_sclk_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_sclk_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_sclk_m__MASK EQU 0x04
SCB_1_sclk_m__PC EQU CYREG_PRT4_PC
SCB_1_sclk_m__PC2 EQU CYREG_PRT4_PC2
SCB_1_sclk_m__PORT EQU 4
SCB_1_sclk_m__PS EQU CYREG_PRT4_PS
SCB_1_sclk_m__SHIFT EQU 2

/* SCB_1_ss0_m */
SCB_1_ss0_m__0__DM__MASK EQU 0xE00
SCB_1_ss0_m__0__DM__SHIFT EQU 9
SCB_1_ss0_m__0__DR EQU CYREG_PRT4_DR
SCB_1_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
SCB_1_ss0_m__0__HSIOM_MASK EQU 0x0000F000
SCB_1_ss0_m__0__HSIOM_SHIFT EQU 12
SCB_1_ss0_m__0__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_ss0_m__0__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_ss0_m__0__MASK EQU 0x08
SCB_1_ss0_m__0__PC EQU CYREG_PRT4_PC
SCB_1_ss0_m__0__PC2 EQU CYREG_PRT4_PC2
SCB_1_ss0_m__0__PORT EQU 4
SCB_1_ss0_m__0__PS EQU CYREG_PRT4_PS
SCB_1_ss0_m__0__SHIFT EQU 3
SCB_1_ss0_m__DR EQU CYREG_PRT4_DR
SCB_1_ss0_m__INTCFG EQU CYREG_PRT4_INTCFG
SCB_1_ss0_m__INTSTAT EQU CYREG_PRT4_INTSTAT
SCB_1_ss0_m__MASK EQU 0x08
SCB_1_ss0_m__PC EQU CYREG_PRT4_PC
SCB_1_ss0_m__PC2 EQU CYREG_PRT4_PC2
SCB_1_ss0_m__PORT EQU 4
SCB_1_ss0_m__PS EQU CYREG_PRT4_PS
SCB_1_ss0_m__SHIFT EQU 3

/* SCB_1_ss1_m */
SCB_1_ss1_m__0__DM__MASK EQU 0x07
SCB_1_ss1_m__0__DM__SHIFT EQU 0
SCB_1_ss1_m__0__DR EQU CYREG_PRT0_DR
SCB_1_ss1_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCB_1_ss1_m__0__HSIOM_MASK EQU 0x0000000F
SCB_1_ss1_m__0__HSIOM_SHIFT EQU 0
SCB_1_ss1_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SCB_1_ss1_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_1_ss1_m__0__MASK EQU 0x01
SCB_1_ss1_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SCB_1_ss1_m__0__OUT_SEL_SHIFT EQU 0
SCB_1_ss1_m__0__OUT_SEL_VAL EQU -1
SCB_1_ss1_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_1_ss1_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_1_ss1_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_1_ss1_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_1_ss1_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_1_ss1_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_1_ss1_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_1_ss1_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_1_ss1_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_1_ss1_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_1_ss1_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_1_ss1_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_1_ss1_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_1_ss1_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_1_ss1_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_1_ss1_m__0__PC EQU CYREG_PRT0_PC
SCB_1_ss1_m__0__PC2 EQU CYREG_PRT0_PC2
SCB_1_ss1_m__0__PORT EQU 0
SCB_1_ss1_m__0__PS EQU CYREG_PRT0_PS
SCB_1_ss1_m__0__SHIFT EQU 0
SCB_1_ss1_m__DR EQU CYREG_PRT0_DR
SCB_1_ss1_m__INTCFG EQU CYREG_PRT0_INTCFG
SCB_1_ss1_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_1_ss1_m__MASK EQU 0x01
SCB_1_ss1_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_1_ss1_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_1_ss1_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_1_ss1_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_1_ss1_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_1_ss1_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_1_ss1_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_1_ss1_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_1_ss1_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_1_ss1_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_1_ss1_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_1_ss1_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_1_ss1_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_1_ss1_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_1_ss1_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_1_ss1_m__PC EQU CYREG_PRT0_PC
SCB_1_ss1_m__PC2 EQU CYREG_PRT0_PC2
SCB_1_ss1_m__PORT EQU 0
SCB_1_ss1_m__PS EQU CYREG_PRT0_PS
SCB_1_ss1_m__SHIFT EQU 0

/* SCB_2_SCB */
SCB_2_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SCB_2_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SCB_2_SCB__CTRL EQU CYREG_SCB1_CTRL
SCB_2_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SCB_2_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SCB_2_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SCB_2_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SCB_2_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SCB_2_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SCB_2_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SCB_2_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SCB_2_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SCB_2_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SCB_2_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SCB_2_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SCB_2_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SCB_2_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SCB_2_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SCB_2_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SCB_2_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SCB_2_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SCB_2_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SCB_2_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SCB_2_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SCB_2_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SCB_2_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SCB_2_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SCB_2_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SCB_2_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SCB_2_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SCB_2_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SCB_2_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SCB_2_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SCB_2_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SCB_2_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SCB_2_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SCB_2_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SCB_2_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SCB_2_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SCB_2_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SCB_2_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SCB_2_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SCB_2_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SCB_2_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SCB_2_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SCB_2_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SCB_2_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SCB_2_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SCB_2_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SCB_2_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SCB_2_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SCB_2_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SCB_2_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SCB_2_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SCB_2_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SCB_2_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SCB_2_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SCB_2_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SCB_2_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SCB_2_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SCB_2_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SCB_2_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SCB_2_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SCB_2_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SCB_2_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SCB_2_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SCB_2_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SCB_2_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SCB_2_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SCB_2_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SCB_2_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SCB_2_SCB__SS0_POSISTION EQU 0
SCB_2_SCB__SS1_POSISTION EQU 1
SCB_2_SCB__SS2_POSISTION EQU 2
SCB_2_SCB__SS3_POSISTION EQU 3
SCB_2_SCB__STATUS EQU CYREG_SCB1_STATUS
SCB_2_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SCB_2_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SCB_2_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SCB_2_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SCB_2_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SCB_2_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SCB_2_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SCB_2_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* SCB_2_SCB_IRQ */
SCB_2_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SCB_2_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SCB_2_SCB_IRQ__INTC_MASK EQU 0x800
SCB_2_SCB_IRQ__INTC_NUMBER EQU 11
SCB_2_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SCB_2_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SCB_2_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SCB_2_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SCB_2_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* SCB_2_SCBCLK */
SCB_2_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SCB_2_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
SCB_2_SCBCLK__ENABLE_MASK EQU 0x80000000
SCB_2_SCBCLK__MASK EQU 0x80000000
SCB_2_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* SCB_2_scl */
SCB_2_scl__0__DM__MASK EQU 0x7000
SCB_2_scl__0__DM__SHIFT EQU 12
SCB_2_scl__0__DR EQU CYREG_PRT0_DR
SCB_2_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCB_2_scl__0__HSIOM_MASK EQU 0x000F0000
SCB_2_scl__0__HSIOM_SHIFT EQU 16
SCB_2_scl__0__INTCFG EQU CYREG_PRT0_INTCFG
SCB_2_scl__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_2_scl__0__MASK EQU 0x10
SCB_2_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_2_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_2_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_2_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_2_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_2_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_2_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_2_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_2_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_2_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_2_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_2_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_2_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_2_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_2_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_2_scl__0__PC EQU CYREG_PRT0_PC
SCB_2_scl__0__PC2 EQU CYREG_PRT0_PC2
SCB_2_scl__0__PORT EQU 0
SCB_2_scl__0__PS EQU CYREG_PRT0_PS
SCB_2_scl__0__SHIFT EQU 4
SCB_2_scl__DR EQU CYREG_PRT0_DR
SCB_2_scl__INTCFG EQU CYREG_PRT0_INTCFG
SCB_2_scl__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_2_scl__MASK EQU 0x10
SCB_2_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_2_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_2_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_2_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_2_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_2_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_2_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_2_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_2_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_2_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_2_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_2_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_2_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_2_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_2_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_2_scl__PC EQU CYREG_PRT0_PC
SCB_2_scl__PC2 EQU CYREG_PRT0_PC2
SCB_2_scl__PORT EQU 0
SCB_2_scl__PS EQU CYREG_PRT0_PS
SCB_2_scl__SHIFT EQU 4

/* SCB_2_sda */
SCB_2_sda__0__DM__MASK EQU 0x38000
SCB_2_sda__0__DM__SHIFT EQU 15
SCB_2_sda__0__DR EQU CYREG_PRT0_DR
SCB_2_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SCB_2_sda__0__HSIOM_MASK EQU 0x00F00000
SCB_2_sda__0__HSIOM_SHIFT EQU 20
SCB_2_sda__0__INTCFG EQU CYREG_PRT0_INTCFG
SCB_2_sda__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_2_sda__0__MASK EQU 0x20
SCB_2_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_2_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_2_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_2_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_2_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_2_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_2_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_2_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_2_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_2_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_2_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_2_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_2_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_2_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_2_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_2_sda__0__PC EQU CYREG_PRT0_PC
SCB_2_sda__0__PC2 EQU CYREG_PRT0_PC2
SCB_2_sda__0__PORT EQU 0
SCB_2_sda__0__PS EQU CYREG_PRT0_PS
SCB_2_sda__0__SHIFT EQU 5
SCB_2_sda__DR EQU CYREG_PRT0_DR
SCB_2_sda__INTCFG EQU CYREG_PRT0_INTCFG
SCB_2_sda__INTSTAT EQU CYREG_PRT0_INTSTAT
SCB_2_sda__MASK EQU 0x20
SCB_2_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SCB_2_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SCB_2_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SCB_2_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SCB_2_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SCB_2_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SCB_2_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SCB_2_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SCB_2_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SCB_2_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SCB_2_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SCB_2_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SCB_2_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SCB_2_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SCB_2_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SCB_2_sda__PC EQU CYREG_PRT0_PC
SCB_2_sda__PC2 EQU CYREG_PRT0_PC2
SCB_2_sda__PORT EQU 0
SCB_2_sda__PS EQU CYREG_PRT0_PS
SCB_2_sda__SHIFT EQU 5

/* Seg_1 */
Seg_1__0__DM__MASK EQU 0xE00000
Seg_1__0__DM__SHIFT EQU 21
Seg_1__0__DR EQU CYREG_PRT1_DR
Seg_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Seg_1__0__HSIOM_MASK EQU 0xF0000000
Seg_1__0__HSIOM_SHIFT EQU 28
Seg_1__0__INTCFG EQU CYREG_PRT1_INTCFG
Seg_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_1__0__MASK EQU 0x80
Seg_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Seg_1__0__OUT_SEL_SHIFT EQU 14
Seg_1__0__OUT_SEL_VAL EQU 3
Seg_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_1__0__PC EQU CYREG_PRT1_PC
Seg_1__0__PC2 EQU CYREG_PRT1_PC2
Seg_1__0__PORT EQU 1
Seg_1__0__PS EQU CYREG_PRT1_PS
Seg_1__0__SHIFT EQU 7
Seg_1__DR EQU CYREG_PRT1_DR
Seg_1__INTCFG EQU CYREG_PRT1_INTCFG
Seg_1__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_1__MASK EQU 0x80
Seg_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_1__PC EQU CYREG_PRT1_PC
Seg_1__PC2 EQU CYREG_PRT1_PC2
Seg_1__PORT EQU 1
Seg_1__PS EQU CYREG_PRT1_PS
Seg_1__SHIFT EQU 7

/* Seg_2 */
Seg_2__0__DM__MASK EQU 0x38000
Seg_2__0__DM__SHIFT EQU 15
Seg_2__0__DR EQU CYREG_PRT1_DR
Seg_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Seg_2__0__HSIOM_MASK EQU 0x00F00000
Seg_2__0__HSIOM_SHIFT EQU 20
Seg_2__0__INTCFG EQU CYREG_PRT1_INTCFG
Seg_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_2__0__MASK EQU 0x20
Seg_2__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Seg_2__0__OUT_SEL_SHIFT EQU 10
Seg_2__0__OUT_SEL_VAL EQU 0
Seg_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_2__0__PC EQU CYREG_PRT1_PC
Seg_2__0__PC2 EQU CYREG_PRT1_PC2
Seg_2__0__PORT EQU 1
Seg_2__0__PS EQU CYREG_PRT1_PS
Seg_2__0__SHIFT EQU 5
Seg_2__DR EQU CYREG_PRT1_DR
Seg_2__INTCFG EQU CYREG_PRT1_INTCFG
Seg_2__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_2__MASK EQU 0x20
Seg_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_2__PC EQU CYREG_PRT1_PC
Seg_2__PC2 EQU CYREG_PRT1_PC2
Seg_2__PORT EQU 1
Seg_2__PS EQU CYREG_PRT1_PS
Seg_2__SHIFT EQU 5

/* Seg_3 */
Seg_3__0__DM__MASK EQU 0xE00
Seg_3__0__DM__SHIFT EQU 9
Seg_3__0__DR EQU CYREG_PRT1_DR
Seg_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Seg_3__0__HSIOM_MASK EQU 0x0000F000
Seg_3__0__HSIOM_SHIFT EQU 12
Seg_3__0__INTCFG EQU CYREG_PRT1_INTCFG
Seg_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_3__0__MASK EQU 0x08
Seg_3__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Seg_3__0__OUT_SEL_SHIFT EQU 6
Seg_3__0__OUT_SEL_VAL EQU 2
Seg_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_3__0__PC EQU CYREG_PRT1_PC
Seg_3__0__PC2 EQU CYREG_PRT1_PC2
Seg_3__0__PORT EQU 1
Seg_3__0__PS EQU CYREG_PRT1_PS
Seg_3__0__SHIFT EQU 3
Seg_3__DR EQU CYREG_PRT1_DR
Seg_3__INTCFG EQU CYREG_PRT1_INTCFG
Seg_3__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_3__MASK EQU 0x08
Seg_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_3__PC EQU CYREG_PRT1_PC
Seg_3__PC2 EQU CYREG_PRT1_PC2
Seg_3__PORT EQU 1
Seg_3__PS EQU CYREG_PRT1_PS
Seg_3__SHIFT EQU 3

/* Seg_4 */
Seg_4__0__DM__MASK EQU 0x38
Seg_4__0__DM__SHIFT EQU 3
Seg_4__0__DR EQU CYREG_PRT1_DR
Seg_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Seg_4__0__HSIOM_MASK EQU 0x000000F0
Seg_4__0__HSIOM_SHIFT EQU 4
Seg_4__0__INTCFG EQU CYREG_PRT1_INTCFG
Seg_4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_4__0__MASK EQU 0x02
Seg_4__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Seg_4__0__OUT_SEL_SHIFT EQU 2
Seg_4__0__OUT_SEL_VAL EQU 0
Seg_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_4__0__PC EQU CYREG_PRT1_PC
Seg_4__0__PC2 EQU CYREG_PRT1_PC2
Seg_4__0__PORT EQU 1
Seg_4__0__PS EQU CYREG_PRT1_PS
Seg_4__0__SHIFT EQU 1
Seg_4__DR EQU CYREG_PRT1_DR
Seg_4__INTCFG EQU CYREG_PRT1_INTCFG
Seg_4__INTSTAT EQU CYREG_PRT1_INTSTAT
Seg_4__MASK EQU 0x02
Seg_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Seg_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Seg_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Seg_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Seg_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Seg_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Seg_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Seg_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Seg_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Seg_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Seg_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Seg_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Seg_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Seg_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Seg_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Seg_4__PC EQU CYREG_PRT1_PC
Seg_4__PC2 EQU CYREG_PRT1_PC2
Seg_4__PORT EQU 1
Seg_4__PS EQU CYREG_PRT1_PS
Seg_4__SHIFT EQU 1

/* NRF_CE */
NRF_CE__0__DM__MASK EQU 0xE00
NRF_CE__0__DM__SHIFT EQU 9
NRF_CE__0__DR EQU CYREG_PRT0_DR
NRF_CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_CE__0__HSIOM_MASK EQU 0x0000F000
NRF_CE__0__HSIOM_SHIFT EQU 12
NRF_CE__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_CE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_CE__0__MASK EQU 0x08
NRF_CE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_CE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_CE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_CE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_CE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_CE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_CE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_CE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_CE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_CE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_CE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_CE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_CE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_CE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_CE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_CE__0__PC EQU CYREG_PRT0_PC
NRF_CE__0__PC2 EQU CYREG_PRT0_PC2
NRF_CE__0__PORT EQU 0
NRF_CE__0__PS EQU CYREG_PRT0_PS
NRF_CE__0__SHIFT EQU 3
NRF_CE__DR EQU CYREG_PRT0_DR
NRF_CE__INTCFG EQU CYREG_PRT0_INTCFG
NRF_CE__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_CE__MASK EQU 0x08
NRF_CE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_CE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_CE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_CE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_CE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_CE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_CE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_CE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_CE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_CE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_CE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_CE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_CE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_CE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_CE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_CE__PC EQU CYREG_PRT0_PC
NRF_CE__PC2 EQU CYREG_PRT0_PC2
NRF_CE__PORT EQU 0
NRF_CE__PS EQU CYREG_PRT0_PS
NRF_CE__SHIFT EQU 3

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* NRF_IRQ */
NRF_IRQ__0__DM__MASK EQU 0xE00000
NRF_IRQ__0__DM__SHIFT EQU 21
NRF_IRQ__0__DR EQU CYREG_PRT0_DR
NRF_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
NRF_IRQ__0__HSIOM_MASK EQU 0xF0000000
NRF_IRQ__0__HSIOM_SHIFT EQU 28
NRF_IRQ__0__INTCFG EQU CYREG_PRT0_INTCFG
NRF_IRQ__0__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_IRQ__0__MASK EQU 0x80
NRF_IRQ__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_IRQ__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_IRQ__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_IRQ__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_IRQ__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_IRQ__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_IRQ__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_IRQ__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_IRQ__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_IRQ__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_IRQ__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_IRQ__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_IRQ__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_IRQ__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_IRQ__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_IRQ__0__PC EQU CYREG_PRT0_PC
NRF_IRQ__0__PC2 EQU CYREG_PRT0_PC2
NRF_IRQ__0__PORT EQU 0
NRF_IRQ__0__PS EQU CYREG_PRT0_PS
NRF_IRQ__0__SHIFT EQU 7
NRF_IRQ__DR EQU CYREG_PRT0_DR
NRF_IRQ__INTCFG EQU CYREG_PRT0_INTCFG
NRF_IRQ__INTSTAT EQU CYREG_PRT0_INTSTAT
NRF_IRQ__MASK EQU 0x80
NRF_IRQ__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
NRF_IRQ__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
NRF_IRQ__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
NRF_IRQ__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
NRF_IRQ__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
NRF_IRQ__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
NRF_IRQ__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
NRF_IRQ__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
NRF_IRQ__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
NRF_IRQ__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
NRF_IRQ__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
NRF_IRQ__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
NRF_IRQ__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
NRF_IRQ__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
NRF_IRQ__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
NRF_IRQ__PC EQU CYREG_PRT0_PC
NRF_IRQ__PC2 EQU CYREG_PRT0_PC2
NRF_IRQ__PORT EQU 0
NRF_IRQ__PS EQU CYREG_PRT0_PS
NRF_IRQ__SHIFT EQU 7
NRF_IRQ__SNAP EQU CYREG_PRT0_INTSTAT

/* NRF_IRQ_ISR */
NRF_IRQ_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
NRF_IRQ_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
NRF_IRQ_ISR__INTC_MASK EQU 0x01
NRF_IRQ_ISR__INTC_NUMBER EQU 0
NRF_IRQ_ISR__INTC_PRIOR_MASK EQU 0xC0
NRF_IRQ_ISR__INTC_PRIOR_NUM EQU 3
NRF_IRQ_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
NRF_IRQ_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
NRF_IRQ_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED_SEG_PWM_PWMUDB */
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_SEG_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
LED_SEG_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
LED_SEG_PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
LED_SEG_PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
LED_SEG_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
LED_SEG_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
LED_SEG_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
LED_SEG_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
LED_SEG_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
LED_SEG_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED_SEG_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED_SEG_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* PWM_Mux_Reg */
PWM_Mux_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_Mux_Reg_Sync_ctrl_reg__0__POS EQU 0
PWM_Mux_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_Mux_Reg_Sync_ctrl_reg__1__POS EQU 1
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_Mux_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_Mux_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_Mux_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_Mux_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_Mux_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_Mux_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_Mux_Reg_Sync_ctrl_reg__MASK EQU 0x03
PWM_Mux_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Mux_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Mux_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02

/* Timer_Interrupt */
Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Timer_Interrupt__INTC_MASK EQU 0x02
Timer_Interrupt__INTC_NUMBER EQU 1
Timer_Interrupt__INTC_PRIOR_MASK EQU 0xC000
Timer_Interrupt__INTC_PRIOR_NUM EQU 3
Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
