/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [18:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [30:0] celloutsig_0_7z;
  reg [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [32:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [39:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[70] | in_data[56]) & (in_data[45] | in_data[85]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_3z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_4z) & (celloutsig_1_2z | in_data[111]));
  assign celloutsig_0_14z = ~((celloutsig_0_9z | celloutsig_0_12z) & (celloutsig_0_13z | celloutsig_0_7z[16]));
  assign celloutsig_0_31z = ~((celloutsig_0_25z | celloutsig_0_17z) & (celloutsig_0_25z | celloutsig_0_26z[0]));
  assign celloutsig_1_11z = celloutsig_1_10z[6] | ~(celloutsig_1_3z);
  assign celloutsig_1_18z = ~(celloutsig_1_8z ^ celloutsig_1_17z[31]);
  assign celloutsig_1_19z = ~(celloutsig_1_9z[4] ^ celloutsig_1_14z);
  assign celloutsig_0_13z = ~(celloutsig_0_11z[2] ^ celloutsig_0_5z);
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 4'h0;
    else _00_ <= { in_data[112:110], celloutsig_1_11z };
  assign celloutsig_0_35z = { celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_25z, celloutsig_0_20z } >= { celloutsig_0_22z[4:2], celloutsig_0_31z, celloutsig_0_29z };
  assign celloutsig_0_9z = in_data[50:46] >= { in_data[39:36], celloutsig_0_5z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } > { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_7z[33:20], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_9z } > in_data[166:129];
  assign celloutsig_0_23z = { in_data[24:21], celloutsig_0_4z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_9z } > { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_25z = { celloutsig_0_21z[7:1], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_14z } > { celloutsig_0_11z[18:12], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_0_29z = { celloutsig_0_11z[7:4], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_20z } > { celloutsig_0_11z[13:5], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[122:118], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } && { in_data[181:167], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_9z[5:0], celloutsig_1_9z } && { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_34z = { celloutsig_0_7z[6:2], celloutsig_0_1z, celloutsig_0_16z } || { celloutsig_0_21z[8], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[186:183] || in_data[121:118];
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z } || { celloutsig_0_3z[4:3], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z[3:0], celloutsig_0_5z } || { celloutsig_0_3z[3:0], celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_1z);
  assign celloutsig_0_16z = celloutsig_0_11z[5] & ~(celloutsig_0_12z);
  assign celloutsig_0_3z = in_data[54:50] % { 1'h1, celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, in_data[42:15], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_8z[15:1], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_13z } % { 1'h1, celloutsig_0_3z[3:0], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_15z, in_data[0] };
  assign celloutsig_0_22z = { in_data[21:20], celloutsig_0_15z } % { 1'h1, celloutsig_0_18z[5:0] };
  assign celloutsig_1_10z = celloutsig_1_1z ? { celloutsig_1_7z[35:32], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z } : { in_data[144:143], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z, 1'h0, celloutsig_1_8z };
  assign celloutsig_0_2z = in_data[61:56] != { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_10z = ~ in_data[51:42];
  assign celloutsig_0_1z = ~ in_data[65:62];
  assign celloutsig_1_6z = & { celloutsig_1_1z, in_data[127:116] };
  assign celloutsig_0_12z = & { celloutsig_0_11z[10], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_17z = & { celloutsig_0_8z[11:2], celloutsig_0_2z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[144:143] };
  assign celloutsig_0_4z = | in_data[68:66];
  assign celloutsig_1_14z = | { celloutsig_1_0z, in_data[117:116] };
  assign celloutsig_0_20z = | { celloutsig_0_10z[1:0], in_data[68:66] };
  assign celloutsig_0_19z = ~^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_7z[13:7], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } - { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_17z = { in_data[159:129], celloutsig_1_1z, celloutsig_1_0z } - { in_data[170:156], celloutsig_1_9z, celloutsig_1_13z, _00_, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z } - { celloutsig_0_7z[26:10], celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_24z = { in_data[83:81], celloutsig_0_23z } - celloutsig_0_22z[5:2];
  assign celloutsig_0_26z = { in_data[64:59], celloutsig_0_25z, celloutsig_0_19z } - { celloutsig_0_21z[18], celloutsig_0_18z };
  assign celloutsig_0_18z = in_data[69:63] ^ { celloutsig_0_11z[12:10], celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[61:51], celloutsig_0_1z, celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_15z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { in_data[44:41], celloutsig_0_2z };
  assign { celloutsig_1_7z[3], celloutsig_1_7z[4], celloutsig_1_7z[5], celloutsig_1_7z[6], celloutsig_1_7z[1], celloutsig_1_7z[39:7] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[159:127] };
  assign { celloutsig_1_7z[2], celloutsig_1_7z[0] } = { celloutsig_1_7z[5], celloutsig_1_7z[6] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
