<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>EDMA3 Driver: EDMA3 Driver Typical EDMA Transfer Setup</title>
<link href="tabs.css" rel="stylesheet" type="text/css">
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.9 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>EDMA3 Driver Typical EDMA Transfer Setup<br>
<small>
[<a class="el" href="group__Edma3DrvMain.html">EDMA3 Driver Interface Definition</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEDMA3__DRV__ChainOptions.html">EDMA3_DRV_ChainOptions</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure to be used to configure interrupt generation and chaining options.  <a href="structEDMA3__DRV__ChainOptions.html#_details">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">EDMA3_DRV_OptField</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f9693924fb6d1e68b84bc3189c7bdc4a43">EDMA3_DRV_OPT_FIELD_SAM</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f90c59c9664e56dee41effaa7f73bac59e">EDMA3_DRV_OPT_FIELD_DAM</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f94f41648673db6dbe534b91d742647c14">EDMA3_DRV_OPT_FIELD_SYNCDIM</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f9577a829a8eda4500296701051fa3b62e">EDMA3_DRV_OPT_FIELD_STATIC</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f98b6903281c09308c0a2caf154fa818c8">EDMA3_DRV_OPT_FIELD_FWID</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f9e4519d3ceac24626c65179ab59fb4920">EDMA3_DRV_OPT_FIELD_TCCMODE</a> =  5, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f9f8cd20cde06093138d915f2154daf7f4">EDMA3_DRV_OPT_FIELD_TCC</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f9422f20ac0c5217d2bad4ffe20627bae5">EDMA3_DRV_OPT_FIELD_TCINTEN</a> =  7, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f96feb2084abf4287d809d27a725e29130">EDMA3_DRV_OPT_FIELD_ITCINTEN</a> =  8, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f9c5ab9f8dea50cb16fbdc30a707fce88f">EDMA3_DRV_OPT_FIELD_TCCHEN</a> =  9, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gga0c576e8e46ac8db85c05bf73c01a5f965bb7252badcb593139f4f3747ec96ce">EDMA3_DRV_OPT_FIELD_ITCCHEN</a> =  10
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OPT Field Offset.  <a href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">EDMA3_DRV_AddrMode</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg5896f43e878f4e9c47b449fccdec3af9d51ef7530b1165c92ee355d69339ed38">EDMA3_DRV_ADDR_MODE_INCR</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg5896f43e878f4e9c47b449fccdec3af90efc564b242e308363be650fc96ffc67">EDMA3_DRV_ADDR_MODE_FIFO</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA Addressing modes.  <a href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g1cc0705e142298a424a312034bd3b2c2">EDMA3_DRV_SyncType</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg1cc0705e142298a424a312034bd3b2c29466936ba82ec52a8177b725de56db3a">EDMA3_DRV_SYNC_A</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg1cc0705e142298a424a312034bd3b2c22f29eabc70ef33ba7f9a93d0d0c1215b">EDMA3_DRV_SYNC_AB</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA Transfer Synchronization type.  <a href="group__Edma3DrvTransferSetupType.html#g1cc0705e142298a424a312034bd3b2c2">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g99452326904fbebfaaca597d7be30c80">EDMA3_DRV_StaticMode</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg99452326904fbebfaaca597d7be30c80428dccaa64904312a71645116a1ce544">EDMA3_DRV_STATIC_DIS</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg99452326904fbebfaaca597d7be30c80f9845bfc4f20e338a4c463c6aead3a1f">EDMA3_DRV_STATIC_EN</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">True/False: PaRAM set is Static or not. A Static PaRAM set is updated or linked after TR is submitted.  <a href="group__Edma3DrvTransferSetupType.html#g99452326904fbebfaaca597d7be30c80">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">EDMA3_DRV_FifoWidth</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg8c37673293432ed46f9e26f04f5681dcd157735d8521fee719f2ca986777da0b">EDMA3_DRV_W8BIT</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg8c37673293432ed46f9e26f04f5681dc4c7d71dbae74a8fcbfa175ec12372bf8">EDMA3_DRV_W16BIT</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg8c37673293432ed46f9e26f04f5681dcd1eaf7a2e98ccf591f6bba89160857d8">EDMA3_DRV_W32BIT</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg8c37673293432ed46f9e26f04f5681dca5b92871ecada67f067ad5d76d2ae887">EDMA3_DRV_W64BIT</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg8c37673293432ed46f9e26f04f5681dc6182f4ed18ba89d22c6be0f8ea91f392">EDMA3_DRV_W128BIT</a> =  4, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg8c37673293432ed46f9e26f04f5681dc28cdc27a7907130b42d56be0ef4368dc">EDMA3_DRV_W256BIT</a> =  5
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA3 FIFO width.  <a href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g17890a22b88466fbd0a14258aa1d0e9c">EDMA3_DRV_TccMode</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg17890a22b88466fbd0a14258aa1d0e9c686d71e31f3fe47f64e41a47c2212882">EDMA3_DRV_TCCMODE_NORMAL</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg17890a22b88466fbd0a14258aa1d0e9c8d6a8086b0f466c688ad3ae3adef070b">EDMA3_DRV_TCCMODE_EARLY</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation.  <a href="group__Edma3DrvTransferSetupType.html#g17890a22b88466fbd0a14258aa1d0e9c">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g17af0bbf00a59ea1ac3352098fe44a89">EDMA3_DRV_TcintEn</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg17af0bbf00a59ea1ac3352098fe44a8973ea2b6eec1b241028ca166be468c84b">EDMA3_DRV_TCINTEN_DIS</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg17af0bbf00a59ea1ac3352098fe44a89ddd5cb442f49c6d3309e88a10ce15be3">EDMA3_DRV_TCINTEN_EN</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer complete interrupt enable.  <a href="group__Edma3DrvTransferSetupType.html#g17af0bbf00a59ea1ac3352098fe44a89">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g58a32aad3b685509b9f74f63ec2b9d94">EDMA3_DRV_ItcintEn</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg58a32aad3b685509b9f74f63ec2b9d94943e78d910f2085bd416b590fbad0dbe">EDMA3_DRV_ITCINTEN_DIS</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg58a32aad3b685509b9f74f63ec2b9d9471e67e98224a3ee95e61f70e62a4f834">EDMA3_DRV_ITCINTEN_EN</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intermediate Transfer complete interrupt enable.  <a href="group__Edma3DrvTransferSetupType.html#g58a32aad3b685509b9f74f63ec2b9d94">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g9904b897549665b3cfacce106fa47d54">EDMA3_DRV_TcchEn</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg9904b897549665b3cfacce106fa47d546c1914663e61e8904dc24d03535d0daf">EDMA3_DRV_TCCHEN_DIS</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg9904b897549665b3cfacce106fa47d5440b66d814cdf1a555d445d8dee4aeedb">EDMA3_DRV_TCCHEN_EN</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transfer complete chaining enable.  <a href="group__Edma3DrvTransferSetupType.html#g9904b897549665b3cfacce106fa47d54">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#gf310b7fc131330276a0757054987c4d4">EDMA3_DRV_ItcchEn</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#ggf310b7fc131330276a0757054987c4d4f4b23933674163b5cbda9c89e27c280a">EDMA3_DRV_ITCCHEN_DIS</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#ggf310b7fc131330276a0757054987c4d4cef8781cbeac3dadce5de47c603566e9">EDMA3_DRV_ITCCHEN_EN</a> =  1
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Intermediate Transfer complete chaining enable.  <a href="group__Edma3DrvTransferSetupType.html#gf310b7fc131330276a0757054987c4d4">More...</a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg9a3d4fdcf4d2d089d4defebe3ef3880e1ec2aa1fb8ed48534aa4190622792ea6">EDMA3_DRV_TRIG_MODE_MANUAL</a> =  0, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg9a3d4fdcf4d2d089d4defebe3ef3880e7cbf536d24f7cb45fcaadc46ebf229ad">EDMA3_DRV_TRIG_MODE_QDMA</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg9a3d4fdcf4d2d089d4defebe3ef3880e34671e10c511d857963484c4712d322d">EDMA3_DRV_TRIG_MODE_EVENT</a> =  2, 
<br>
&nbsp;&nbsp;<a class="el" href="group__Edma3DrvTransferSetupType.html#gg9a3d4fdcf4d2d089d4defebe3ef3880e45338caea71cdf45250e863c5fe4ed8d">EDMA3_DRV_TRIG_MODE_NONE</a> =  3
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">EDMA Trigger Mode Selection.  <a href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">More...</a><br></td></tr>
<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g095f1fea5377f30e65e6135414ad6e77">EDMA3_DRV_setOptField</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">EDMA3_DRV_OptField</a> optField, unsigned int newOptFieldVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set a particular OPT field in the PaRAM set associated with the logical channel 'lCh'.  <a href="#g095f1fea5377f30e65e6135414ad6e77"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#gd6bc4ec80662493860491f6374af7695">EDMA3_DRV_getOptField</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">EDMA3_DRV_OptField</a> optField, unsigned int *optFieldVal)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a particular OPT field in the PaRAM set associated with the logical channel 'lCh'.  <a href="#gd6bc4ec80662493860491f6374af7695"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g95f7e74ccb30f273b42b0cc08664ba55">EDMA3_DRV_setSrcParams</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int srcAddr, <a class="el" href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">EDMA3_DRV_AddrMode</a> addrMode, <a class="el" href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">EDMA3_DRV_FifoWidth</a> fifoWidth)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA source parameters setup.  <a href="#g95f7e74ccb30f273b42b0cc08664ba55"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#gb4be03dc87dc50975c5ea870944dcee4">EDMA3_DRV_setDestParams</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int destAddr, <a class="el" href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">EDMA3_DRV_AddrMode</a> addrMode, <a class="el" href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">EDMA3_DRV_FifoWidth</a> fifoWidth)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA Destination parameters setup.  <a href="#gb4be03dc87dc50975c5ea870944dcee4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g212d4abb6f644084b3a29b856c0ef0ac">EDMA3_DRV_setSrcIndex</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, int srcBIdx, int srcCIdx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA source index setup.  <a href="#g212d4abb6f644084b3a29b856c0ef0ac"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g4e7ec3c58f498bdbac7a507e0cba6221">EDMA3_DRV_setDestIndex</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, int destBIdx, int destCIdx)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA destination index setup.  <a href="#g4e7ec3c58f498bdbac7a507e0cba6221"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g8e54f2e2e016bc557ed3374eb46d62ee">EDMA3_DRV_setTransferParams</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int aCnt, unsigned int bCnt, unsigned int cCnt, unsigned int bCntReload, <a class="el" href="group__Edma3DrvTransferSetupType.html#g1cc0705e142298a424a312034bd3b2c2">EDMA3_DRV_SyncType</a> syncType)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA transfer parameters setup.  <a href="#g8e54f2e2e016bc557ed3374eb46d62ee"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#gb8e524124e4aaa158fcaf494798def5e">EDMA3_DRV_chainChannel</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh1, unsigned int lCh2, const <a class="el" href="structEDMA3__DRV__ChainOptions.html">EDMA3_DRV_ChainOptions</a> *chainOptions)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Chain the two specified channels.  <a href="#gb8e524124e4aaa158fcaf494798def5e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#gd6424fda12e9b6cccae47ccb22207bcf">EDMA3_DRV_unchainChannel</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Unchain the two channels.  <a href="#gd6424fda12e9b6cccae47ccb22207bcf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g5c80afa7645f1e492951c0419c21dbe6">EDMA3_DRV_enableTransfer</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a> trigMode)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start EDMA transfer on the specified channel.  <a href="#g5c80afa7645f1e492951c0419c21dbe6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#gdb56f2a6d896c03a77f14c8fdf57a397">EDMA3_DRV_disableTransfer</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a> trigMode)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable DMA transfer on the specified channel.  <a href="#gdb56f2a6d896c03a77f14c8fdf57a397"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">EDMA3_DRV_Result&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__Edma3DrvTransferSetupType.html#g11070a2e9fb80e16fe96e8ad210e0b59">EDMA3_DRV_disableLogicalChannel</a> (EDMA3_DRV_Handle hEdma, unsigned int lCh, <a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a> trigMode)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable the event driven DMA channel or QDMA channel.  <a href="#g11070a2e9fb80e16fe96e8ad210e0b59"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The typical EDMA transfer related Interface of the EDMA3 Driver <hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="g5896f43e878f4e9c47b449fccdec3af9"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_AddrMode" ref="g5896f43e878f4e9c47b449fccdec3af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">EDMA3_DRV_AddrMode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA Addressing modes. 
<p>
The EDMA3 TC supports two addressing modes<ol type=1>
<li>Increment transfer</li><li>FIFO transfer</li></ol>
<p>
The SAM (Source Addressing Mode) and the DAM (Destination Addressing Mode) can be independently set to either of the two via the OPT register. <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg5896f43e878f4e9c47b449fccdec3af9d51ef7530b1165c92ee355d69339ed38"></a><!-- doxytag: member="EDMA3_DRV_ADDR_MODE_INCR" ref="gg5896f43e878f4e9c47b449fccdec3af9d51ef7530b1165c92ee355d69339ed38" args="" -->EDMA3_DRV_ADDR_MODE_INCR</em>&nbsp;</td><td>
Increment (INCR) mode. Source addressing within an array increments. Source is not a FIFO. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg5896f43e878f4e9c47b449fccdec3af90efc564b242e308363be650fc96ffc67"></a><!-- doxytag: member="EDMA3_DRV_ADDR_MODE_FIFO" ref="gg5896f43e878f4e9c47b449fccdec3af90efc564b242e308363be650fc96ffc67" args="" -->EDMA3_DRV_ADDR_MODE_FIFO</em>&nbsp;</td><td>
FIFO mode. Source addressing within an array wraps around upon reaching FIFO width. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g8c37673293432ed46f9e26f04f5681dc"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_FifoWidth" ref="g8c37673293432ed46f9e26f04f5681dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">EDMA3_DRV_FifoWidth</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA3 FIFO width. 
<p>
The user can set the width of the FIFO using this enum. This is done via the OPT register. This is valid only if the EDMA3_DRV_ADDR_MODE_FIFO value is used for the enum EDMA3_DRV_AddrMode. <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg8c37673293432ed46f9e26f04f5681dcd157735d8521fee719f2ca986777da0b"></a><!-- doxytag: member="EDMA3_DRV_W8BIT" ref="gg8c37673293432ed46f9e26f04f5681dcd157735d8521fee719f2ca986777da0b" args="" -->EDMA3_DRV_W8BIT</em>&nbsp;</td><td>
FIFO width is 8-bit. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg8c37673293432ed46f9e26f04f5681dc4c7d71dbae74a8fcbfa175ec12372bf8"></a><!-- doxytag: member="EDMA3_DRV_W16BIT" ref="gg8c37673293432ed46f9e26f04f5681dc4c7d71dbae74a8fcbfa175ec12372bf8" args="" -->EDMA3_DRV_W16BIT</em>&nbsp;</td><td>
FIFO width is 16-bit. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg8c37673293432ed46f9e26f04f5681dcd1eaf7a2e98ccf591f6bba89160857d8"></a><!-- doxytag: member="EDMA3_DRV_W32BIT" ref="gg8c37673293432ed46f9e26f04f5681dcd1eaf7a2e98ccf591f6bba89160857d8" args="" -->EDMA3_DRV_W32BIT</em>&nbsp;</td><td>
FIFO width is 32-bit. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg8c37673293432ed46f9e26f04f5681dca5b92871ecada67f067ad5d76d2ae887"></a><!-- doxytag: member="EDMA3_DRV_W64BIT" ref="gg8c37673293432ed46f9e26f04f5681dca5b92871ecada67f067ad5d76d2ae887" args="" -->EDMA3_DRV_W64BIT</em>&nbsp;</td><td>
FIFO width is 64-bit. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg8c37673293432ed46f9e26f04f5681dc6182f4ed18ba89d22c6be0f8ea91f392"></a><!-- doxytag: member="EDMA3_DRV_W128BIT" ref="gg8c37673293432ed46f9e26f04f5681dc6182f4ed18ba89d22c6be0f8ea91f392" args="" -->EDMA3_DRV_W128BIT</em>&nbsp;</td><td>
FIFO width is 128-bit. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg8c37673293432ed46f9e26f04f5681dc28cdc27a7907130b42d56be0ef4368dc"></a><!-- doxytag: member="EDMA3_DRV_W256BIT" ref="gg8c37673293432ed46f9e26f04f5681dc28cdc27a7907130b42d56be0ef4368dc" args="" -->EDMA3_DRV_W256BIT</em>&nbsp;</td><td>
FIFO width is 256-bit. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="gf310b7fc131330276a0757054987c4d4"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_ItcchEn" ref="gf310b7fc131330276a0757054987c4d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#gf310b7fc131330276a0757054987c4d4">EDMA3_DRV_ItcchEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intermediate Transfer complete chaining enable. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="ggf310b7fc131330276a0757054987c4d4f4b23933674163b5cbda9c89e27c280a"></a><!-- doxytag: member="EDMA3_DRV_ITCCHEN_DIS" ref="ggf310b7fc131330276a0757054987c4d4f4b23933674163b5cbda9c89e27c280a" args="" -->EDMA3_DRV_ITCCHEN_DIS</em>&nbsp;</td><td>
Intermediate Transfer complete chaining is disabled </td></tr>
<tr><td valign="top"><em><a class="anchor" name="ggf310b7fc131330276a0757054987c4d4cef8781cbeac3dadce5de47c603566e9"></a><!-- doxytag: member="EDMA3_DRV_ITCCHEN_EN" ref="ggf310b7fc131330276a0757054987c4d4cef8781cbeac3dadce5de47c603566e9" args="" -->EDMA3_DRV_ITCCHEN_EN</em>&nbsp;</td><td>
Intermediate transfer complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on every intermediate chained transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g58a32aad3b685509b9f74f63ec2b9d94"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_ItcintEn" ref="g58a32aad3b685509b9f74f63ec2b9d94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g58a32aad3b685509b9f74f63ec2b9d94">EDMA3_DRV_ItcintEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Intermediate Transfer complete interrupt enable. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg58a32aad3b685509b9f74f63ec2b9d94943e78d910f2085bd416b590fbad0dbe"></a><!-- doxytag: member="EDMA3_DRV_ITCINTEN_DIS" ref="gg58a32aad3b685509b9f74f63ec2b9d94943e78d910f2085bd416b590fbad0dbe" args="" -->EDMA3_DRV_ITCINTEN_DIS</em>&nbsp;</td><td>
Intermediate Transfer complete interrupt is disabled </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg58a32aad3b685509b9f74f63ec2b9d9471e67e98224a3ee95e61f70e62a4f834"></a><!-- doxytag: member="EDMA3_DRV_ITCINTEN_EN" ref="gg58a32aad3b685509b9f74f63ec2b9d9471e67e98224a3ee95e61f70e62a4f834" args="" -->EDMA3_DRV_ITCINTEN_EN</em>&nbsp;</td><td>
Intermediate transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR/IPRH) bit is set on every intermediate transfer completion (upon completion of every intermediate TR in the PaRAM set, except the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set to 1. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="ga0c576e8e46ac8db85c05bf73c01a5f9"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_OptField" ref="ga0c576e8e46ac8db85c05bf73c01a5f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">EDMA3_DRV_OptField</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPT Field Offset. 
<p>
Use this enum to set or get any of the Fields within an OPT of a Parameter RAM set. <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f9693924fb6d1e68b84bc3189c7bdc4a43"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_SAM" ref="gga0c576e8e46ac8db85c05bf73c01a5f9693924fb6d1e68b84bc3189c7bdc4a43" args="" -->EDMA3_DRV_OPT_FIELD_SAM</em>&nbsp;</td><td>
Source addressing mode (INCR / FIFO) (Bit 0) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f90c59c9664e56dee41effaa7f73bac59e"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_DAM" ref="gga0c576e8e46ac8db85c05bf73c01a5f90c59c9664e56dee41effaa7f73bac59e" args="" -->EDMA3_DRV_OPT_FIELD_DAM</em>&nbsp;</td><td>
Destination addressing mode (INCR / FIFO) (Bit 1) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f94f41648673db6dbe534b91d742647c14"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_SYNCDIM" ref="gga0c576e8e46ac8db85c05bf73c01a5f94f41648673db6dbe534b91d742647c14" args="" -->EDMA3_DRV_OPT_FIELD_SYNCDIM</em>&nbsp;</td><td>
Transfer synchronization dimension (A-synchronized / AB-synchronized) (Bit 2) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f9577a829a8eda4500296701051fa3b62e"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_STATIC" ref="gga0c576e8e46ac8db85c05bf73c01a5f9577a829a8eda4500296701051fa3b62e" args="" -->EDMA3_DRV_OPT_FIELD_STATIC</em>&nbsp;</td><td>
The STATIC field PaRAM set is static/non-static? (Bit 3) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f98b6903281c09308c0a2caf154fa818c8"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_FWID" ref="gga0c576e8e46ac8db85c05bf73c01a5f98b6903281c09308c0a2caf154fa818c8" args="" -->EDMA3_DRV_OPT_FIELD_FWID</em>&nbsp;</td><td>
FIFO Width. Applies if either SAM or DAM is set to FIFO mode. (Bitfield 8-10) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f9e4519d3ceac24626c65179ab59fb4920"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_TCCMODE" ref="gga0c576e8e46ac8db85c05bf73c01a5f9e4519d3ceac24626c65179ab59fb4920" args="" -->EDMA3_DRV_OPT_FIELD_TCCMODE</em>&nbsp;</td><td>
Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation. (Bit 11) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f9f8cd20cde06093138d915f2154daf7f4"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_TCC" ref="gga0c576e8e46ac8db85c05bf73c01a5f9f8cd20cde06093138d915f2154daf7f4" args="" -->EDMA3_DRV_OPT_FIELD_TCC</em>&nbsp;</td><td>
Transfer Complete Code (TCC). This 6-bit code is used to set the relevant bit in chaining enable register (CER[TCC]/CERH[TCC]) for chaining or in interrupt pending register (IPR[TCC]/IPRH[TCC]) for interrupts. (Bitfield 12-17) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f9422f20ac0c5217d2bad4ffe20627bae5"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_TCINTEN" ref="gga0c576e8e46ac8db85c05bf73c01a5f9422f20ac0c5217d2bad4ffe20627bae5" args="" -->EDMA3_DRV_OPT_FIELD_TCINTEN</em>&nbsp;</td><td>
Transfer complete interrupt enable/disable. (Bit 20) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f96feb2084abf4287d809d27a725e29130"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_ITCINTEN" ref="gga0c576e8e46ac8db85c05bf73c01a5f96feb2084abf4287d809d27a725e29130" args="" -->EDMA3_DRV_OPT_FIELD_ITCINTEN</em>&nbsp;</td><td>
Intermediate transfer complete interrupt enable/disable. (Bit 21) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f9c5ab9f8dea50cb16fbdc30a707fce88f"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_TCCHEN" ref="gga0c576e8e46ac8db85c05bf73c01a5f9c5ab9f8dea50cb16fbdc30a707fce88f" args="" -->EDMA3_DRV_OPT_FIELD_TCCHEN</em>&nbsp;</td><td>
Transfer complete chaining enable/disable (Bit 22) </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gga0c576e8e46ac8db85c05bf73c01a5f965bb7252badcb593139f4f3747ec96ce"></a><!-- doxytag: member="EDMA3_DRV_OPT_FIELD_ITCCHEN" ref="gga0c576e8e46ac8db85c05bf73c01a5f965bb7252badcb593139f4f3747ec96ce" args="" -->EDMA3_DRV_OPT_FIELD_ITCCHEN</em>&nbsp;</td><td>
Intermediate transfer completion chaining enable/disable (Bit 23) </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g99452326904fbebfaaca597d7be30c80"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_StaticMode" ref="g99452326904fbebfaaca597d7be30c80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g99452326904fbebfaaca597d7be30c80">EDMA3_DRV_StaticMode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
True/False: PaRAM set is Static or not. A Static PaRAM set is updated or linked after TR is submitted. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg99452326904fbebfaaca597d7be30c80428dccaa64904312a71645116a1ce544"></a><!-- doxytag: member="EDMA3_DRV_STATIC_DIS" ref="gg99452326904fbebfaaca597d7be30c80428dccaa64904312a71645116a1ce544" args="" -->EDMA3_DRV_STATIC_DIS</em>&nbsp;</td><td>
PaRAM set is not Static. PaRAM set is updated or linked after TR is submitted. A value of 0 should be used for DMA channels and for nonfinal transfers in a linked list of QDMA transfers </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg99452326904fbebfaaca597d7be30c80f9845bfc4f20e338a4c463c6aead3a1f"></a><!-- doxytag: member="EDMA3_DRV_STATIC_EN" ref="gg99452326904fbebfaaca597d7be30c80f9845bfc4f20e338a4c463c6aead3a1f" args="" -->EDMA3_DRV_STATIC_EN</em>&nbsp;</td><td>
PaRAM set is Static. PaRAM set is not updated or linked after TR is submitted. A value of 1 should be used for isolated QDMA transfers or for the final transfer in a linked list of QDMA transfers. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g1cc0705e142298a424a312034bd3b2c2"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_SyncType" ref="g1cc0705e142298a424a312034bd3b2c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g1cc0705e142298a424a312034bd3b2c2">EDMA3_DRV_SyncType</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA Transfer Synchronization type. 
<p>
Two types of Synchronization of transfers are possible<ol type=1>
<li>A Synchronized</li><li>AB Syncronized</li></ol>
<p>
A Sync<ol type=1>
<li>Each Array is submitted as one TR</li><li>(BCNT*CCNT) number of sync events are needed to completely service a PaRAM set. (Where BCNT = Num of Arrays in a Frame; CCNT = Num of Frames in a Block)</li><li>(S/D)CIDX = (Addr of First array in next frame) minus (Addr of Last array in present frame) (Where CIDX is the Inter-Frame index)</li></ol>
<p>
<ul>
<li>AB Sync<ol type=a>
<li>Each Frame is submitted as one TR</li><li>Only CCNT number of sync events are needed to completely service a PaRAM set</li><li>(S/D)CIDX = (Addr of First array in next frame) minus (Addr of First array of present frame)</li></ol>
</li></ul>
<p>
<dl class="note" compact><dt><b>Note:</b></dt><dd>ABC sync transfers can be achieved logically by chaining multiple AB sync transfers </dd></dl>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg1cc0705e142298a424a312034bd3b2c29466936ba82ec52a8177b725de56db3a"></a><!-- doxytag: member="EDMA3_DRV_SYNC_A" ref="gg1cc0705e142298a424a312034bd3b2c29466936ba82ec52a8177b725de56db3a" args="" -->EDMA3_DRV_SYNC_A</em>&nbsp;</td><td>
A-synchronized. Each event triggers the transfer of a single array of ACNT bytes </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg1cc0705e142298a424a312034bd3b2c22f29eabc70ef33ba7f9a93d0d0c1215b"></a><!-- doxytag: member="EDMA3_DRV_SYNC_AB" ref="gg1cc0705e142298a424a312034bd3b2c22f29eabc70ef33ba7f9a93d0d0c1215b" args="" -->EDMA3_DRV_SYNC_AB</em>&nbsp;</td><td>
AB-synchronized. Each event triggers the transfer of BCNT arrays of ACNT bytes </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g9904b897549665b3cfacce106fa47d54"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_TcchEn" ref="g9904b897549665b3cfacce106fa47d54" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g9904b897549665b3cfacce106fa47d54">EDMA3_DRV_TcchEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transfer complete chaining enable. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg9904b897549665b3cfacce106fa47d546c1914663e61e8904dc24d03535d0daf"></a><!-- doxytag: member="EDMA3_DRV_TCCHEN_DIS" ref="gg9904b897549665b3cfacce106fa47d546c1914663e61e8904dc24d03535d0daf" args="" -->EDMA3_DRV_TCCHEN_DIS</em>&nbsp;</td><td>
Transfer complete chaining is disabled </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg9904b897549665b3cfacce106fa47d5440b66d814cdf1a555d445d8dee4aeedb"></a><!-- doxytag: member="EDMA3_DRV_TCCHEN_EN" ref="gg9904b897549665b3cfacce106fa47d5440b66d814cdf1a555d445d8dee4aeedb" args="" -->EDMA3_DRV_TCCHEN_EN</em>&nbsp;</td><td>
Transfer complete chaining is enabled. When enabled, the chained event register (CER/CERH) bit is set on final chained transfer completion (upon completion of the final / last TR in the PaRAM set). The bit (position) set in CER or CERH is the TCC value specified. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g17890a22b88466fbd0a14258aa1d0e9c"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_TccMode" ref="g17890a22b88466fbd0a14258aa1d0e9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g17890a22b88466fbd0a14258aa1d0e9c">EDMA3_DRV_TccMode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transfer complete code mode. Indicates the point at which a transfer is considered completed for chaining and interrupt generation. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg17890a22b88466fbd0a14258aa1d0e9c686d71e31f3fe47f64e41a47c2212882"></a><!-- doxytag: member="EDMA3_DRV_TCCMODE_NORMAL" ref="gg17890a22b88466fbd0a14258aa1d0e9c686d71e31f3fe47f64e41a47c2212882" args="" -->EDMA3_DRV_TCCMODE_NORMAL</em>&nbsp;</td><td>
A transfer is considered completed after transfer of data </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg17890a22b88466fbd0a14258aa1d0e9c8d6a8086b0f466c688ad3ae3adef070b"></a><!-- doxytag: member="EDMA3_DRV_TCCMODE_EARLY" ref="gg17890a22b88466fbd0a14258aa1d0e9c8d6a8086b0f466c688ad3ae3adef070b" args="" -->EDMA3_DRV_TCCMODE_EARLY</em>&nbsp;</td><td>
A transfer is considered completed after the EDMA3CC submits a TR to the EDMA3TC. TC may still be transferring data when interrupt/chain is triggered. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g17af0bbf00a59ea1ac3352098fe44a89"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_TcintEn" ref="g17af0bbf00a59ea1ac3352098fe44a89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g17af0bbf00a59ea1ac3352098fe44a89">EDMA3_DRV_TcintEn</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transfer complete interrupt enable. 
<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg17af0bbf00a59ea1ac3352098fe44a8973ea2b6eec1b241028ca166be468c84b"></a><!-- doxytag: member="EDMA3_DRV_TCINTEN_DIS" ref="gg17af0bbf00a59ea1ac3352098fe44a8973ea2b6eec1b241028ca166be468c84b" args="" -->EDMA3_DRV_TCINTEN_DIS</em>&nbsp;</td><td>
Transfer complete interrupt is disabled </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg17af0bbf00a59ea1ac3352098fe44a89ddd5cb442f49c6d3309e88a10ce15be3"></a><!-- doxytag: member="EDMA3_DRV_TCINTEN_EN" ref="gg17af0bbf00a59ea1ac3352098fe44a89ddd5cb442f49c6d3309e88a10ce15be3" args="" -->EDMA3_DRV_TCINTEN_EN</em>&nbsp;</td><td>
Transfer complete interrupt is enabled. When enabled, the interrupt pending register (IPR/IPRH) bit is set on transfer completion (upon completion of the final TR in the PaRAM set). The bit (position) set in IPR or IPRH is the TCC value specified. In order to generate a completion interrupt to the CPU, the corresponding IER [TCC] / IERH [TCC] bit must be set to 1. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="g9a3d4fdcf4d2d089d4defebe3ef3880e"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_TrigMode" ref="g9a3d4fdcf4d2d089d4defebe3ef3880e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
EDMA Trigger Mode Selection. 
<p>
Use this enum to select the EDMA trigger mode while enabling the EDMA transfer <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg9a3d4fdcf4d2d089d4defebe3ef3880e1ec2aa1fb8ed48534aa4190622792ea6"></a><!-- doxytag: member="EDMA3_DRV_TRIG_MODE_MANUAL" ref="gg9a3d4fdcf4d2d089d4defebe3ef3880e1ec2aa1fb8ed48534aa4190622792ea6" args="" -->EDMA3_DRV_TRIG_MODE_MANUAL</em>&nbsp;</td><td>
Set the Trigger mode to Manual . The CPU manually triggers a transfer by writing a 1 to the corresponding bit in the event set register (ESR/ESRH). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg9a3d4fdcf4d2d089d4defebe3ef3880e7cbf536d24f7cb45fcaadc46ebf229ad"></a><!-- doxytag: member="EDMA3_DRV_TRIG_MODE_QDMA" ref="gg9a3d4fdcf4d2d089d4defebe3ef3880e7cbf536d24f7cb45fcaadc46ebf229ad" args="" -->EDMA3_DRV_TRIG_MODE_QDMA</em>&nbsp;</td><td>
Set the Trigger mode to QDMA. A QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel parameter set (autotriggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered). </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg9a3d4fdcf4d2d089d4defebe3ef3880e34671e10c511d857963484c4712d322d"></a><!-- doxytag: member="EDMA3_DRV_TRIG_MODE_EVENT" ref="gg9a3d4fdcf4d2d089d4defebe3ef3880e34671e10c511d857963484c4712d322d" args="" -->EDMA3_DRV_TRIG_MODE_EVENT</em>&nbsp;</td><td>
Set the Trigger mode to Event. Allows for a peripheral, system, or externally-generated event to trigger a transfer request. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg9a3d4fdcf4d2d089d4defebe3ef3880e45338caea71cdf45250e863c5fe4ed8d"></a><!-- doxytag: member="EDMA3_DRV_TRIG_MODE_NONE" ref="gg9a3d4fdcf4d2d089d4defebe3ef3880e45338caea71cdf45250e863c5fe4ed8d" args="" -->EDMA3_DRV_TRIG_MODE_NONE</em>&nbsp;</td><td>
Used to specify the trigger mode NONE </td></tr>
</table>
</dl>

</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="gb8e524124e4aaa158fcaf494798def5e"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_chainChannel" ref="gb8e524124e4aaa158fcaf494798def5e" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh1, unsigned int lCh2, const EDMA3_DRV_ChainOptions *chainOptions)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_chainChannel           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="structEDMA3__DRV__ChainOptions.html">EDMA3_DRV_ChainOptions</a> *&nbsp;</td>
          <td class="paramname"> <em>chainOptions</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Chain the two specified channels. 
<p>
This API is used to chain two previously allocated logical (DMA/QDMA) channels.<p>
Chaining is different from Linking. The EDMA3 link feature reloads the current channel parameter set with the linked parameter set. The EDMA3 chaining feature does not modify or update any channel parameter set; it provides a synchronization event to the chained channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance.</td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh1</em>&nbsp;</td><td>[IN] Channel to which particular channel will be chained. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh2</em>&nbsp;</td><td>[IN] Channel which needs to be chained to the first channel. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>chainOptions</em>&nbsp;</td><td>[IN] Options such as intermediate interrupts are required or not, intermediate/final chaining is enabled or not etc.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh1 &amp; lCh2 values. It is non-re-entrant for same lCh1 &amp; lCh2 values. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3__drv_8h_source.html#l01753">EDMA3_DRV_ITCCHEN_EN</a>, <a class="el" href="edma3__drv_8h_source.html#l01715">EDMA3_DRV_ITCINTEN_EN</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00115">EDMA3_DRV_OPT_ITCCHEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00117">EDMA3_DRV_OPT_ITCCHEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00105">EDMA3_DRV_OPT_ITCINTEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00107">EDMA3_DRV_OPT_ITCINTEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00095">EDMA3_DRV_OPT_TCC_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00097">EDMA3_DRV_OPT_TCC_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00110">EDMA3_DRV_OPT_TCCHEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00112">EDMA3_DRV_OPT_TCCHEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00100">EDMA3_DRV_OPT_TCINTEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00102">EDMA3_DRV_OPT_TCINTEN_SET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l01734">EDMA3_DRV_TCCHEN_EN</a>, <a class="el" href="edma3__drv_8h_source.html#l01694">EDMA3_DRV_TCINTEN_EN</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l01767">EDMA3_DRV_ChainOptions::itcchEn</a>, <a class="el" href="edma3__drv_8h_source.html#l01773">EDMA3_DRV_ChainOptions::itcintEn</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>, <a class="el" href="edma3__drv_8h_source.html#l01764">EDMA3_DRV_ChainOptions::tcchEn</a>, <a class="el" href="edma3__drv_8h_source.html#l01770">EDMA3_DRV_ChainOptions::tcintEn</a>, and <a class="el" href="edma3_8h_source.html#l00341">EDMA3_DRV_ChBoundResources::trigMode</a>.</p>

</div>
</div><p>
<a class="anchor" name="g11070a2e9fb80e16fe96e8ad210e0b59"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_disableLogicalChannel" ref="g11070a2e9fb80e16fe96e8ad210e0b59" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_TrigMode trigMode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_disableLogicalChannel           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a>&nbsp;</td>
          <td class="paramname"> <em>trigMode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable the event driven DMA channel or QDMA channel. 
<p>
This API disables the DMA channel (which was previously triggered in event mode) by clearing the Event Enable Register; it disables the QDMA channel by clearing the QDMA Event Enable Register.<p>
This API should NOT be used for DMA channels which are not mapped to any hardware events and are used for memory-to-memory copy based transfers. In case of that, this API returns error.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] DMA/QDMA Channel which needs to be disabled </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigMode</em>&nbsp;</td><td>[IN] Mode of triggering start of transfer</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00660">EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02122">EDMA3_DRV_TRIG_MODE_EVENT</a>, <a class="el" href="edma3__drv_8h_source.html#l02105">EDMA3_DRV_TRIG_MODE_MANUAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02115">EDMA3_DRV_TRIG_MODE_QDMA</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00308">EDMA3_DRV_Instance::shadowRegs</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdb56f2a6d896c03a77f14c8fdf57a397"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_disableTransfer" ref="gdb56f2a6d896c03a77f14c8fdf57a397" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_TrigMode trigMode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_disableTransfer           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a>&nbsp;</td>
          <td class="paramname"> <em>trigMode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Disable DMA transfer on the specified channel. 
<p>
There are multiple ways by which an EDMA3 transfer could be triggered. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.<p>
To disable a channel which was previously triggered in manual mode, this API clears the Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.<p>
To disable a channel which was previously triggered in QDMA mode, this API clears the QDMA Event Enable Register, for the specific QDMA channel.<p>
To disable a channel which was previously triggered in event mode, this API clears the Event Enable Register, Event Register, Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Channel on which transfer has to be stopped </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigMode</em>&nbsp;</td><td>[IN] Mode of triggering start of transfer</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value.</dd></dl>
There are multiple ways by which an EDMA3 transfer could be triggered. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.<p>
To disable a channel which was previously triggered in manual mode, this API clears the Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.<p>
To disable a channel which was previously triggered in QDMA mode, this API clears the QDMA Even Enable Register, for the specific QDMA channel.<p>
To disable a channel which was previously triggered in event mode, this API clears the Event Enable Register, Event Register, Secondary Event Register and Event Miss Register, if set, for the specific DMA channel.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Channel on which transfer has to be stopped </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigMode</em>&nbsp;</td><td>[IN] Mode of triggering start of transfer</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00660">EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap</a>, <a class="el" href="edma3_8h_source.html#l00199">EDMA3_DRV_DMA_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02122">EDMA3_DRV_TRIG_MODE_EVENT</a>, <a class="el" href="edma3__drv_8h_source.html#l02105">EDMA3_DRV_TRIG_MODE_MANUAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02115">EDMA3_DRV_TRIG_MODE_QDMA</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00308">EDMA3_DRV_Instance::shadowRegs</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5c80afa7645f1e492951c0419c21dbe6"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_enableTransfer" ref="g5c80afa7645f1e492951c0419c21dbe6" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_TrigMode trigMode)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_enableTransfer           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g9a3d4fdcf4d2d089d4defebe3ef3880e">EDMA3_DRV_TrigMode</a>&nbsp;</td>
          <td class="paramname"> <em>trigMode</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start EDMA transfer on the specified channel. 
<p>
There are multiple ways to trigger an EDMA3 transfer. The triggering mode option allows choosing from the available triggering modes: Event, Manual or QDMA.<p>
In event triggered, a peripheral or an externally generated event triggers the transfer. This API clears the Event and Event Miss Register and then enables the DMA channel by writing to the EESR.<p>
In manual triggered mode, CPU manually triggers a transfer by writing a 1 in the Event Set Register (ESR/ESRH). This API writes to the ESR/ESRH to start the transfer.<p>
In QDMA triggered mode, a QDMA transfer is triggered when a CPU (or other EDMA3 programmer) writes to the trigger word of the QDMA channel PaRAM set (auto-triggered) or when the EDMA3CC performs a link update on a PaRAM set that has been mapped to a QDMA channel (link triggered). This API enables the QDMA channel by writing to the QEESR register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Channel on which transfer has to be started </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>trigMode</em>&nbsp;</td><td>[IN] Mode of triggering start of transfer (Manual, QDMA or Event)</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00660">EDMA3_DRV_GblConfigParams::dmaChannelHwEvtMap</a>, <a class="el" href="edma3_8h_source.html#l00199">EDMA3_DRV_DMA_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02122">EDMA3_DRV_TRIG_MODE_EVENT</a>, <a class="el" href="edma3__drv_8h_source.html#l02105">EDMA3_DRV_TRIG_MODE_MANUAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02115">EDMA3_DRV_TRIG_MODE_QDMA</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>, <a class="el" href="edma3_8h_source.html#l00308">EDMA3_DRV_Instance::shadowRegs</a>, and <a class="el" href="edma3_8h_source.html#l00341">EDMA3_DRV_ChBoundResources::trigMode</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6bc4ec80662493860491f6374af7695"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_getOptField" ref="gd6bc4ec80662493860491f6374af7695" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_OptField optField, unsigned int *optFieldVal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_getOptField           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">EDMA3_DRV_OptField</a>&nbsp;</td>
          <td class="paramname"> <em>optField</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int *&nbsp;</td>
          <td class="paramname"> <em>optFieldVal</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. 
<p>
This API can be used to read various optional parameters for an EDMA3 transfer. Like enable/disable completion interrupts, enable/disable chaining, setting the transfer mode (A/AB Sync), setting the FIFO width etc.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel, bound to which PaRAM set OPT field is required. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>optField</em>&nbsp;</td><td>[IN] The particular field of OPT Word that is needed </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>optFieldVal</em>&nbsp;</td><td>[IN/OUT] Value of the OPT field</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00122">EDMA3_DRV_OPT_DAM_GET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l01464">EDMA3_DRV_OPT_FIELD_DAM</a>, <a class="el" href="edma3__drv_8h_source.html#l01483">EDMA3_DRV_OPT_FIELD_FWID</a>, <a class="el" href="edma3__drv_8h_source.html#l01524">EDMA3_DRV_OPT_FIELD_ITCCHEN</a>, <a class="el" href="edma3__drv_8h_source.html#l01512">EDMA3_DRV_OPT_FIELD_ITCINTEN</a>, <a class="el" href="edma3__drv_8h_source.html#l01458">EDMA3_DRV_OPT_FIELD_SAM</a>, <a class="el" href="edma3__drv_8h_source.html#l01477">EDMA3_DRV_OPT_FIELD_STATIC</a>, <a class="el" href="edma3__drv_8h_source.html#l01470">EDMA3_DRV_OPT_FIELD_SYNCDIM</a>, <a class="el" href="edma3__drv_8h_source.html#l01500">EDMA3_DRV_OPT_FIELD_TCC</a>, <a class="el" href="edma3__drv_8h_source.html#l01518">EDMA3_DRV_OPT_FIELD_TCCHEN</a>, <a class="el" href="edma3__drv_8h_source.html#l01491">EDMA3_DRV_OPT_FIELD_TCCMODE</a>, <a class="el" href="edma3__drv_8h_source.html#l01506">EDMA3_DRV_OPT_FIELD_TCINTEN</a>, <a class="el" href="edma3_8h_source.html#l00128">EDMA3_DRV_OPT_FWID_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00140">EDMA3_DRV_OPT_ITCCHEN_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00136">EDMA3_DRV_OPT_ITCINTEN_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00120">EDMA3_DRV_OPT_SAM_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00126">EDMA3_DRV_OPT_STATIC_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00124">EDMA3_DRV_OPT_SYNCDIM_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00132">EDMA3_DRV_OPT_TCC_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00138">EDMA3_DRV_OPT_TCCHEN_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00130">EDMA3_DRV_OPT_TCCMODE_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00134">EDMA3_DRV_OPT_TCINTEN_GET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4e7ec3c58f498bdbac7a507e0cba6221"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setDestIndex" ref="g4e7ec3c58f498bdbac7a507e0cba6221" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, int destBIdx, int destCIdx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setDestIndex           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>destBIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>destCIdx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA destination index setup. 
<p>
It is used to program the destination B index and destination C index.<p>
DSTBIDX is a 16-bit signed value (2s complement) used for destination address modification between each array in the 2nd dimension. Valid values for DSTBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the destination array to the beginning of the next destination array within the current frame. It applies to both A-synchronized and AB-synchronized transfers.<p>
DSTCIDX is a 16-bit signed value (2s complement) used for destination address modification in the 3rd dimension. Valid values are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by DST address) to the beginning of the first destination array TR in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that when DSTCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame, while the current array in a AB-synchronized transfer is the first array in the frame<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which dest indices are to be configured </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>destBIdx</em>&nbsp;</td><td>[IN] Destination B index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>destCIdx</em>&nbsp;</td><td>[IN] Destination C index</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3_8h_source.html#l00176">EDMA3_DRV_DSTBIDX_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00178">EDMA3_DRV_DSTBIDX_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00180">EDMA3_DRV_DSTCIDX_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00182">EDMA3_DRV_DSTCIDX_MIN_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02264">EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02274">EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="gb4be03dc87dc50975c5ea870944dcee4"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setDestParams" ref="gb4be03dc87dc50975c5ea870944dcee4" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int destAddr, EDMA3_DRV_AddrMode addrMode, EDMA3_DRV_FifoWidth fifoWidth)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setDestParams           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>destAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">EDMA3_DRV_AddrMode</a>&nbsp;</td>
          <td class="paramname"> <em>addrMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">EDMA3_DRV_FifoWidth</a>&nbsp;</td>
          <td class="paramname"> <em>fifoWidth</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA Destination parameters setup. 
<p>
It is used to program the destination address, destination side addressing mode (INCR or FIFO) and the FIFO width in case the addressing mode is FIFO.<p>
In FIFO Addressing mode, memory location must be 32 bytes aligned.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which the destination parameters are to be configured </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>destAddr</em>&nbsp;</td><td>[IN] Destination address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>addrMode</em>&nbsp;</td><td>[IN] Address mode [FIFO or Increment] </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fifoWidth</em>&nbsp;</td><td>[IN] Width of FIFO (Valid only if addrMode is FIFO)<ol type=1>
<li>0 - 8 bit</li><li>1 - 16 bit</li><li>2 - 32 bit</li><li>3 - 64 bit</li><li>4 - 128 bit</li><li>5 - 256 bit</li></ol>
</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>
In FIFO Addressing mode, memory location must be 32 bytes aligned<p>
Memory is not 32 bytes aligned<p>
If request is for FIFO mode, check whether the FIFO size is supported by the Transfer Controller which will be used for this transfer or not.<p>
mappedEvtQ contains the event queue and hence the TC which will process this transfer request. Check whether this TC supports the FIFO size or not.
<p>References <a class="el" href="edma3__drv_8h_source.html#l01552">EDMA3_DRV_ADDR_MODE_FIFO</a>, <a class="el" href="edma3__drv_8h_source.html#l01546">EDMA3_DRV_ADDR_MODE_INCR</a>, <a class="el" href="edma3_8h_source.html#l00199">EDMA3_DRV_DMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00143">EDMA3_DRV_DMAQNUM_CLR_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l00466">EDMA3_DRV_E_ADDRESS_NOT_ALIGNED</a>, <a class="el" href="edma3__drv_8h_source.html#l00478">EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00070">EDMA3_DRV_OPT_DAM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00072">EDMA3_DRV_OPT_DAM_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00085">EDMA3_DRV_OPT_FWID_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00087">EDMA3_DRV_OPT_FWID_SET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l02259">EDMA3_DRV_PARAM_ENTRY_DST</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00147">EDMA3_DRV_QDMAQNUM_CLR_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l01652">EDMA3_DRV_W256BIT</a>, <a class="el" href="edma3__drv_8h_source.html#l01637">EDMA3_DRV_W8BIT</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>, and <a class="el" href="edma3__drv_8h_source.html#l00622">EDMA3_DRV_GblConfigParams::tcDefaultBurstSize</a>.</p>

</div>
</div><p>
<a class="anchor" name="g095f1fea5377f30e65e6135414ad6e77"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setOptField" ref="g095f1fea5377f30e65e6135414ad6e77" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, EDMA3_DRV_OptField optField, unsigned int newOptFieldVal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setOptField           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#ga0c576e8e46ac8db85c05bf73c01a5f9">EDMA3_DRV_OptField</a>&nbsp;</td>
          <td class="paramname"> <em>optField</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>newOptFieldVal</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set a particular OPT field in the PaRAM set associated with the logical channel 'lCh'. 
<p>
This API can be used to set various optional parameters for an EDMA3 transfer. Like enable/disable completion interrupts, enable/disable chaining, setting the transfer mode (A/AB Sync), setting the FIFO width etc.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel, bound to which PaRAM set OPT field needs to be set. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>optField</em>&nbsp;</td><td>[IN] The particular field of OPT Word that needs setting </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>newOptFieldVal</em>&nbsp;</td><td>[IN] The new OPT field value</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00070">EDMA3_DRV_OPT_DAM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00072">EDMA3_DRV_OPT_DAM_SET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l01464">EDMA3_DRV_OPT_FIELD_DAM</a>, <a class="el" href="edma3__drv_8h_source.html#l01483">EDMA3_DRV_OPT_FIELD_FWID</a>, <a class="el" href="edma3__drv_8h_source.html#l01524">EDMA3_DRV_OPT_FIELD_ITCCHEN</a>, <a class="el" href="edma3__drv_8h_source.html#l01512">EDMA3_DRV_OPT_FIELD_ITCINTEN</a>, <a class="el" href="edma3__drv_8h_source.html#l01458">EDMA3_DRV_OPT_FIELD_SAM</a>, <a class="el" href="edma3__drv_8h_source.html#l01477">EDMA3_DRV_OPT_FIELD_STATIC</a>, <a class="el" href="edma3__drv_8h_source.html#l01470">EDMA3_DRV_OPT_FIELD_SYNCDIM</a>, <a class="el" href="edma3__drv_8h_source.html#l01500">EDMA3_DRV_OPT_FIELD_TCC</a>, <a class="el" href="edma3__drv_8h_source.html#l01518">EDMA3_DRV_OPT_FIELD_TCCHEN</a>, <a class="el" href="edma3__drv_8h_source.html#l01491">EDMA3_DRV_OPT_FIELD_TCCMODE</a>, <a class="el" href="edma3__drv_8h_source.html#l01506">EDMA3_DRV_OPT_FIELD_TCINTEN</a>, <a class="el" href="edma3_8h_source.html#l00085">EDMA3_DRV_OPT_FWID_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00087">EDMA3_DRV_OPT_FWID_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00115">EDMA3_DRV_OPT_ITCCHEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00117">EDMA3_DRV_OPT_ITCCHEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00105">EDMA3_DRV_OPT_ITCINTEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00107">EDMA3_DRV_OPT_ITCINTEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00065">EDMA3_DRV_OPT_SAM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00067">EDMA3_DRV_OPT_SAM_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00080">EDMA3_DRV_OPT_STATIC_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00082">EDMA3_DRV_OPT_STATIC_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00075">EDMA3_DRV_OPT_SYNCDIM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00077">EDMA3_DRV_OPT_SYNCDIM_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00095">EDMA3_DRV_OPT_TCC_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00097">EDMA3_DRV_OPT_TCC_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00110">EDMA3_DRV_OPT_TCCHEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00112">EDMA3_DRV_OPT_TCCHEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00090">EDMA3_DRV_OPT_TCCMODE_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00092">EDMA3_DRV_OPT_TCCMODE_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00100">EDMA3_DRV_OPT_TCINTEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00102">EDMA3_DRV_OPT_TCINTEN_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g212d4abb6f644084b3a29b856c0ef0ac"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setSrcIndex" ref="g212d4abb6f644084b3a29b856c0ef0ac" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, int srcBIdx, int srcCIdx)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setSrcIndex           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>srcBIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>srcCIdx</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA source index setup. 
<p>
It is used to program the source B index and source C index.<p>
SRCBIDX is a 16-bit signed value (2s complement) used for source address modification between each array in the 2nd dimension. Valid values for SRCBIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the source array to the beginning of the next source array. It applies to both A-synchronized and AB-synchronized transfers.<p>
SRCCIDX is a 16-bit signed value (2s complement) used for source address modification in the 3rd dimension. Valid values for SRCCIDX are between -32768 and 32767. It provides a byte address offset from the beginning of the current array (pointed to by SRC address) to the beginning of the first source array in the next frame. It applies to both A-synchronized and AB-synchronized transfers. Note that when SRCCIDX is applied, the current array in an A-synchronized transfer is the last array in the frame, while the current array in an AB-synchronized transfer is the first array in the frame.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which source indices are to be configured </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>srcBIdx</em>&nbsp;</td><td>[IN] Source B index </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>srcCIdx</em>&nbsp;</td><td>[IN] Source C index</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l02264">EDMA3_DRV_PARAM_ENTRY_SRC_DST_BIDX</a>, <a class="el" href="edma3__drv_8h_source.html#l02274">EDMA3_DRV_PARAM_ENTRY_SRC_DST_CIDX</a>, <a class="el" href="edma3_8h_source.html#l00168">EDMA3_DRV_SRCBIDX_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00170">EDMA3_DRV_SRCBIDX_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00172">EDMA3_DRV_SRCCIDX_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00174">EDMA3_DRV_SRCCIDX_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="g95f7e74ccb30f273b42b0cc08664ba55"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setSrcParams" ref="g95f7e74ccb30f273b42b0cc08664ba55" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int srcAddr, EDMA3_DRV_AddrMode addrMode, EDMA3_DRV_FifoWidth fifoWidth)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setSrcParams           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>srcAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g5896f43e878f4e9c47b449fccdec3af9">EDMA3_DRV_AddrMode</a>&nbsp;</td>
          <td class="paramname"> <em>addrMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g8c37673293432ed46f9e26f04f5681dc">EDMA3_DRV_FifoWidth</a>&nbsp;</td>
          <td class="paramname"> <em>fifoWidth</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA source parameters setup. 
<p>
It is used to program the source address, source side addressing mode (INCR or FIFO) and the FIFO width in case the addressing mode is FIFO.<p>
In FIFO Addressing mode, memory location must be 32 bytes aligned.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which the source parameters are to be configured </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>srcAddr</em>&nbsp;</td><td>[IN] Source address </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>addrMode</em>&nbsp;</td><td>[IN] Address mode [FIFO or Increment] </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>fifoWidth</em>&nbsp;</td><td>[IN] Width of FIFO (Valid only if addrMode is FIFO)<ol type=1>
<li>0 - 8 bit</li><li>1 - 16 bit</li><li>2 - 32 bit</li><li>3 - 64 bit</li><li>4 - 128 bit</li><li>5 - 256 bit</li></ol>
</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>
In FIFO Addressing mode, memory location must be 32 bytes aligned<p>
Memory is not 32 bytes aligned<p>
If request is for FIFO mode, check whether the FIFO size is supported by the Transfer Controller which will be used for this transfer or not.<p>
mappedEvtQ contains the event queue and hence the TC which will process this transfer request. Check whether this TC supports the FIFO size or not.
<p>References <a class="el" href="edma3__drv_8h_source.html#l01552">EDMA3_DRV_ADDR_MODE_FIFO</a>, <a class="el" href="edma3__drv_8h_source.html#l01546">EDMA3_DRV_ADDR_MODE_INCR</a>, <a class="el" href="edma3_8h_source.html#l00199">EDMA3_DRV_DMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00143">EDMA3_DRV_DMAQNUM_CLR_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l00466">EDMA3_DRV_E_ADDRESS_NOT_ALIGNED</a>, <a class="el" href="edma3__drv_8h_source.html#l00478">EDMA3_DRV_E_FIFO_WIDTH_NOT_SUPPORTED</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00085">EDMA3_DRV_OPT_FWID_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00087">EDMA3_DRV_OPT_FWID_SET_MASK</a>, <a class="el" href="edma3_8h_source.html#l00065">EDMA3_DRV_OPT_SAM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00067">EDMA3_DRV_OPT_SAM_SET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l02249">EDMA3_DRV_PARAM_ENTRY_SRC</a>, <a class="el" href="edma3_8h_source.html#l00211">EDMA3_DRV_QDMA_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00208">EDMA3_DRV_QDMA_CH_MIN_VAL</a>, <a class="el" href="edma3_8h_source.html#l00147">EDMA3_DRV_QDMAQNUM_CLR_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l01652">EDMA3_DRV_W256BIT</a>, <a class="el" href="edma3__drv_8h_source.html#l01637">EDMA3_DRV_W8BIT</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>, and <a class="el" href="edma3__drv_8h_source.html#l00622">EDMA3_DRV_GblConfigParams::tcDefaultBurstSize</a>.</p>

</div>
</div><p>
<a class="anchor" name="g8e54f2e2e016bc557ed3374eb46d62ee"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_setTransferParams" ref="g8e54f2e2e016bc557ed3374eb46d62ee" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh, unsigned int aCnt, unsigned int bCnt, unsigned int cCnt, unsigned int bCntReload, EDMA3_DRV_SyncType syncType)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_setTransferParams           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>aCnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>bCnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>cCnt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>bCntReload</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__Edma3DrvTransferSetupType.html#g1cc0705e142298a424a312034bd3b2c2">EDMA3_DRV_SyncType</a>&nbsp;</td>
          <td class="paramname"> <em>syncType</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DMA transfer parameters setup. 
<p>
It is used to specify the various counts (ACNT, BCNT and CCNT), B count reload and the synchronization type<p>
ACNT represents the number of bytes within the 1st dimension of a transfer. ACNT is a 16-bit unsigned value with valid values between 0 and 65535. Therefore, the maximum number of bytes in an array is 65535 bytes (64K - 1 bytes). ACNT must be greater than or equal to 1 for a TR to be submitted to EDMA3 Transfer Controller. An ACNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.<p>
BCNT is a 16-bit unsigned value that specifies the number of arrays of length ACNT. For normal operation, valid values for BCNT are between 1 and 65535. Therefore, the maximum number of arrays in a frame is 65535 (64K - 1 arrays). A BCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT.<p>
CCNT is a 16-bit unsigned value that specifies the number of frames in a block. Valid values for CCNT are between 1 and 65535. Therefore, the maximum number of frames in a block is 65535 (64K - 1 frames). A CCNT equal to 0 is considered either a null or dummy transfer. A dummy or null transfer generates a completion code depending on the settings of the completion bit fields in OPT. A CCNT value of 0 is considered either a null or dummy transfer.<p>
BCNTRLD is a 16-bit unsigned value used to reload the BCNT field once the last array in the 2nd dimension is transferred. This field is only used for A-synchronized transfers. In this case, the EDMA3CC decrements the BCNT value by 1 on each TR submission. When BCNT (conceptually) reaches 0, the EDMA3CC decrements CCNT and uses the BCNTRLD value to reinitialize the BCNT value. For AB-synchronized transfers, the EDMA3CC submits the BCNT in the TR and the EDMA3TC decrements BCNT appropriately. For AB-synchronized transfers, BCNTRLD is not used.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Logical Channel for which transfer parameters are to be configured </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>aCnt</em>&nbsp;</td><td>[IN] Count for 1st Dimension. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bCnt</em>&nbsp;</td><td>[IN] Count for 2nd Dimension. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cCnt</em>&nbsp;</td><td>[IN] Count for 3rd Dimension. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>bCntReload</em>&nbsp;</td><td>[IN] Reload value for bCnt. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>syncType</em>&nbsp;</td><td>[IN] Transfer synchronization dimension 0: A-synchronized. Each event triggers the transfer of a single array of ACNT bytes. 1: AB-synchronized. Each event triggers the transfer of BCNT arrays of ACNT bytes.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3_8h_source.html#l00160">EDMA3_DRV_ACNT_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00162">EDMA3_DRV_BCNT_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00166">EDMA3_DRV_BCNTRELD_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00164">EDMA3_DRV_CCNT_MAX_VAL</a>, <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00075">EDMA3_DRV_OPT_SYNCDIM_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00077">EDMA3_DRV_OPT_SYNCDIM_SET_MASK</a>, <a class="el" href="edma3__drv_8h_source.html#l02254">EDMA3_DRV_PARAM_ENTRY_ACNT_BCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02279">EDMA3_DRV_PARAM_ENTRY_CCNT</a>, <a class="el" href="edma3__drv_8h_source.html#l02269">EDMA3_DRV_PARAM_ENTRY_LINK_BCNTRLD</a>, <a class="el" href="edma3__drv_8h_source.html#l01590">EDMA3_DRV_SYNC_A</a>, <a class="el" href="edma3__drv_8h_source.html#l01596">EDMA3_DRV_SYNC_AB</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
<a class="anchor" name="gd6424fda12e9b6cccae47ccb22207bcf"></a><!-- doxytag: member="edma3_drv.h::EDMA3_DRV_unchainChannel" ref="gd6424fda12e9b6cccae47ccb22207bcf" args="(EDMA3_DRV_Handle hEdma, unsigned int lCh)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EDMA3_DRV_Result EDMA3_DRV_unchainChannel           </td>
          <td>(</td>
          <td class="paramtype">EDMA3_DRV_Handle&nbsp;</td>
          <td class="paramname"> <em>hEdma</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&nbsp;</td>
          <td class="paramname"> <em>lCh</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Unchain the two channels. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hEdma</em>&nbsp;</td><td>[IN] Handle to the EDMA Driver Instance. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>lCh</em>&nbsp;</td><td>[IN] Channel whose chaining with the other channel has to be removed.</td></tr>
  </table>
</dl>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>EDMA3_DRV_SOK or EDMA3_DRV Error Code</dd></dl>
<dl class="note" compact><dt><b>Note:</b></dt><dd>This function is re-entrant for unique lCh values. It is non- re-entrant for same lCh value. </dd></dl>

<p>References <a class="el" href="edma3__drv_8h_source.html#l00469">EDMA3_DRV_E_INVALID_PARAM</a>, <a class="el" href="edma3_8h_source.html#l00214">EDMA3_DRV_LOG_CH_MAX_VAL</a>, <a class="el" href="edma3_8h_source.html#l00115">EDMA3_DRV_OPT_ITCCHEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00110">EDMA3_DRV_OPT_TCCHEN_CLR_MASK</a>, <a class="el" href="edma3_8h_source.html#l00267">EDMA3_DRV_Object::gblCfgParams</a>, <a class="el" href="edma3__drv_8h_source.html#l00575">EDMA3_DRV_GblConfigParams::globalRegs</a>, <a class="el" href="edma3__drv_8h_source.html#l00543">EDMA3_DRV_GblConfigParams::numPaRAMSets</a>, <a class="el" href="edma3_8h_source.html#l00335">EDMA3_DRV_ChBoundResources::paRAMId</a>, <a class="el" href="edma3_8h_source.html#l00314">EDMA3_DRV_Instance::pDrvObjectHandle</a>, and <a class="el" href="edma3_8h_source.html#l00251">EDMA3_DRV_Object::phyCtrllerInstId</a>.</p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Tue Jul 7 19:18:48 2009 for EDMA3 Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.9 </small></address>
</body>
</html>
