
"C:/Radiant/tcltk/windows/bin/tclsh" "OpenHT_impl_1_synthesize.tcl"

cpe -f OpenHT_impl_1.cprj pll_osc.cprj pll_samp.cprj ddr_rx.cprj ddr_tx.cprj -a LIFCL -o OpenHT_impl_1_cpe.ldc
Top module name (Verilog): pll_osc
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(11): compiling module pll_osc. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(200): compiling module pll_osc_ipgen_lscc_pll(FVCO=1216.0,CLKI_FREQ=26.0,CLKOP_FREQ_ACTUAL=152.0,CLKOS_FREQ_ACTUAL=64.0,CLKOS2_FREQ_ACTUAL=38.0,CLKOS_EN=1,CLKOS2_EN=1,FRAC_N_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;46&quot;,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;18&quot;,DIVOS2_ACTUAL_STR=&quot;31&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTU   ....   001001111000&quot;,DELA=&quot;7&quot;,DELB=&quot;18&quot;,DELC=&quot;31&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022): compiling module PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;7&quot;,DELB=&quot;18&quot;,DELC=&quot;31&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;7&quot;,DIVB=&quot;18&quot;,DIVC=&quot;31&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,ENCLK_CLKOS2=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00010000&quot;,FBK_MMD_DIG=&quot;46&quot;,FBK_MMD_PULS_CTL=&quot;0b0110&quot;,IPI_CMP=&quot;0b11   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72&apos;b01100000110001000110000001100000011000000110000001100010011000100110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;). VERI-1018
Last elaborated design is pll_osc()
Source compile complete.
SDC Initialization for pll_osc finished.
SDC Distribution for pll_osc finished.
Top module name (Verilog): pll_samp
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v(11): compiling module pll_samp. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_samp/rtl/pll_samp.v(196): compiling module pll_samp_ipgen_lscc_pll(FVCO=921.6,CLKI_FREQ=28.0,CLKOP_FREQ_ACTUAL=7.2,FRAC_N_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;32&quot;,DIVOP_ACTUAL_STR=&quot;127&quot;,DIVOS_ACTUAL_STR=&quot;7&quot;,DIVOS2_ACTUAL_STR=&quot;7&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTUAL_STR=&quot;7&quot;,DIVOS5_ACTUAL_STR=&quot;7&quot;,SSC_N_CODE_STR=&quot;0b000100000&quot;,SSC_F_CODE   ....   010100001000&quot;,DELA=&quot;127&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022): compiling module PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;127&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;127&quot;,DIVB=&quot;7&quot;,DIVC=&quot;7&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00010000&quot;,FBK_MMD_DIG=&quot;32&quot;,FBK_MMD_PULS_CTL=&quot;0b0110&quot;,IPI_CMP=&quot;0b1100&quot;,IPP_CTRL=&quot;0b0110&quot;,KP_VCO=&quot;0b00011&quot;,LDT_LO   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72&apos;b01100000110001000110001001100010011000100110001001100010011000100110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;). VERI-1018
Last elaborated design is pll_samp()
Source compile complete.
SDC Initialization for pll_samp finished.
SDC Distribution for pll_samp finished.
Top module name (Verilog): ddr_rx
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11): compiling module ddr_rx. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(9449): compiling module ddr_rx_ipgen_lscc_gddr(INTERFACE_TYPE=&quot;RECEIVE&quot;,IO_TYPE=&quot;LVDS&quot;,BUS_WIDTH=1,GEARING=1,OUT_WIDTH=1,CLK_FREQ=128.0,DATA_PATH_DELAY=&quot;BYPASS&quot;,CLOCK_PATH_DELAY=&quot;FIXED&quot;,DATA_DELAY_ADJUSTMENT=&quot;DEFAULT&quot;,DATA_FINE_DELAY_VALUE=&quot;0&quot;,DATA_COARSE_DELAY_VALUE=&quot;0NS&quot;,CLOCK_DATA_RELATION=&quot;CENTERED&quot;,FVCO=900.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=   ....   =&quot;0b000000110&quot;,DELA=&quot;5&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(526): compiling module ddr_rx_ipgen_lscc_gddr_rx_sclk_centered_static_bypass(BUS_WIDTH=1). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553): compiling module DELAYB(DEL_MODE=&quot;SCLK_CENTERED&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4042): compiling module IDDRX1(GSR=&quot;DISABLED&quot;). VERI-1018
Last elaborated design is ddr_rx()
Source compile complete.
SDC Initialization for ddr_rx finished.
SDC Distribution for ddr_rx finished.
Top module name (Verilog): ddr_tx
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(11): compiling module ddr_tx. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(9449): compiling module ddr_tx_ipgen_lscc_gddr(INTERFACE_TYPE=&quot;TRANSMIT&quot;,IO_TYPE=&quot;LVDS&quot;,BUS_WIDTH=1,GEARING=1,IN_WIDTH=1,CLK_FREQ=128.0,DATA_PATH_DELAY=&quot;BYPASS&quot;,CLOCK_PATH_DELAY=&quot;FIXED&quot;,DATA_DELAY_ADJUSTMENT=&quot;DEFAULT&quot;,DATA_FINE_DELAY_VALUE=&quot;0&quot;,DATA_COARSE_DELAY_VALUE=&quot;0NS&quot;,CLOCK_DATA_RELATION=&quot;ALIGNED&quot;,FVCO=900.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=1   ....   =&quot;0b000000110&quot;,DELA=&quot;5&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3718): compiling module ddr_tx_ipgen_lscc_gddr_tx_sclk_aligned_static_bypass(BUS_WIDTH=1). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5893): compiling module ODDRX1. VERI-1018
Last elaborated design is ddr_tx()
Source compile complete.
SDC Initialization for ddr_tx finished.
SDC Distribution for ddr_tx finished.
INFO - Setting main_all as top module.
Analyzing Verilog file c:/radiant/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file c:/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_add.v(50): analyzing included file c:/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_counter.v(39): analyzing included file c:/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/radiant/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/radiant/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/radiant/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/radiant/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file c:/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mac.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mult.v(51): analyzing included file c:/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_rom.v(45): analyzing included file c:/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_sub.v(50): analyzing included file c:/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file pll_osc.v. VERI-1482
Analyzing Verilog file pll_samp.v. VERI-1482
Analyzing Verilog file ddr_rx.v. VERI-1482
Analyzing Verilog file ddr_tx.v. VERI-1482
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(5): analyzing package regs_pkg. VHDL-1014
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(13): analyzing package body regs_pkg. VHDL-1013
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(7): analyzing entity main_all. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(31): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(12): analyzing entity spi_slave. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(15): analyzing entity add_const. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(12): analyzing entity complex_mul. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(12): analyzing entity decim. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd(13): analyzing entity rssi_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/rssi_est.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(12): analyzing entity fir_channel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(12): analyzing entity fir_hilbert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(12): analyzing entity fir_rrc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd(12): analyzing entity fir_rssi. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rssi.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(12): analyzing entity freq_demod. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(12): analyzing entity iq_des. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(15): analyzing entity local_osc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(14): analyzing entity mag_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(12): analyzing entity am_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(12): analyzing entity fm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd(12): analyzing entity pm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/pm_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(12): analyzing entity ctcss_encoder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctcss_encoder.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(28): analyzing entity ctrl_regs. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(43): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(12): analyzing entity dither_adder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(19): analyzing entity dither_source. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(14): analyzing entity iq_balancer_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(12): analyzing entity iq_offset. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(12): analyzing entity mod_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(12): analyzing entity sincos_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(13): analyzing entity unpack. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(12): analyzing entity zero_insert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(12): analyzing entity dpd. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(12): analyzing entity qam_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(12): analyzing entity clk_div_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(12): analyzing entity delay_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(12): analyzing entity sideband_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(20): analyzing architecture magic. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): main_all
Source compile complete.
SDC Initialization for main_all finished.
SDC Distribution for main_all finished.
Starting IP constraint check for ddr_rx.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_i].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_i[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 7.8125 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_i].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_i[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 7.8125 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for ddr_tx.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_o].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_o[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 7.8125 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for pll_osc.
WARNING - Constraint create_clock -name {clki_i} -period 38.462 [get_ports clki_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for pll_samp.
WARNING - Constraint create_clock -name {clki_i} -period 35.714 [get_ports clki_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Writing output files.
CPE Completed. OpenHT_impl_1_cpe.ldc and CPEReport.txt produced.


postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 9_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb OpenHT_impl_1.vm -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2022.1.1.289.4
Command Line: postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 9_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc -gui -msgset C:/Users/SP5WWP/Documents/Radiant/OpenHT/promote.xml OpenHT_impl_1.vm 
   Architecture:     LIFCL
   Device:           LIFCL-40
   Package:          QFN72
   Performance:      9_High-Performance_1.0V
Reading input file 'OpenHT_impl_1.vm' ...
CPU Time to convert: 1.8125
REAL Time to convert: 2
convert PEAK Memory Usage: 250 MB
convert CURRENT Memory Usage: 225 MB
Reading constraint file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc' ...
Removing unused logic ...
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_0 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_1 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_2 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_3 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_4 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_5 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_6 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_7 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brso_8 undriven or does not drive anything - clipped
INFO - Signal hilbert0/mult_94_mult_7_mult_7_mult_7_mult_7_mult_7_mult_7_mult_3.net_PREADD9_H0_brsosigned undriven or does not drive anything - clipped
INFO - ... More signals are undriven or does not drive anything - clipped
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
 
Constraint Summary:
   Total number of constraints: 9
   Total number of constraints dropped: 0
   Total number of constraints duplicated: 1
 
Writing output file 'OpenHT_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 292 MB


map -i "OpenHT_impl_1_syn.udb" -pdc "C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc" -o "OpenHT_impl_1_map.udb" -mp "OpenHT_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2022.1.1.289.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i OpenHT_impl_1_syn.udb -pdc C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  9_High-Performance_1.0V

Running general design DRC...

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:        6338 out of 32373 (20%)
      Number of SLICE         registers: 6338 out of 32256 (20%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:            13219 out of 32256 (41%)
      Number used as logic LUT4s:                       11191
      Number used as distributed RAM:                     96 (6 per 16X4 RAM)
      Number used as ripple logic:                      1932 (2 per CCU2)
   Number of PIOs used/reserved:   23 out of    39 (51%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         20
        Number of PIOs used for single ended IO:        10
        Number of PIO pairs used for differential IO:    5

        Number allocated to regular speed PIOs:    10 out of   17 (59%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 34 out of 56 (60%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:     22 (1 18x18 = 1 18x18)
         Number of 18x36:      6 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 6 out of 28 (21%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             68 out of 112 (60%)
         Used PREADD9:               0
         Bypassed PREADD9:           68
      Number of MULT9:               68 out of 112 (60%)
         Used MULT9:                 68
         Bypassed MULT9:             0
      Number of MULT18:              34 out of 56 (60%)
         Used MULT18:                34
         Disabled MULT18:            0
      Number of MULT18X36:           6 out of 28 (21%)
         Used MULT18X36:             6
         Disabled MULT18X36:         0
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               6 out of 28 (21%)
      Number of REG18:               62 out of 112 (55%)
         Used REG18:                 0
         Bypassed REG18:             62
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                2 out of 3 (66%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of PCSs:                0 out of 1 (0%)
   Number of Clocks:  7
      Net clk_rx09_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_i_c: 559 loads, 559 rising, 0 falling (Driver: Port clk_i)
      Net clk_38: 5530 loads, 5530 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2)
      Net drdyd: 93 loads, 93 rising, 0 falling (Driver: Pin decim0.drdy_o.ff_inst/Q)
      Net clk_152: 92 loads, 92 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP)
      Net busy: 59 loads, 0 rising, 59 falling (Driver: Pin i_fir_ser0.busy_c.ff_inst/Q)
      Net clk_64: 51 loads, 51 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
   Number of Clock Enables:  43
      Net VCC_net: 34 loads, 0 SLICEs
      Net am_demod0.busy: 4 loads, 4 SLICEs
      Net am_demod0.sum_sq_31__N_3709: 1 loads, 1 SLICEs
      Net am_demod0.clk_38_enable_2852: 8 loads, 8 SLICEs
      Net am_demod0.clk_38_enable_2867: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_186: 1 loads, 1 SLICEs
      Net ctrl_regs0.clk_i_c_enable_125: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_110: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_95: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_65: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_80: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_140: 16 loads, 16 SLICEs
      Net ctrl_regs0.clk_i_c_enable_170: 16 loads, 16 SLICEs
      Net clk_i_c_enable_155: 16 loads, 16 SLICEs
      Net delay_block0.clk_i_c_enable_39: 6 loads, 6 SLICEs
      Net clk_38_enable_5227: 666 loads, 661 SLICEs
      Net clk_152_enable_58: 30 loads, 26 SLICEs
      Net clk_38_enable_5177: 926 loads, 926 SLICEs
      Net clk_152_enable_3: 1 loads, 1 SLICEs
      Net iq_des0.clk_152_enable_33: 30 loads, 30 SLICEs
      Net iq_des0.clk_152_enable_4: 1 loads, 1 SLICEs
      Net i_fir_ser0.clk_38_enable_1266: 16 loads, 16 SLICEs
      Net clk_38_enable_5226: 1000 loads, 1000 SLICEs
      Net tmp2_23__N_3939: 32 loads, 32 SLICEs
      Net rssi_fir0.clk_38_enable_4017: 854 loads, 854 SLICEs
      Net rssi_fir0.clk_38_enable_2882: 16 loads, 16 SLICEs
      Net rssi_fir0.clk_38_enable_3984: 362 loads, 362 SLICEs
      Net i_data_o_15__N_3592: 40 loads, 32 SLICEs
      Net q_fir_ser0.clk_38_enable_4032: 16 loads, 16 SLICEs
      Net clk_i_c_enable_34: 11 loads, 11 SLICEs
      Net clk_i_c_enable_50: 12 loads, 12 SLICEs
      Net decim1.clk_i_c_enable_1: 1 loads, 1 SLICEs
      Net decim1.drdy_o_N_3597: 16 loads, 16 SLICEs
      Net zero_insert0.clk_64_enable_1: 1 loads, 1 SLICEs
      Net freq_mod0.clk_38_enable_2849: 32 loads, 32 SLICEs
      Net rssi0.flt_i_rdy_enable_2: 1 loads, 1 SLICEs
      Net rssi0.flt_i_rdy_enable_16: 15 loads, 15 SLICEs
      Net hilbert0.clk_38_enable_2820: 840 loads, 840 SLICEs
      Net hilbert0.clk_38_enable_1605: 16 loads, 16 SLICEs
      Net hilbert0.clk_38_enable_2771: 457 loads, 457 SLICEs
      Net spi_slave0.clk_i_c_enable_201: 15 loads, 15 SLICEs
      Net spi_slave0.clk_i_c_enable_185: 16 loads, 16 SLICEs
      Net spi_slave0.clk_i_c_enable_215: 15 loads, 15 SLICEs
   Number of LSRs:  28
      Net VCC_net: 73 loads, 0 SLICEs
      Net data_rx09_r_1__N_1: 1 loads, 0 SLICEs
      Pin nrst: 239 loads, 219 SLICEs (Net: nrst_c)
      Net n104228: 2 loads, 0 SLICEs
      Net am_demod0.clk_38_enable_2867: 5 loads, 5 SLICEs
      Net ctrl_regs0.n82662: 1 loads, 1 SLICEs
      Net regs_rw[1][1]: 51 loads, 51 SLICEs
      Net n11726: 4 loads, 4 SLICEs
      Net n11674: 4 loads, 4 SLICEs
      Net n11727: 4 loads, 4 SLICEs
      Net n11673: 4 loads, 4 SLICEs
      Net data_rx24_r_1__N_7: 1 loads, 0 SLICEs
      Net i_fir_ser0.clk_38_enable_1266: 1 loads, 1 SLICEs
      Net clk_tx_o_N_14: 2 loads, 0 SLICEs
      Net rssi_fir0.clk_38_enable_2882: 1 loads, 1 SLICEs
      Net i_data_o_15__N_3592: 9 loads, 9 SLICEs
      Net busy_adj_10979: 1 loads, 1 SLICEs
      Net n11: 13 loads, 13 SLICEs
      Net n44793: 2 loads, 2 SLICEs
      Net q_fir_ser0.clk_38_enable_4032: 2 loads, 2 SLICEs
      Net decim1.drdy_o_N_3597: 8 loads, 8 SLICEs
      Net zero_insert0.n46516: 5 loads, 5 SLICEs
      Net freq_mod0.n83501: 1 loads, 1 SLICEs
      Net freq_mod0.n2452: 4 loads, 4 SLICEs
      Net fm_demod0.n46515: 16 loads, 16 SLICEs
      Net rssi0.n83634: 1 loads, 1 SLICEs
      Net rssi0.flt_i_rdy_enable_16: 23 loads, 23 SLICEs
      Net hilbert0.clk_38_enable_1605: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net clk_38_enable_5227: 1001 loads
      Net clk_38_enable_5226: 1000 loads
      Net rssi_fir0.clk_38_enable_4017: 1000 loads
      Net hilbert0.clk_38_enable_2820: 999 loads
      Net clk_38_enable_5177: 926 loads
      Net VCC_net: 907 loads
      Net n104139: 632 loads
      Net n104137: 630 loads
      Net hilbert0.n104118: 625 loads
      Net rssi_fir0.n104122: 583 loads
Running physical design DRC...

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.
 

   Number of warnings:  6
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 28
   Total number of constraints dropped: 0


Total CPU Time: 4 secs  
Total REAL Time: 5 secs  
Peak Memory Usage: 595 MB


par -f "OpenHT_impl_1.p2t" "OpenHT_impl_1_map.udb" "OpenHT_impl_1.udb"

Lattice Place and Route Report for Design "OpenHT_impl_1_map.udb"
Fri May 19 13:59:48 2023

PAR: Place And Route Radiant Software (64-bit) 2022.1.1.289.4.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=OFF OpenHT_impl_1_map.udb \
	OpenHT_impl_1_par.dir/5_1.udb 

Loading OpenHT_impl_1_map.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - Top module port 'io0' does not connect to anything.
WARNING - Top module port 'io1' does not connect to anything.
WARNING - Top module port 'io2' does not connect to anything.

Device SLICE utilization summary after final SLICE packing:
   SLICE          12095/16128        74% used

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

Number of Signals: 24965
Number of Connections: 70668
Device utilization summary:

   VHI                   1/1           100% used
   MULT9                68/112          60% used
   MULT18               34/56           60% used
   MULT18X36             6/28           21% used
   REG18                62/112          55% used
   ACC54                 6/28           21% used
   PREADD9              68/112          60% used
   DIFFIO18              5/37           13% used
                         5/11           45% bonded
   IOLOGIC               4/74            5% used
   SEIO18               10/74           13% used
                        10/22           45% bonded
   SEIO33               10/39           25% used
                        10/17           58% bonded
   PLL                   2/3            66% used
   SLICE             12095/16128        74% used
     LUT             13219/32256        40% used
     REG              6338/32256        19% used


Pin Constraint Summary:
   15 out of 15 pins locked (100% locked).

Starting Placer Phase 0 (HIER). CPU time: 11 secs , REAL time: 12 secs 
............
Finished Placer Phase 0 (HIER). CPU time: 17 secs , REAL time: 18 secs 


Starting Placer Phase 1. CPU time: 17 secs , REAL time: 18 secs 
..  ..
......................

Placer score = 5315864.
Finished Placer Phase 1. CPU time: 29 secs , REAL time: 30 secs 

Starting Placer Phase 2.
.

Placer score =  5015965
Finished Placer Phase 2.  CPU time: 32 secs , REAL time: 32 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.

------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 13 (15%)
  PLL        : 2 out of 3 (66%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 2 (0%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk_i_c" from comp "clk_i" on CLK_PIN site "59 (PT76A)", clk load = 489, ce load = 0, sr load = 0
  PRIMARY "clk_152" from CLKOP on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 80, ce load = 0, sr load = 0
  PRIMARY "clk_64" from CLKOS on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 50, ce load = 0, sr load = 0
  PRIMARY "clk_38" from CLKOS2 on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_ULC", clk load = 4046, ce load = 0, sr load = 0
  PRIMARY "drdyd" from Q0 on comp "decim0.SLICE_6572" on site "R38C49A", clk load = 61, ce load = 0, sr load = 0
  PRIMARY "busy" from Q0 on comp "i_fir_ser0.busy_c.SLICE_4003" on site "R38C50A", clk load = 56, ce load = 0, sr load = 0
  PRIMARY "clk_rx09_c" from comp "clk_rx_i" on CLK_PIN site "24 (PB58A)", clk load = 2, ce load = 0, sr load = 0
  PRIMARY "rssi_fir0.clk_38_enable_4017" from F1 on comp "rssi_fir0.SLICE_5380" on site "R20C49A", clk load = 0, ce load = 854, sr load = 0
  PRIMARY "clk_38_enable_5226" from F0 on comp "lo0.SLICE_10146" on site "R20C50A", clk load = 0, ce load = 695, sr load = 0
  PRIMARY "clk_38_enable_5177" from F0 on comp "lo0.SLICE_10163" on site "R54C47A", clk load = 0, ce load = 645, sr load = 0
  PRIMARY "clk_38_enable_5227" from F1 on comp "i_fir_ser0.SLICE_4711" on site "R54C48A", clk load = 0, ce load = 468, sr load = 0
  PRIMARY "hilbert0.clk_38_enable_2820" from F1 on comp "hilbert0.SLICE_8245" on site "R54C49A", clk load = 0, ce load = 443, sr load = 0
  PRIMARY "rssi_fir0.clk_38_enable_3984" from F0 on comp "rssi_fir0.SLICE_10556" on site "R54C50A", clk load = 0, ce load = 362, sr load = 0

  PRIMARY  : 13 out of 16 (81%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   10 out of 39 (25.6%) SEIO33 sites used.
   10 out of 17 (58.8%) bonded SEIO33 sites used.
   Number of SEIO33 components: 10; differential: 0
   Number of Vref pins used: 0
   5 out of 74 (6.8%) SEIO18 sites used.
   5 out of 22 (22.7%) bonded SEIO18 sites used.
   Number of SEIO18 components: 5; differential: 5
   5 out of 37 (13.5%) DIFFIO18 sites used.
   5 out of 11 (45.5%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 5; differential: 5

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 6 / 10 ( 60%)  | 3.3V       | -          | -          |
| 1        | 4 / 7 ( 57%)   | 3.3V       | -          | -          |
| 3        | 10 / 12 ( 83%) | 1.8V       | -          | -          |
| 5        | 0 / 10 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 32 secs , REAL time: 33 secs 

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...

WARNING - Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified


Start NBR router at 14:00:22 05/19/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
8835 connections routed with dedicated routing resources
13 global clock signals routed
17992 connections routed (of 70668 total) (25.46%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (26 used out of 32 available):
    Signal "clk_rx09_c" (2, 18)
       Clock   loads: 2     out of     2 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal "clk_i_c" (0, 16)
       Clock   loads: 489   out of   489 routed (100.00%)
    Signal "clk_38" (6, 22)
       Clock   loads: 4046  out of  4046 routed (100.00%)
    Signal "drdyd" (3, 19)
       Clock   loads: 61    out of    61 routed (100.00%)
       Data    loads: 0     out of     3 routed (  0.00%)
    Signal "clk_38_enable_5227" (1, 17)
       Control loads: 468   out of   468 routed (100.00%)
       Data    loads: 0     out of   335 routed (  0.00%)
    Signal "clk_152" (7, 23)
       Clock   loads: 80    out of    80 routed (100.00%)
    Signal "clk_38_enable_5177" (4, 20)
       Control loads: 645   out of   645 routed (100.00%)
    Signal "busy" (10, 26)
       Clock   loads: 56    out of    56 routed (100.00%)
       Data    loads: 0     out of    76 routed (  0.00%)
    Signal "clk_38_enable_5226" (9, 25)
       Control loads: 695   out of   695 routed (100.00%)
    Signal "rssi_fir0.clk_38_enable_4017" (5, 21)
       Control loads: 854   out of   854 routed (100.00%)
       Data    loads: 0     out of   146 routed (  0.00%)
    Signal "rssi_fir0.clk_38_enable_3984" (13, 29)
       Control loads: 362   out of   362 routed (100.00%)
    Signal "clk_64" (11, 27)
       Clock   loads: 50    out of    50 routed (100.00%)
    Signal "hilbert0.clk_38_enable_2820" (8, 24)
       Control loads: 443   out of   443 routed (100.00%)
       Data    loads: 0     out of   159 routed (  0.00%)
Other clocks:
    Signal "VCC_net"
       Clock   loads: 4     out of     4 routed (100.00%)
       Control loads: 107   out of   107 routed (100.00%)
       Data    loads: 796   out of   796 routed (100.00%)
    Signal "pll1.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
    Signal "pll0.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 14:00:30 05/19/23
Level 4, iteration 1
13730(0.78%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 17 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 3 (0.07%)

Start NBR section for normal routing at 14:00:39 05/19/23
Level 4, iteration 1
10780(0.61%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 22 secs 
Level 4, iteration 2
5447(0.31%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 26 secs 
Level 4, iteration 3
3432(0.20%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 28 secs 
Level 4, iteration 4
2270(0.13%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 30 secs 
Level 4, iteration 5
1512(0.09%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 32 secs 
Level 4, iteration 6
803(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 33 secs 
Level 4, iteration 7
379(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 34 secs 
Level 4, iteration 8
165(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 35 secs 
Level 4, iteration 9
75(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 35 secs 
Level 4, iteration 10
30(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 36 secs 
Level 4, iteration 11
28(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 36 secs 
Level 4, iteration 12
10(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 37 secs 
Level 4, iteration 13
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 37 secs 
Level 4, iteration 14
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 37 secs 
Level 4, iteration 15
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 38 secs 
Level 4, iteration 16
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 38 secs 
Level 4, iteration 17
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 39 secs 
Level 4, iteration 18
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 39 secs 

Start NBR section for post-routing at 14:01:01 05/19/23

End NBR router with 0 unrouted connection
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_152} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 76 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOP }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_38} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 19 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS2 }] .
Changing speed to M

Starting full timing analysis...
Changing speed to 12

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Estimated worst slack<hold > : <n/a>
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 49 secs 
Total REAL time: 49 secs 
Completely routed.
End of route.  70668 routed (100.00%); 0 unrouted.

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 1 mins 25 secs 
Total REAL Time: 1 mins 26 secs 
Peak Memory Usage: 877.21 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

tmcheck -par "OpenHT_impl_1.par" 

bitgen -w "OpenHT_impl_1.udb" -f "OpenHT_impl_1.t2b" -s "C:/Users/SP5WWP/Documents/Radiant/OpenHT/security_setting/OpenHT.secproj"
Loading OpenHT_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  je5d00
Device:  LIFCL-40
Package: QFN72
Performance Grade:   9_High-Performance_1.0V
WARNING - bitgen: Unable to find the instance/port 'io0' in the constraint 'ldc_set_location -site {44} [get_ports io0]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {44} [get_ports io0]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io1' in the constraint 'ldc_set_location -site {42} [get_ports io1]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {42} [get_ports io1]', the locate object is not specified

WARNING - bitgen: Unable to find the instance/port 'io2' in the constraint 'ldc_set_location -site {51} [get_ports io2]'

WARNING - bitgen: In the constraint 'ldc_set_location -site {51} [get_ports io2]', the locate object is not specified

Successfully loading design udb and device data from disks and to up-layer in CPU time: 3 secs , REAL time: 4 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2022.1.1.289.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                NOT_SPECIFIED**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 9.8.
 
Saving bit stream in "C:\Users\SP5WWP\Documents\Radiant\OpenHT\impl_1\OpenHT_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 15 secs 
Total REAL Time: 16 secs 
Peak Memory Usage: 734 MB

