;redcode
;assert 1
	ADD -12, 8
	ADD -12, 8
	SLT 277, 60
	MOV -77, <-76
	DJN -1, @-121
	SUB @127, 106
	SLT 277, 60
	SUB @127, 106
	DJN -1, @-121
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	ADD -12, 8
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	MOV -77, <-76
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	ADD -12, 8
	SLT 277, 60
	SUB @127, 106
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	SUB @127, 106
	SLT 277, 60
	ADD -12, 8
	SLT 277, 60
	MOV -77, <-76
	DJN -1, @-121
	SUB @127, 106
	SLT 277, 60
	SUB @127, 106
	DJN -1, @-121
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	ADD -12, 8
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	MOV -77, <-76
	SLT 277, 60
	SLT 277, 60
	SLT 277, 60
	ADD -12, 8
	SUB @127, 106
	SLT 277, 60
	SUB @127, 106
	SLT 277, 60
	SUB @127, 106
	ADD -12, 8
	SLT 277, 60
	SUB @127, 106
	SUB @127, 106
	MOV -77, <-76
	SLT 277, 60
	SUB @127, 106
	SLT 277, 60
	SUB @127, 106
