v 3
file . "Testbench.vhdl" "20161011102348.000" "20161011155713.917":
  entity testbench at 1( 0) + 0 on 30;
  architecture behave of testbench at 10( 147) + 0 on 31;
file . "package.vhd" "20161011092610.000" "20161011155612.231":
  package risc_proj at 1( 0) + 0 on 27;
file . "RF_AG.vhd" "20161011102602.000" "20161011155608.647":
  entity regfile at 1( 0) + 0 on 25;
  architecture behavorial of regfile at 18( 494) + 0 on 26;
