Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramData/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5b3de598d9d943c0affb58e92e5897ef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot fir_filter_s2_tb_func_synth xil_defaultlib.fir_filter_s2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture direct_basic_s2 of entity xil_defaultlib.fir_filter_s2 [fir_filter_s2_default]
Compiling architecture beha of entity xil_defaultlib.fir_filter_s2_tb
Built simulation snapshot fir_filter_s2_tb_func_synth
