Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 18 19:09:26 2023
| Host         : DESKTOP-OJF789I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pacman_control_sets_placed.rpt
| Design       : pacman
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   113 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |    15 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           14 |
| No           | No                    | Yes                    |               5 |            5 |
| No           | Yes                   | No                     |              37 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             134 |           45 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------+-----------------------+------------------+----------------+--------------+
|       Clock Signal       |   Enable Signal  |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+------------------+-----------------------+------------------+----------------+--------------+
|  xf_reg[2]_LDC_i_1_n_0   |                  | xf_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  xf_reg[1]_LDC_i_1_n_0   |                  | xf_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  xf_reg[0]_LDC_i_1_n_0   |                  | xf_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  yf_reg[0]_LDC_i_1_n_0   |                  | yf_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  yf_reg[1]_LDC_i_1_n_0   |                  | yf_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    |                  | yf_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    |                  | xf_reg[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    |                  | xf_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    |                  | xf_reg[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    |                  | yf_reg[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    | score            | xf_reg[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    | score            | xf_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    | score            | xf_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    | score            | yf_reg[0]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  div_clk_reg_BUFG[23]    | score            | yf_reg[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG           |                  | random[31]_i_1_n_0    |                9 |             32 |         3.56 |
|  div_clk_reg__0_BUFG[24] | timer[0]_i_1_n_0 | c_IBUF                |                8 |             32 |         4.00 |
|  div_clk_reg_BUFG[23]    | xp[31]_i_1_n_0   | c_IBUF                |               13 |             32 |         2.46 |
|  div_clk_reg_BUFG[23]    | yp[31]_i_1_n_0   | c_IBUF                |               10 |             32 |         3.20 |
|  div_clk_reg_BUFG[23]    | score            | c_IBUF                |                9 |             33 |         3.67 |
|  clk_IBUF_BUFG           |                  |                       |               14 |             47 |         3.36 |
+--------------------------+------------------+-----------------------+------------------+----------------+--------------+


