{
	"PFIC": {
		"info": "List of PFIC-related registers",
		"table": "32-2",

		"registers": {
			"R32_PFIC_ISR1": {
				"name": "R32_PFIC_ISR1",
				"address": "0x00",
				"info": "PFIC interrupt enable status register 1",
				"reset_value": "0x0000032C",
				"bits_fields": []
			},
			"R32_PFIC_ISR2": {
				"name": "R32_PFIC_ISR2",
				"address": "0x04",
				"info": "PFIC interrupt enable status register 2",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_IPR1": {
				"name": "R32_PFIC_IPR1",
				"address": "0x20",
				"info": "PFIC interrupt pending status register 1",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_IPR2": {
				"name": "R32_PFIC_IPR2",
				"address": "0x24",
				"info": "PFIC interrupt pending status register 2",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_ITHRESDR": {
				"name": "R32_PFIC_ITHRESDR",
				"address": "0x40",
				"info": "PFIC interrupt priority threshold configuration register",     
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_RESTSYS": {
				"name": "R32_PFIC_RESTSYS",
				"address": "0x48",
				"info": "PFIC soft reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_GISR": {
				"name": "R32_PFIC_GISR",
				"address": "0x4C",
				"info": "PFIC interrupt global status register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_IDCFGR": {
				"name": "R32_PFIC_IDCFGR",
				"address": "0x50",
				"info": "PFIC fast interrupt ID configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_FIADDRR0": {
				"name": "R32_PFIC_FIADDRR0",
				"address": "0x60",
				"info": "PFIC fast interrupt 0 address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_FIADDRR1": {
				"name": "R32_PFIC_FIADDRR1",
				"address": "0x64",
				"info": "PFIC fast interrupt 1 address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_FIADDRR2": {
				"name": "R32_PFIC_FIADDRR2",
				"address": "0x68",
				"info": "PFIC fast interrupt 2 address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_FIADDRR3": {
				"name": "R32_PFIC_FIADDRR3",
				"address": "0x6C",
				"info": "PFIC fast interrupt 3 address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_IENR1": {
				"name": "R32_PFIC_IENR1",
				"address": "0x100",
				"info": "PFIC interrupt enable set register 1",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_IENR2": {
				"name": "R32_PFIC_IENR2",
				"address": "0x104",
				"info": "PFIC interrupt enable set register",
				"reset_value": "2",
				"bits_fields": []
			},
			"R32_PFIC_IRER1": {
				"name": "R32_PFIC_IRER1",
				"address": "0x00000000",
				"info": "0x180 PFIC interrupt enable clear register",
				"reset_value": "1",
				"bits_fields": []
			},
			"R32_PFIC_IRER2": {
				"name": "R32_PFIC_IRER2",
				"address": "0x00000000",
				"info": "0x184 PFIC interrupt enable clear register",
				"reset_value": "2",
				"bits_fields": []
			},
			"R32_PFIC_IPSR1": {
				"name": "R32_PFIC_IPSR1",
				"address": "0x00000000",
				"info": "0x200 PFIC interrupt pending set register",
				"reset_value": "1",
				"bits_fields": []
			},
			"R32_PFIC_IPSR2": {
				"name": "R32_PFIC_IPSR2",
				"address": "0x00000000",
				"info": "0x204 PFIC interrupt pending set register",
				"reset_value": "2",
				"bits_fields": []
			},
			"R32_PFIC_IPRR1": {
				"name": "R32_PFIC_IPRR1",
				"address": "0x00000000",
				"info": "0x280 PFIC interrupt pending clear register",
				"reset_value": "1",
				"bits_fields": []
			},
			"R32_PFIC_IPRR2": {
				"name": "R32_PFIC_IPRR2",
				"address": "0x00000000",
				"info": "0x284 PFIC interrupt pending clear register",
				"reset_value": "2",
				"bits_fields": []
			},
			"R32_PFIC_IACTR1": {
				"name": "R32_PFIC_IACTR1",
				"address": "0x00000000",
				"info": "0x300 PFIC interrupt activation status register",
				"reset_value": "1",
				"bits_fields": []
			},
			"R32_PFIC_IACTR2": {
				"name": "R32_PFIC_IACTR2",
				"address": "0x00000000",
				"info": "0x304 PFIC interrupt activation status register",
				"reset_value": "2",
				"bits_fields": []
			},
			"R32_PFIC_IPRIORx": {
				"name": "R32_PFIC_IPRIORx",
				"address": "0x00000000",
				"info": "0x400 PFIC interrupt priority configuration",
				"reset_value": "register",
				"bits_fields": []
			},
			"R32_PFIC_SCTLR": {
				"name": "R32_PFIC_SCTLR",
				"address": "0x00000000",
				"info": "0xD10 PFIC system control register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}			
		}	
	},

	"STK": {
		"info": "STK-related registers list",
		"table": "3-3",

		"registers": {
			"R32_STK_CTRL": {
				"name": "R32_STK_CTRL",
				"address": "0x00",
				"info": "System count control register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_STK_SR": {
				"name": "R32_STK_SR",
				"address": "0x04",
				"info": "System count status register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_STK_CNTL": {
				"name": "R32_STK_CNTL",
				"address": "0x08",
				"info": "System counter low register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_STK_CMPLR": {
				"name": "R32_STK_CMPLR",
				"address": "0x10",
				"info": "Count reloaded low register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}
	},

	"SYS": {
		"info": "SYS-related registers list",
		"table": "4-1",

		"registers": {
			"R8_SAFE_ACCESS_SIG": {
				"name": "R8_SAFE_ACCESS_SIG",
				"address": "0x40001040",
				"info": "Safe access sign register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_CHIP_ID": {
				"name": "R8_CHIP_ID",
				"address": "0x40001041",
				"info": "Chip ID register",
				"reset_value": "0x72",
				"bits_fields": []
			},
			"R8_SAFE_ACCESS_ID": {
				"name": "R8_SAFE_ACCESS_ID",
				"address": "0x40001042",
				"info": "Safe access ID register",
				"reset_value": "0x0C",
				"bits_fields": []
			},
			"R8_WDOG_COUNT": {
				"name": "R8_WDOG_COUNT",
				"address": "0x40001043",
				"info": "Watchdog counter register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_RESET_STATUS": {
				"name": "R8_RESET_STATUS",
				"address": "0x40001044",
				"info": "Reset status register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_GLOB_ROM_CFG": {
				"name": "R8_GLOB_ROM_CFG",
				"address": "0x40001044",
				"info": "FlashROM application configuration register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_GLOB_CFG_INFO": {
				"name": "R8_GLOB_CFG_INFO",
				"address": "0x40001045",
				"info": "Global configuration information status register",
				"reset_value": "0xX8",
				"bits_fields": []
			},
			"R8_RST_WDOG_CTRL": {
				"name": "R8_RST_WDOG_CTRL",
				"address": "0x40001046",
				"info": "Watchdog and reset configuration register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_GLOB_RESET_KEEP": {
				"name": "R8_GLOB_RESET_KEEP",
				"address": "0x40001047",
				"info": "Reset keep register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_SAFE_ACCESS_SIG2": {
				"name": "R32_SAFE_ACCESS_SIG2",
				"address": "0x40001058",
				"info": "Safe access sign 2 register",
				"reset_value": "0x07000000",
				"bits_fields": []
			},
			"R32_FLASH_DATA": {
				"name": "R32_FLASH_DATA",
				"address": "0x40001800",
				"info": "FlashROM word data register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R32_FLASH_CONTROL": {
				"name": "R32_FLASH_CONTROL",
				"address": "0x40001804",
				"info": "FlashROM control register",
				"reset_value": "0x074000XX",
				"bits_fields": []
			},
			"R8_FLASH_DATA": {
				"name": "R8_FLASH_DATA",
				"address": "0x40001804",
				"info": "FlashROM byte data register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_FLASH_CTRL": {
				"name": "R8_FLASH_CTRL",
				"address": "0x40001806",
				"info": "FlashROM access control register",
				"reset_value": "0x40",
				"bits_fields": []
			},
			"R8_FLASH_CFG": {
				"name": "R8_FLASH_CFG",
				"address": "0x40001807",
				"info": "FlashROM access configuration register",
				"reset_value": "0x07"
			}
		}
	},

	"PWR": {
		"info": "PWR-related registers list",
		"table": "5-1",

		"registers": {
			"R16_SLP_CLK_OFF": {
				"name": "R16_SLP_CLK_OFF",
				"address": "0x4000100C",
				"info": "Sleep clock control register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R8_SLP_CLK_OFF0": {
				"name": "R8_SLP_CLK_OFF0",
				"address": "0x4000100C",
				"info": "Sleep clock control register 0",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SLP_CLK_OFF1": {
				"name": "R8_SLP_CLK_OFF1",
				"address": "0x4000100D",
				"info": "Sleep clock control register 1",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SLP_WAKE_CTRL": {
				"name": "R8_SLP_WAKE_CTRL",
				"address": "0x4000100E",
				"info": "Wakeup event configuration register",
				"reset_value": "0x20",
				"bits_fields": []
			},
			"R8_SLP_POWER_CTRL": {
				"name": "R8_SLP_POWER_CTRL",
				"address": "0x4000100F",
				"info": "Peripheral sleep power control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_LONG_RST_CFG": {
				"name": "R8_LONG_RST_CFG",
				"address": "0x4000101C",
				"info": "Long reset configuration register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SLP_CLK_OFF2": {
				"name": "R8_SLP_CLK_OFF2",
				"address": "0x4000101D",
				"info": "Sleep clock control register 2",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_SLP_WAKE_CFG": {
				"name": "R16_SLP_WAKE_CFG",
				"address": "0x4000101E",
				"info": "Sleep configuration register",
				"reset_value": "0x0100",
				"bits_fields": []
			},
			"R16_POWER_PLAN": {
				"name": "R16_POWER_PLAN",
				"address": "0x40001020",
				"info": "Sleep power management register",
				"reset_value": "0x11CF",
				"bits_fields": []
			},
			"R16_AUX_POWER_ADJ": {
				"name": "R16_AUX_POWER_ADJ",
				"address": "0x40001022",
				"info": "Auxiliary power adjustment control register",
				"reset_value": "0x0XXX",
				"bits_fields": []
			},
			"R8_BAT_DET_CTRL": {
				"name": "R8_BAT_DET_CTRL",
				"address": "0x40001024",
				"info": "Battery voltage detection control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_BAT_DET_CFG": {
				"name": "R8_BAT_DET_CFG",
				"address": "0x40001025",
				"info": "Battery voltage detection configuration register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_BAT_STATUS": {
				"name": "R8_BAT_STATUS",
				"address": "0x40001026",
				"info": "Battery status register",
				"reset_value": "0x00",
				"bits_fields": []
			}
		}	
	},

	"RTC": {
		"info": "RTC-related registers list",
		"table": "6-1",

		"registers": {
			"R8_CLK_SYS_CFG": {
				"name": "R8_CLK_SYS_CFG",
				"address": "0x40001008",
				"info": "System clock configuration register",
				"reset_value": "0x0005",
				"bits_fields": []
			},
			"R8_HFCK_PWR_CTRL": {
				"name": "R8_HFCK_PWR_CTRL",
				"address": "0x4000100A",
				"info": "High frequency clock module power control register",
				"reset_value": "0x14",
				"bits_fields": []
			},
			"R8_LSI_CONFIG": {
				"name": "R8_LSI_CONFIG",
				"address": "0x4000102F",
				"info": "Internal low frequency oscillator LSI configuration register",
				"reset_value": "0xX2",
				"bits_fields": []
			},
			"R8_XT32M_TUNE": {
				"name": "R8_XT32M_TUNE",
				"address": "0x4000104E",
				"info": "External 32MHz clock resonance tune register",
				"reset_value": "0x53",
				"bits_fields": []
			},
			"R16_OSC_CAL_CNT": {
				"name": "R16_OSC_CAL_CNT",
				"address": "0x40001050",
				"info": "Oscillator capture counter count register",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_OSC_CAL_OV_CNT": {
				"name": "R8_OSC_CAL_OV_CNT",
				"address": "0x40001052",
				"info": "Oscillator capture counter overflow number register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_OSC_CAL_CTRL": {
				"name": "R8_OSC_CAL_CTRL",
				"address": "0x40001053",
				"info": "Oscillator capture control register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_PLL_CONFIG": {
				"name": "R8_PLL_CONFIG",
				"address": "0x4000104B",
				"info": "PLL configuration register",
				"reset_value": "0x0A",
				"bits_fields": []
			},
			"R8_RTC_FLAG_CTRL": {
				"name": "R8_RTC_FLAG_CTRL",
				"address": "0x40001030",
				"info": "RTC flag and control register",
				"reset_value": "0x30",
				"bits_fields": []
			},
			"R8_RTC_MODE_CTRL": {
				"name": "R8_RTC_MODE_CTRL",
				"address": "0x40001031",
				"info": "RTC mode control register",
				"reset_value": "0xC2",
				"bits_fields": []
			},
			"R32_RTC_TRIG": {
				"name": "R32_RTC_TRIG",
				"address": "0x40001034",
				"info": "RTC trigger value register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R16_RTC_CNT_LSI": {
				"name": "R16_RTC_CNT_LSI",
				"address": "0x40001038",
				"info": "RTC count register based on LSI clock cycle",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_RTC_CNT_DIV1": {
				"name": "R16_RTC_CNT_DIV1",
				"address": "0x4000103A",
				"info": "RTC with 65536 LSI clock cycles count registers",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R32_RTC_CNT_DIV2": {
				"name": "R32_RTC_CNT_DIV2",
				"address": "0x4000103C",
				"info": "RTC count register with divided clock",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			}
		}
	},

	"GPIO": {
		"info": "GPIO-related registers list",
		"table": "7-8",

		"registers": {
			"R16_PIN_ALTERNATE": {
				"name": "R16_PIN_ALTERNATE",
				"address": "0x40001018",
				"info": "Function pin remapping register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_PIN_ALTERNATE_H": {
				"name": "R16_PIN_ALTERNATE_H",
				"address": "0x4000101A",
				"info": "Function pin high remapping register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_PA_INT_EN": {
				"name": "R16_PA_INT_EN",
				"address": "0x40001090",
				"info": "PA port interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_PA_INT_MODE": {
				"name": "R16_PA_INT_MODE",
				"address": "0x40001094",
				"info": "PA port interrupt mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_PA_INT_EDGE_TYPE": {
				"name": "R16_PA_INT_EDGE_TYPE",
				"address": "0x40001096",
				"info": "PA port interrupt edge type configuration register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_PA_INT_IF": {
				"name": "R16_PA_INT_IF",
				"address": "0x4000109C",
				"info": "PA port interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R32_PA_DIR": {
				"name": "R32_PA_DIR",
				"address": "0x400010A0",
				"info": "PA port direction configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PA_PIN": {
				"name": "R32_PA_PIN",
				"address": "0x400010A4",
				"info": "PA port pin input register",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R32_PA_OUT": {
				"name": "R32_PA_OUT",
				"address": "0x400010A8",
				"info": "PA port data output register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PA_CLR": {
				"name": "R32_PA_CLR",
				"address": "0x400010AC",
				"info": "PA port data reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PA_PU": {
				"name": "R32_PA_PU",
				"address": "0x400010B0",
				"info": "PA port pull-up resistor configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PA_PD_DRV": {
				"name": "R32_PA_PD_DRV",
				"address": "0x400010B4",
				"info": "PA port pull-down/drive configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PA_SET": {
				"name": "R32_PA_SET",
				"address": "0x400010B8",
				"info": "PA port output set register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}
	},

	"TMR": {
		"info": "List of TMR-related registers",
		"table": "8-1",

		"registers": {
			"R8_TMR_CTRL_MOD": {
				"name": "R8_TMR_CTRL_MOD",
				"address": "0x40002400",
				"info": "Mode set register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_TMR_CTRL_DMA": {
				"name": "R8_TMR_CTRL_DMA",
				"address": "0x40002401",
				"info": "DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR_INTER_EN": {
				"name": "R8_TMR_INTER_EN",
				"address": "0x40002402",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR_INT_FLAG": {
				"name": "R8_TMR_INT_FLAG",
				"address": "0x40002406",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_TMR_FIFO_COUNT": {
				"name": "R8_TMR_FIFO_COUNT",
				"address": "0x40002407",
				"info": "FIFO count register",
				"reset_value": "0x0X",
				"bits_fields": []
			},
			"R32_TMR_COUNT": {
				"name": "R32_TMR_COUNT",
				"address": "0x40002408",
				"info": "Current count value register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR_CNT_END": {
				"name": "R32_TMR_CNT_END",
				"address": "0x4000240C",
				"info": "Final count value set register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R32_TMR_FIFO": {
				"name": "R32_TMR_FIFO",
				"address": "0x40002410",
				"info": "FIFO register",
				"reset_value": "0x0XXXXXXX",
				"bits_fields": []
			},
			"R16_TMR_DMA_NOW": {
				"name": "R16_TMR_DMA_NOW",
				"address": "0x40002414",
				"info": "DMA count buffer address",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R16_TMR_DMA_BEG": {
				"name": "R16_TMR_DMA_BEG",
				"address": "0x40002418",
				"info": "DMA begin buffer address",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R16_TMR_DMA_END": {
				"name": "R16_TMR_DMA_END",
				"address": "0x4000241C",
				"info": "DMA end buffer address",
				"reset_value": "0x0000XXXX",
				"bits_fields": []
			},
			"R8_ENC_REG_CTRL": {
				"name": "R8_ENC_REG_CTRL",
				"address": "0x40002420",
				"info": "Encoder mode control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_ENC_INTER_EN": {
				"name": "R8_ENC_INTER_EN",
				"address": "0x40002421",
				"info": "Encoder mode interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_ENC_INT_FLAG": {
				"name": "R8_ENC_INT_FLAG",
				"address": "0x40002422",
				"info": "Encoder mode interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_ENC_REG_CEND": {
				"name": "R32_ENC_REG_CEND",
				"address": "0x40002424",
				"info": "Encoder mode final value configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ENC_REG_CCNT": {
				"name": "R32_ENC_REG_CCNT",
				"address": "0x40002428",
				"info": "Encoder mode current value configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}
	},

	"UART": {
		"info": "USART-related registers list",
		"table": "9-1",

		"registers": {
			"R8_UART_MCR": {
				"name": "R8_UART_MCR",
				"address": "0x40003400",
				"info": "MODEM control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART_IER": {
				"name": "R8_UART_IER",
				"address": "0x40003401",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART_FCR": {
				"name": "R8_UART_FCR",
				"address": "0x40003402",
				"info": "FIFO control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART_LCR": {
				"name": "R8_UART_LCR",
				"address": "0x40003403",
				"info": "Line control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART_IIR": {
				"name": "R8_UART_IIR",
				"address": "0x40003404",
				"info": "Interrupt identification register",
				"reset_value": "0x01",
				"bits_fields": []
			},
			"R8_UART_LSR": {
				"name": "R8_UART_LSR",
				"address": "0x40003405",
				"info": "Line status register",
				"reset_value": "0x60",
				"bits_fields": []
			},
			"R8_UART_RBR": {
				"name": "R8_UART_RBR",
				"address": "0x40003408",
				"info": "Receive buffer register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART_THR": {
				"name": "R8_UART_THR",
				"address": "0x40003408",
				"info": "Transmit hold register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UART_RFC": {
				"name": "R8_UART_RFC",
				"address": "0x4000340A",
				"info": "Receive FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UART_TFC": {
				"name": "R8_UART_TFC",
				"address": "0x4000340B",
				"info": "Transmit FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UART_DL": {
				"name": "R16_UART_DL",
				"address": "0x4000340C",
				"info": "Baud rate divisor latch",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_UART_DIV": {
				"name": "R8_UART_DIV",
				"address": "0x4000340E",
				"info": "Prescaler divisor register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"SPI": {
		"info": "SPI-related registers list",
		"table": "10-1",

		"registers": {
			"R8_SPI_CTRL_MOD": {
				"name": "R8_SPI_CTRL_MOD",
				"address": "0x40004000",
				"info": "SPI0 mode control register",
				"reset_value": "0x02",
				"bits_fields": []
			},
			"R8_SPI_CTRL_CFG": {
				"name": "R8_SPI_CTRL_CFG",
				"address": "0x40004001",
				"info": "SPI0 configuration register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI_INTER_EN": {
				"name": "R8_SPI_INTER_EN",
				"address": "0x40004002",
				"info": "SPI0 interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI_SLAVE_PRE": {
				"name": "R8_SPI_SLAVE_PRE",
				"address": "0x40004003",
				"info": "SPI0 clock divider register in master mode SPI0 preset data register in slave mode",
				"reset_value": "0x10",
				"bits_fields": []
			},
			"R8_SPI_BUFFER": {
				"name": "R8_SPI_BUFFER",
				"address": "0x40004004",
				"info": "SPI0 data buffer",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_SPI_RUN_FLAG": {
				"name": "R8_SPI_RUN_FLAG",
				"address": "0x40004005",
				"info": "SPI0 working status register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI_INT_FLAG": {
				"name": "R8_SPI_INT_FLAG",
				"address": "0x40004006",
				"info": "SPI0 interrupt flag register",
				"reset_value": "0x40",
				"bits_fields": []
			},
			"R8_SPI_FIFO_COUNT": {
				"name": "R8_SPI_FIFO_COUNT",
				"address": "0x40004007",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI_INT_TYPE": {
				"name": "R8_SPI_INT_TYPE",
				"address": "0x40004008",
				"info": "SPI interrupt trigger mode selection register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI_INTER1_EN": {
				"name": "R8_SPI_INTER1_EN",
				"address": "0x40004009",
				"info": "SPI interrupt 1 enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_SPI_INT1_FLAG": {
				"name": "R8_SPI_INT1_FLAG",
				"address": "0x4000400A",
				"info": "SPI interrupt 1 flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_SPI_TOTAL_CNT": {
				"name": "R16_SPI_TOTAL_CNT",
				"address": "0x4000400C",
				"info": "SPI0 transceiver data total length register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R8_SPI_FIFO": {
				"name": "R8_SPI_FIFO",
				"address": "0x40004010",
				"info": "SPI0 data FIFO register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_SPI_FIFO_COUNT1": {
				"name": "R8_SPI_FIFO_COUNT1",
				"address": "0x40004013",
				"info": "SPI0 transceiver FIFO count register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_SPI_DMA_NOW": {
				"name": "R16_SPI_DMA_NOW",
				"address": "0x40004014",
				"info": "SPI0 DMA buffer current address",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_SPI_DMA_BEG": {
				"name": "R16_SPI_DMA_BEG",
				"address": "0x40004018",
				"info": "SPI0 DMA buffer start address",
				"reset_value": "0xXXXX",
				"bits_fields": []
			}
		}
	},

	"PWM": {
		"info": "PWM-related registers list",
		"table": "11-1",

		"registers": {
			"R8_PWM_OUT_EN": {
				"name": "R8_PWM_OUT_EN",
				"address": "0x40005000",
				"info": "PWMx output enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_PWM_POLAR": {
				"name": "R8_PWM_POLAR",
				"address": "0x40005001",
				"info": "PWMx output polarity configuration register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_PWM_CONFIG": {
				"name": "R8_PWM_CONFIG",
				"address": "0x40005002",
				"info": "PWMx configuration register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_PWM_DMA_CTRL": {
				"name": "R8_PWM_DMA_CTRL",
				"address": "0x40005003",
				"info": "PWMx DMA control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_PWM1_3_DATA": {
				"name": "R32_PWM1_3_DATA",
				"address": "0x40005004",
				"info": "PWM data hold register 1",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R16_PWM1_DATA": {
				"name": "R16_PWM1_DATA",
				"address": "0x40005004",
				"info": "PWM1 data hold register (16-bit width)",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_PWM1_DATA": {
				"name": "R8_PWM1_DATA",
				"address": "0x40005004",
				"info": "PWM1 data hold register (8-bit width)",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM2_DATA": {
				"name": "R8_PWM2_DATA",
				"address": "0x40005005",
				"info": "PWM2 data hold register (8-bit width)",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R16_PWM2_DATA": {
				"name": "R16_PWM2_DATA",
				"address": "0x40005006",
				"info": "PWM2 data hold register (16-bit width)",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_PWM3_DATA": {
				"name": "R8_PWM3_DATA",
				"address": "0x40005006",
				"info": "PWM3 data hold register (8-bit width)",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R16_PWM3_DATA": {
				"name": "R16_PWM3_DATA",
				"address": "0x40005008",
				"info": "PWM data hold register 2",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R32_PWM4_5_DATA": {
				"name": "R32_PWM4_5_DATA",
				"address": "0x40005010",
				"info": "PWM data hold register 3",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R16_PWM4_DATA": {
				"name": "R16_PWM4_DATA",
				"address": "0x40005010",
				"info": "PWM4 data hold register (16-bit width)",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_PWM4_DATA": {
				"name": "R8_PWM4_DATA",
				"address": "0x40005010",
				"info": "PWM4 data hold register (8-bit width)",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_PWM5_DATA": {
				"name": "R8_PWM5_DATA",
				"address": "0x40005011",
				"info": "PWM5 data hold register (8-bit width)",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R16_PWM5_DATA": {
				"name": "R16_PWM5_DATA",
				"address": "0x40005012",
				"info": "PWM5 data hold register (16-bit width)",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_PWM_INT_EN": {
				"name": "R8_PWM_INT_EN",
				"address": "0x4000500C",
				"info": "PWMx interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_PWM_INT_FLAG": {
				"name": "R8_PWM_INT_FLAG",
				"address": "0x4000500D",
				"info": "PWMx interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_PWM_CYC_VALUE": {
				"name": "R16_PWM_CYC_VALUE",
				"address": "0x40005014",
				"info": "PWM1, 2, 3 cycle end register",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_PWM_CYC1_VALUE": {
				"name": "R16_PWM_CYC1_VALUE",
				"address": "0x40005015",
				"info": "PWM4, 5 cycle end register",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_PWM_CLOCK_DIV": {
				"name": "R16_PWM_CLOCK_DIV",
				"address": "0x40005018",
				"info": "PWMx clock divider register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R32_PWM_DMA_NOW": {
				"name": "R32_PWM_DMA_NOW",
				"address": "0x4000501C",
				"info": "PWMxDMA buffer current address register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R32_PWM_DMA_BEG": {
				"name": "R32_PWM_DMA_BEG",
				"address": "0x40005020",
				"info": "PWMxDMA buffer begin address Register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R32_PWM_DMA_END": {
				"name": "R32_PWM_DMA_END",
				"address": "0x40005024",
				"info": "PWMxDMA buffer end address Register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			}
		}
	},

	"I2C": {
		"info": "I2C-related registers list",
		"table": "12-1",

		"registers": {
			"R16_I2C_CTRL1": {
				"name": "R16_I2C_CTRL1",
				"address": "0x40004800",
				"info": "I2C control register 1",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_CTRL2": {
				"name": "R16_I2C_CTRL2",
				"address": "0x40004804",
				"info": "I2C control register 2",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_OADDR1": {
				"name": "R16_I2C_OADDR1",
				"address": "0x40004808",
				"info": "I2C address register 1",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_OADDR2": {
				"name": "R16_I2C_OADDR2",
				"address": "0x4000480C",
				"info": "I2C address register 2",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_DATAR": {
				"name": "R16_I2C_DATAR",
				"address": "0x40004810",
				"info": "I2C data register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_STAR1": {
				"name": "R16_I2C_STAR1",
				"address": "0x40004814",
				"info": "I2C status register 1",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_STAR2": {
				"name": "R16_I2C_STAR2",
				"address": "0x40004818",
				"info": "I2C status register 2",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_CKCFGR": {
				"name": "R16_I2C_CKCFGR",
				"address": "0x4000481C",
				"info": "I2C clock register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R16_I2C_RTR": {
				"name": "R16_I2C_RTR",
				"address": "0x40004820",
				"info": "I2C rise time register",
				"reset_value": "0x0002",
				"bits_fields": []
			}
		}
	},

	"IWDG": {
		"info": "IWDG-related registers list",
		"table": "13-1",

		"registers": {
			"R32_IWDG_KR": {
				"name": "R32_IWDG_KR",
				"address": "0x40001000",
				"info": "IWDG key register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": []
			},
			"R32_IWDG_CFG": {
				"name": "R32_IWDG_CFG",
				"address": "0x40001004",
				"info": "IWDG configuration register",
				"reset_value": "0x4FFFXFFF",
				"bits_fields": []
			}
		}
	},

	"CMP": {
		"info": "CMP-related registers list",
		"table": "14-1",

		"registers": {
			"R32_CMP_CTRL": {
				"name": "R32_CMP_CTRL",
				"address": "0x40001054",
				"info": "CMP control register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}
	},

	"KEYSCAN": {
		"info": "KEYSCAN-related registers list",
		"table": "16-1",

		"registers": {
			"R16_KEY_SCAN_CTRL": {
				"name": "R16_KEY_SCAN_CTRL",
				"address": "0x40001064",
				"info": "KEYSCAN control register",
				"reset_value": "0x0000",
				"bits_fields": []
			},
			"R8_KEY_SCAN_INT_EN": {
				"name": "R8_KEY_SCAN_INT_EN",
				"address": "0x40001066",
				"info": "KEYSCAN interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_KEY_SCAN_INT_FLAG": {
				"name": "R8_KEY_SCAN_INT_FLAG",
				"address": "0x40001067",
				"info": "KEYSCAN interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_KEY_SCAN_NUMB": {
				"name": "R32_KEY_SCAN_NUMB",
				"address": "0x40001068",
				"info": "KEYSCAN key number register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}
	},

	"USB_CTRL": {
		"info": "USB_CTRL-related registers list",
		"table": "16-1",

		"registers": {
			"R8_USB_CTRL": {
				"name": "R8_USB_CTRL",
				"address": "0x40008000",
				"info": "USB control register",
				"reset_value": "0x06",
				"bits_fields": []
			},
			"R8_USB_INT_EN": {
				"name": "R8_USB_INT_EN",
				"address": "0x40008002",
				"info": "USB interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_USB_DEV_AD": {
				"name": "R8_USB_DEV_AD",
				"address": "0x40008003",
				"info": "USB device address register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_USB_STATUS": {
				"name": "R32_USB_STATUS",
				"address": "0x40008004",
				"info": "USB status register",
				"reset_value": "0xXX20XXXX",
				"bits_fields": []
			},
			"R8_USB_MIS_ST": {
				"name": "R8_USB_MIS_ST",
				"address": "0x40008005",
				"info": "USB miscellaneous status register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_USB_INT_FG": {
				"name": "R8_USB_INT_FG",
				"address": "0x40008006",
				"info": "USB interrupt flag register",
				"reset_value": "0x20",
				"bits_fields": []
			},
			"R8_USB_INT_ST": {
				"name": "R8_USB_INT_ST",
				"address": "0x40008007",
				"info": "USB interrupt status register",
				"reset_value": "0x3X",
				"bits_fields": []
			},
			"R8_USB_RX_LEN": {
				"name": "R8_USB_RX_LEN",
				"address": "0x40008008",
				"info": "USB receiving length register",
				"reset_value": "0xXX",
				"bits_fields": []
			}
		}
	},

	"USB_DEV": {
		"info": "USB_DEV-related registers list",
		"table": "16-2",

		"registers": {
			"R8_UDEV_CTRL": {
				"name": "R8_UDEV_CTRL",
				"address": "0x40008001",
				"info": "USB device physical port control register",
				"reset_value": "0xX0",
				"bits_fields": []
			},
			"R8_UEP4_1_MOD": {
				"name": "R8_UEP4_1_MOD",
				"address": "0x4000800c",
				"info": "Endpoint 1/4 mode control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP2_3_MOD": {
				"name": "R8_UEP2_3_MOD",
				"address": "0x4000800d",
				"info": "Endpoint 2/3 mode control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP567_MOD": {
				"name": "R8_UEP567_MOD",
				"address": "0x4000800e",
				"info": "Endpoint 5/6/7 mode control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UEP0_DMA": {
				"name": "R16_UEP0_DMA",
				"address": "0x40008010",
				"info": "Start address of endpoint0 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP1_DMA": {
				"name": "R16_UEP1_DMA",
				"address": "0x40008014",
				"info": "Start address of endpoint1 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP2_DMA": {
				"name": "R16_UEP2_DMA",
				"address": "0x40008018",
				"info": "Start address of endpoint2 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP3_DMA": {
				"name": "R16_UEP3_DMA",
				"address": "0x4000801c",
				"info": "Start address of endpoint3 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_UEP0_T_LEN": {
				"name": "R8_UEP0_T_LEN",
				"address": "0x40008020",
				"info": "Endpoint0 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP0_CTRL": {
				"name": "R8_UEP0_CTRL",
				"address": "0x40008022",
				"info": "Endpoint0 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP1_T_LEN": {
				"name": "R8_UEP1_T_LEN",
				"address": "0x40008024",
				"info": "Endpoint1 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP1_CTRL": {
				"name": "R8_UEP1_CTRL",
				"address": "0x40008026",
				"info": "Endpoint1 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP2_T_LEN": {
				"name": "R8_UEP2_T_LEN",
				"address": "0x40008028",
				"info": "Endpoint2 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP2_CTRL": {
				"name": "R8_UEP2_CTRL",
				"address": "0x4000802a",
				"info": "Endpoint2 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP3_T_LEN": {
				"name": "R8_UEP3_T_LEN",
				"address": "0x4000802c",
				"info": "Endpoint3 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP3_CTRL": {
				"name": "R8_UEP3_CTRL",
				"address": "0x4000802e",
				"info": "Endpoint3 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP4_T_LEN": {
				"name": "R8_UEP4_T_LEN",
				"address": "0x40008030",
				"info": "Endpoint4 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP4_CTRL": {
				"name": "R8_UEP4_CTRL",
				"address": "0x40008032",
				"info": "Endpoint4 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UEP5_DMA": {
				"name": "R16_UEP5_DMA",
				"address": "0x40008054",
				"info": "Start address of endpoint5 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP6_DMA": {
				"name": "R16_UEP6_DMA",
				"address": "0x40008058",
				"info": "Start address of endpoint6 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UEP7_DMA": {
				"name": "R16_UEP7_DMA",
				"address": "0x4000805c",
				"info": "Start address of endpoint7 buffer",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_UEP5_T_LEN": {
				"name": "R8_UEP5_T_LEN",
				"address": "0x40008064",
				"info": "Endpoint5 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP5_CTRL": {
				"name": "R8_UEP5_CTRL",
				"address": "0x40008066",
				"info": "Endpoint5 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP6_T_LEN": {
				"name": "R8_UEP6_T_LEN",
				"address": "0x40008068",
				"info": "Endpoint6 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP6_CTRL": {
				"name": "R8_UEP6_CTRL",
				"address": "0x4000806a",
				"info": "Endpoint6 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UEP7_T_LEN": {
				"name": "R8_UEP7_T_LEN",
				"address": "0x4000806c",
				"info": "Endpoint7 transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UEP7_CTRL": {
				"name": "R8_UEP7_CTRL",
				"address": "0x4000806e",
				"info": "Endpoint7 control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R32_EPX_MODE": {
				"name": "R32_EPX_MODE",
				"address": "0x40008070",
				"info": "Endpoint8-15 control register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}
	},

	"USBHS": {
		"info": "USBHS-related registers list",
		"table": "16-6",

		"registers": {
			"R8_UHOST_CTRL": {
				"name": "R8_UHOST_CTRL",
				"address": "0x40008001",
				"info": "USB host physical port control register",
				"reset_value": "0xX0",
				"bits_fields": []
			},
			"R8_UH_EP_MOD": {
				"name": "R8_UH_EP_MOD",
				"address": "0x4000800D",
				"info": "USB host endpoint mode control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R16_UH_RX_DMA": {
				"name": "R16_UH_RX_DMA",
				"address": "0x40008018",
				"info": "USB host receive buffer start address",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R16_UH_TX_DMA": {
				"name": "R16_UH_TX_DMA",
				"address": "0x4000801C",
				"info": "USB host transmit buffer start address",
				"reset_value": "0xXXXX",
				"bits_fields": []
			},
			"R8_UH_SETUP": {
				"name": "R8_UH_SETUP",
				"address": "0x40008026",
				"info": "USB host auxiliary setting register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UH_EP_PID": {
				"name": "R8_UH_EP_PID",
				"address": "0x40008028",
				"info": "USB host token setting register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UH_RX_CTRL": {
				"name": "R8_UH_RX_CTRL",
				"address": "0x4000802A",
				"info": "USB host reception endpoint control register",
				"reset_value": "0x00",
				"bits_fields": []
			},
			"R8_UH_TX_LEN": {
				"name": "R8_UH_TX_LEN",
				"address": "0x4000802C",
				"info": "USB host transmission length register",
				"reset_value": "0xXX",
				"bits_fields": []
			},
			"R8_UH_TX_CTRL": {
				"name": "R8_UH_TX_CTRL",
				"address": "0x4000802E",
				"info": "USB host transmission endpoint control register",
				"reset_value": "0x00",
				"bits_fields": []
			}
		}
	}
}