

================================================================
== Vivado HLS Report for 'zeropad2d_cl_ss_ap_fixed_ap_fixed_config20_s'
================================================================
* Date:           Thu Aug 11 23:24:43 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3697|     3697| 18.485 us | 18.485 us |  3697|  3697|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth_L     |      102|      102|         2|          1|          1|   102|    yes   |
        |- PadMain           |     3488|     3488|       109|          -|          -|    32|    no    |
        | + PadMain.1        |        3|        3|         2|          1|          1|     3|    yes   |
        | + CopyMain_L       |       96|       96|         2|          1|          1|    96|    yes   |
        | + PadMain.3        |        3|        3|         2|          1|          1|     3|    yes   |
        |- PadBottomWidth_L  |      102|      102|         2|          1|          1|   102|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      137|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      236|     -|
|Register             |        -|      -|       82|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       82|      373|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln112_fu_186_p2                |     +    |      0|  0|   7|           7|           1|
    |add_ln121_fu_222_p2                |     +    |      0|  0|   7|           7|           1|
    |add_ln130_fu_246_p2                |     +    |      0|  0|   7|           7|           1|
    |c_2_fu_234_p2                      |     +    |      0|  0|   3|           2|           1|
    |c_fu_210_p2                        |     +    |      0|  0|   3|           2|           1|
    |i_fu_198_p2                        |     +    |      0|  0|   6|           6|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp2_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_pp3_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp4_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_pp2_stage0_iter0   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln112_fu_180_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln117_fu_192_p2               |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln121_fu_216_p2               |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln130_fu_240_p2               |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln24_2_fu_228_p2              |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_fu_204_p2                |   icmp   |      0|  0|   8|           2|           2|
    |ap_block_pp2_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 137|          89|          63|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  56|         13|    1|         13|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp4_iter1   |  15|          3|    1|          3|
    |c_0_i22_reg_158           |   9|          2|    2|          4|
    |c_0_i28_reg_136           |   9|          2|    2|          4|
    |data_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    |i1_0_reg_125              |   9|          2|    6|         12|
    |indvar_flatten11_reg_147  |   9|          2|    7|         14|
    |indvar_flatten23_reg_169  |   9|          2|    7|         14|
    |indvar_flatten_reg_114    |   9|          2|    7|         14|
    |real_start                |   9|          2|    1|          2|
    |res_V_V_blk_n             |   9|          2|    1|          2|
    |res_V_V_din               |  15|          3|   16|         48|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 236|         51|   57|        146|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1   |   1|   0|    1|          0|
    |c_0_i22_reg_158           |   2|   0|    2|          0|
    |c_0_i28_reg_136           |   2|   0|    2|          0|
    |i1_0_reg_125              |   6|   0|    6|          0|
    |i_reg_265                 |   6|   0|    6|          0|
    |icmp_ln112_reg_252        |   1|   0|    1|          0|
    |icmp_ln121_reg_279        |   1|   0|    1|          0|
    |icmp_ln130_reg_302        |   1|   0|    1|          0|
    |icmp_ln24_2_reg_293       |   1|   0|    1|          0|
    |icmp_ln24_reg_270         |   1|   0|    1|          0|
    |indvar_flatten11_reg_147  |   7|   0|    7|          0|
    |indvar_flatten23_reg_169  |   7|   0|    7|          0|
    |indvar_flatten_reg_114    |   7|   0|    7|          0|
    |start_once_reg            |   1|   0|    1|          0|
    |tmp_V_reg_288             |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  82|   0|   82|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|ap_start         |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|ap_done          | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|ap_idle          | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|ap_ready         | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|start_out        | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|start_write      | out |    1| ap_ctrl_hs | zeropad2d_cl_ss<ap_fixed,ap_fixed,config20> | return value |
|data_V_V_TDATA   |  in |   16|    axis    |                   data_V_V                  |    pointer   |
|data_V_V_TVALID  |  in |    1|    axis    |                   data_V_V                  |    pointer   |
|data_V_V_TREADY  | out |    1|    axis    |                   data_V_V                  |    pointer   |
|res_V_V_din      | out |   16|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_full_n   |  in |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
|res_V_V_write    | out |    1|   ap_fifo  |                   res_V_V                   |    pointer   |
+-----------------+-----+-----+------------+---------------------------------------------+--------------+

