Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Oct 16 18:02:31 2017

All signals are completely routed.

WARNING:ParHelpers:361 - There are 5 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   VGA_DEBUG/Mram_data_buf1_RAMD_D1_O
   VGA_DEBUG/Mram_data_buf2_RAMD_D1_O
   VGA_DEBUG/Mram_data_buf3_RAMD_D1_O
   VGA_DEBUG/Mram_data_buf4_RAMD_D1_O
   VGA_DEBUG/Mram_data_buf5_RAMD_D1_O


