<module name="AASRC0_DATA_R1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="AASRC_SIFDATAL_0" acronym="AASRC_SIFDATAL_0" offset="0x0" width="32" description="">
    <bitfield id="IN_DATA0" width="32" begin="31" end="0" resetval="0x0" description="This is where the input samples are written for stream0 left channel" range="" rwaccess="RW"/>
  </register>
  <register id="AASRC_SIFDATAR_0" acronym="AASRC_SIFDATAR_0" offset="0x100" width="32" description="">
    <bitfield id="IN_DATA1" width="32" begin="31" end="0" resetval="0x0" description="This is where the input samples are written for stream0 right channel" range="" rwaccess="RW"/>
  </register>
  <register id="AASRC_SOFDATAL_0" acronym="AASRC_SOFDATAL_0" offset="0x1000" width="32" description="">
    <bitfield id="OUT_DATA0" width="32" begin="31" end="0" resetval="0x0" description="This is from where the output samples are read for stream0 left channel" range="" rwaccess="R"/>
  </register>
  <register id="AASRC_SOFDATAR_0" acronym="AASRC_SOFDATAR_0" offset="0x1100" width="32" description="">
    <bitfield id="OUT_DATA1" width="32" begin="31" end="0" resetval="0x0" description="This is from where the output samples are read for stream0 right channel" range="" rwaccess="R"/>
  </register>
</module>
