###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID remote02)
#  Generated on:      Fri May 29 13:00:15 2020
#  Design:            mult8x8
#  Command:           report_timing -check_type setup -nworst 5 > "$design_name.setup.rpt"
###############################################################
Path 1: MET Setup Check with Pin pip_sum1_reg_4_/CK 
Endpoint:   pip_sum1_reg_4_/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn            (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.280
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 1.710
- Arrival Time                  1.646
= Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.154
     +-----------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    | Delay | Arrival | Required | 
     |                            |            |            |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+---------+----------| 
     |                            | resetn ^   |            |       |   0.154 |    0.218 | 
     | FE_OFC142_resetn           | A ^ -> Y ^ | BUFX4TS    | 0.172 |   0.326 |    0.390 | 
     | FE_OFC70_resetn            | A ^ -> Y v | INVX8TS    | 0.087 |   0.413 |    0.477 | 
     | FE_OFC72_resetn            | A v -> Y ^ | CLKINVX6TS | 0.092 |   0.505 |    0.569 | 
     | FE_OFC74_resetn            | A ^ -> Y v | INVX4TS    | 0.082 |   0.587 |    0.652 | 
     | FE_OFC78_resetn            | A v -> Y ^ | INVX6TS    | 0.075 |   0.663 |    0.727 | 
     | FE_OFC80_resetn            | A ^ -> Y v | INVX4TS    | 0.086 |   0.749 |    0.813 | 
     | FE_OFC110_resetn           | A v -> Y v | BUFX8TS    | 0.160 |   0.909 |    0.973 | 
     | FE_OFC112_resetn           | A v -> Y v | BUFX3TS    | 0.184 |   1.093 |    1.157 | 
     | FE_OFC120_FE_DBTN13_resetn | A v -> Y v | BUFX4TS    | 0.173 |   1.266 |    1.331 | 
     | FE_OFC131_FE_DBTN13_resetn | A v -> Y v | BUFX3TS    | 0.174 |   1.440 |    1.505 | 
     | U719                       | B v -> Y ^ | NOR2BX2TS  | 0.205 |   1.645 |    1.710 | 
     | pip_sum1_reg_4_            | D ^        | DFFHQX2TS  | 0.001 |   1.646 |    1.710 | 
     +-----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin pip_sum3_reg_7_/CK 
Endpoint:   pip_sum3_reg_7_/D   (^) checked with  leading edge of 'clk'
Beginpoint: pip_pp3_reg_0__1_/Q (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.255
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 1.735
- Arrival Time                  1.667
= Slack Time                    0.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------+ 
     |     Instance      |     Arc     |    Cell    | Delay | Arrival | Required | 
     |                   |             |            |       |  Time   |   Time   | 
     |-------------------+-------------+------------+-------+---------+----------| 
     | pip_pp3_reg_0__1_ | CK ^        |            |       |   0.000 |    0.067 | 
     | pip_pp3_reg_0__1_ | CK ^ -> Q v | MDFFHQX2TS | 0.358 |   0.358 |    0.425 | 
     | U563              | B v -> Y ^  | NAND2X2TS  | 0.126 |   0.485 |    0.552 | 
     | FE_RC_3_0         | A1 ^ -> Y v | OAI21X2TS  | 0.186 |   0.671 |    0.738 | 
     | U568              | A0 v -> Y ^ | AOI21X4TS  | 0.280 |   0.951 |    1.018 | 
     | U312              | A ^ -> Y v  | INVX4TS    | 0.148 |   1.098 |    1.166 | 
     | U437              | A0 v -> Y ^ | AOI21X2TS  | 0.194 |   1.292 |    1.360 | 
     | U436              | A ^ -> Y ^  | XOR2X4TS   | 0.177 |   1.470 |    1.537 | 
     | U201              | A ^ -> Y ^  | AND2X4TS   | 0.198 |   1.667 |    1.735 | 
     | pip_sum3_reg_7_   | D ^         | DFFHQX1TS  | 0.000 |   1.667 |    1.735 | 
     +---------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   result[15]            (^) checked with  leading edge of 'clk'
Beginpoint: pip_sum_sum1_reg_0_/Q (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 1.890
- Arrival Time                  1.822
= Slack Time                    0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                     |              |           |       |  Time   |   Time   | 
     |---------------------+--------------+-----------+-------+---------+----------| 
     | pip_sum_sum1_reg_0_ | CK ^         |           |       |   0.000 |    0.068 | 
     | pip_sum_sum1_reg_0_ | CK ^ -> Q ^  | DFFHQX1TS | 0.357 |   0.357 |    0.424 | 
     | U620                | B ^ -> Y v   | NAND2X1TS | 0.207 |   0.564 |    0.632 | 
     | FE_RC_37_0          | A1 v -> Y ^  | OAI21X2TS | 0.260 |   0.824 |    0.891 | 
     | U210                | A1 ^ -> Y v  | AOI21X2TS | 0.186 |   1.009 |    1.077 | 
     | U392                | A0 v -> Y ^  | OAI21X2TS | 0.226 |   1.235 |    1.303 | 
     | U391                | A0 ^ -> Y v  | AOI21X2TS | 0.167 |   1.402 |    1.470 | 
     | U264                | A v -> Y ^   | NOR2X1TS  | 0.183 |   1.585 |    1.653 | 
     | U699                | A ^ -> Y ^   | XNOR2X2TS | 0.237 |   1.822 |    1.890 | 
     |                     | result[15] ^ |           | 0.000 |   1.822 |    1.890 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin pip_pp_reg_0__2_/CK 
Endpoint:   pip_pp_reg_0__2_/D (^) checked with  leading edge of 'clk'
Beginpoint: resetn             (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.275
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 1.715
- Arrival Time                  1.641
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.054
     = Beginpoint Arrival Time            0.154
     +------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |   Cell    | Delay | Arrival | Required | 
     |                        |            |           |       |  Time   |   Time   | 
     |------------------------+------------+-----------+-------+---------+----------| 
     |                        | resetn ^   |           |       |   0.154 |    0.227 | 
     | FE_OFC142_resetn       | A ^ -> Y ^ | BUFX4TS   | 0.172 |   0.326 |    0.400 | 
     | FE_OFC70_resetn        | A ^ -> Y v | INVX8TS   | 0.087 |   0.413 |    0.487 | 
     | FE_OFC71_resetn        | A v -> Y ^ | INVX6TS   | 0.082 |   0.495 |    0.569 | 
     | FE_OFC123_resetn       | A ^ -> Y ^ | BUFX12TS  | 0.123 |   0.618 |    0.692 | 
     | FE_OFC73_resetn        | A ^ -> Y ^ | BUFX12TS  | 0.111 |   0.729 |    0.802 | 
     | FE_OFC119_resetn       | A ^ -> Y ^ | BUFX12TS  | 0.112 |   0.841 |    0.915 | 
     | FE_OFC126_resetn       | A ^ -> Y ^ | BUFX8TS   | 0.124 |   0.965 |    1.039 | 
     | U335                   | B ^ -> Y ^ | AND2X2TS  | 0.228 |   1.193 |    1.267 | 
     | FE_DBTC8_n255          | A ^ -> Y v | INVX4TS   | 0.084 |   1.277 |    1.351 | 
     | FE_OFC56_FE_DBTN8_n255 | A v -> Y ^ | INVX6TS   | 0.076 |   1.353 |    1.427 | 
     | FE_OFC57_FE_DBTN8_n255 | A ^ -> Y v | INVX2TS   | 0.078 |   1.431 |    1.504 | 
     | U231                   | A v -> Y ^ | NOR2XLTS  | 0.211 |   1.641 |    1.715 | 
     | pip_pp_reg_0__2_       | D ^        | DFFHQX4TS | 0.000 |   1.641 |    1.715 | 
     +------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin pip_pp3_reg_1__7_/CK 
Endpoint:   pip_pp3_reg_1__7_/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn              (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: typical
Other End Arrival Time          0.000
- Setup                         0.328
+ Phase Shift                   2.000
+ CPPR Adjustment               0.000
- Uncertainty                   0.010
= Required Time                 1.662
- Arrival Time                  1.588
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.038
     = Beginpoint Arrival Time            0.138
     +---------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                                  |            |          |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+---------+----------| 
     |                                  | resetn v   |          |       |   0.138 |    0.212 | 
     | FE_OFC142_resetn                 | A v -> Y v | BUFX4TS  | 0.171 |   0.309 |    0.383 | 
     | FE_OFC70_resetn                  | A v -> Y ^ | INVX8TS  | 0.109 |   0.419 |    0.493 | 
     | FE_OFC71_resetn                  | A ^ -> Y v | INVX6TS  | 0.085 |   0.503 |    0.577 | 
     | FE_OFC123_resetn                 | A v -> Y v | BUFX12TS | 0.140 |   0.643 |    0.717 | 
     | FE_OFC73_resetn                  | A v -> Y v | BUFX12TS | 0.137 |   0.781 |    0.855 | 
     | FE_OFC119_resetn                 | A v -> Y v | BUFX12TS | 0.139 |   0.920 |    0.994 | 
     | FE_OFC75_resetn                  | A v -> Y v | BUFX4TS  | 0.155 |   1.075 |    1.149 | 
     | U360                             | A v -> Y v | AND2X4TS | 0.190 |   1.265 |    1.339 | 
     | FE_OFC115_n238                   | A v -> Y ^ | INVX6TS  | 0.103 |   1.368 |    1.442 | 
     | FE_OFC118_FE_OFN65_FE_DBTN0_n238 | A ^ -> Y ^ | BUFX12TS | 0.134 |   1.502 |    1.576 | 
     | U326                             | B ^ -> Y v | NOR2X1TS | 0.086 |   1.588 |    1.662 | 
     | pip_pp3_reg_1__7_                | D v        | DFFQX1TS | 0.000 |   1.588 |    1.662 | 
     +---------------------------------------------------------------------------------------+ 

