<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3299" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3299{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3299{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3299{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3299{left:70px;bottom:657px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#t5_3299{left:70px;bottom:632px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#t6_3299{left:70px;bottom:582px;letter-spacing:-0.08px;}
#t7_3299{left:156px;bottom:582px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t8_3299{left:70px;bottom:558px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#t9_3299{left:70px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ta_3299{left:70px;bottom:517px;letter-spacing:-0.14px;}
#tb_3299{left:96px;bottom:517px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_3299{left:96px;bottom:500px;letter-spacing:-0.14px;}
#td_3299{left:70px;bottom:476px;letter-spacing:-0.13px;}
#te_3299{left:96px;bottom:476px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tf_3299{left:70px;bottom:451px;letter-spacing:-0.14px;}
#tg_3299{left:96px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_3299{left:70px;bottom:427px;letter-spacing:-0.14px;}
#ti_3299{left:96px;bottom:427px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tj_3299{left:70px;bottom:402px;letter-spacing:-0.14px;}
#tk_3299{left:96px;bottom:402px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_3299{left:96px;bottom:386px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tm_3299{left:70px;bottom:361px;letter-spacing:-0.14px;}
#tn_3299{left:96px;bottom:361px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#to_3299{left:96px;bottom:344px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tp_3299{left:70px;bottom:320px;letter-spacing:-0.14px;}
#tq_3299{left:96px;bottom:320px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3299{left:96px;bottom:303px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#ts_3299{left:70px;bottom:279px;letter-spacing:-0.13px;}
#tt_3299{left:96px;bottom:279px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_3299{left:96px;bottom:262px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tv_3299{left:70px;bottom:237px;letter-spacing:-0.14px;}
#tw_3299{left:96px;bottom:237px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#tx_3299{left:96px;bottom:221px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_3299{left:70px;bottom:196px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#tz_3299{left:70px;bottom:172px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t10_3299{left:70px;bottom:147px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#t11_3299{left:70px;bottom:123px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t12_3299{left:224px;bottom:1063px;letter-spacing:0.14px;}
#t13_3299{left:301px;bottom:1063px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t14_3299{left:76px;bottom:1043px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t15_3299{left:474px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t16_3299{left:75px;bottom:1020px;letter-spacing:-0.11px;}
#t17_3299{left:75px;bottom:999px;letter-spacing:-0.12px;}
#t18_3299{left:75px;bottom:978px;letter-spacing:-0.1px;}
#t19_3299{left:75px;bottom:956px;letter-spacing:-0.11px;}
#t1a_3299{left:75px;bottom:935px;letter-spacing:-0.11px;}
#t1b_3299{left:75px;bottom:914px;letter-spacing:-0.12px;}
#t1c_3299{left:75px;bottom:892px;letter-spacing:-0.11px;}
#t1d_3299{left:75px;bottom:871px;letter-spacing:-0.11px;}
#t1e_3299{left:75px;bottom:849px;letter-spacing:-0.11px;}
#t1f_3299{left:75px;bottom:828px;letter-spacing:-0.11px;}
#t1g_3299{left:75px;bottom:807px;letter-spacing:-0.11px;}
#t1h_3299{left:466px;bottom:1020px;letter-spacing:-0.12px;}
#t1i_3299{left:466px;bottom:999px;letter-spacing:-0.12px;}
#t1j_3299{left:466px;bottom:978px;letter-spacing:-0.11px;}
#t1k_3299{left:466px;bottom:956px;letter-spacing:-0.11px;}
#t1l_3299{left:466px;bottom:935px;letter-spacing:-0.11px;}
#t1m_3299{left:466px;bottom:914px;letter-spacing:-0.12px;}
#t1n_3299{left:466px;bottom:892px;letter-spacing:-0.11px;}
#t1o_3299{left:466px;bottom:871px;letter-spacing:-0.11px;}
#t1p_3299{left:466px;bottom:849px;letter-spacing:-0.12px;}
#t1q_3299{left:466px;bottom:828px;letter-spacing:-0.12px;}
#t1r_3299{left:466px;bottom:807px;letter-spacing:-0.11px;}
#t1s_3299{left:466px;bottom:785px;letter-spacing:-0.11px;}
#t1t_3299{left:466px;bottom:764px;letter-spacing:-0.11px;}
#t1u_3299{left:466px;bottom:742px;letter-spacing:-0.11px;}
#t1v_3299{left:466px;bottom:721px;letter-spacing:-0.1px;}

.s1_3299{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3299{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3299{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3299{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3299{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3299{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3299{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3299" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3299Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3299" style="-webkit-user-select: none;"><object width="935" height="1210" data="3299/3299.svg" type="image/svg+xml" id="pdf3299" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3299" class="t s1_3299">Vol. 3A </span><span id="t2_3299" class="t s1_3299">9-23 </span>
<span id="t3_3299" class="t s2_3299">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3299" class="t s3_3299">16. Reads and evaluates the COUNT variable and establishes a processor count. </span>
<span id="t5_3299" class="t s3_3299">17. If necessary, reconfigures the APIC and continues with the remaining system diagnostics as appropriate. </span>
<span id="t6_3299" class="t s4_3299">9.4.4.2 </span><span id="t7_3299" class="t s4_3299">Typical AP Initialization Sequence </span>
<span id="t8_3299" class="t s3_3299">When an AP receives the SIPI, it begins executing BIOS AP initialization code at the vector encoded in the SIPI. The </span>
<span id="t9_3299" class="t s3_3299">AP initialization code typically performs the following operations: </span>
<span id="ta_3299" class="t s3_3299">1. </span><span id="tb_3299" class="t s3_3299">Waits on the BIOS initialization Lock Semaphore. When control of the semaphore is attained, initialization </span>
<span id="tc_3299" class="t s3_3299">continues. </span>
<span id="td_3299" class="t s3_3299">2. </span><span id="te_3299" class="t s3_3299">Loads the microcode update into the processor. </span>
<span id="tf_3299" class="t s3_3299">3. </span><span id="tg_3299" class="t s3_3299">Initializes the MTRRs (using the same mapping that was used for the BSP). </span>
<span id="th_3299" class="t s3_3299">4. </span><span id="ti_3299" class="t s3_3299">Enables the cache. </span>
<span id="tj_3299" class="t s3_3299">5. </span><span id="tk_3299" class="t s3_3299">Executes the CPUID instruction with a value of 0H in the EAX register, then reads the EBX, ECX, and EDX </span>
<span id="tl_3299" class="t s3_3299">registers to determine if the AP is “GenuineIntel.” </span>
<span id="tm_3299" class="t s3_3299">6. </span><span id="tn_3299" class="t s3_3299">Executes the CPUID instruction with a value of 1H in the EAX register, then saves the values in the EAX, ECX, </span>
<span id="to_3299" class="t s3_3299">and EDX registers in a system configuration space in RAM for use later. </span>
<span id="tp_3299" class="t s3_3299">7. </span><span id="tq_3299" class="t s3_3299">Switches to protected mode and ensures that the APIC address space is mapped to the strong uncacheable </span>
<span id="tr_3299" class="t s3_3299">(UC) memory type. </span>
<span id="ts_3299" class="t s3_3299">8. </span><span id="tt_3299" class="t s3_3299">Determines the AP’s APIC ID from the local APIC ID register, and adds it to the MP and ACPI tables and </span>
<span id="tu_3299" class="t s3_3299">optionally to the system configuration space in RAM. </span>
<span id="tv_3299" class="t s3_3299">9. </span><span id="tw_3299" class="t s3_3299">Initializes and configures the local APIC by setting bit 8 in the SVR register and setting up the LVT3 (error LVT) </span>
<span id="tx_3299" class="t s3_3299">for error handling (as described in steps 9 and 10 in Section 9.4.4.1, “Typical BSP Initialization Sequence”). </span>
<span id="ty_3299" class="t s3_3299">10. Configures the APs SMI execution environment. (Each AP and the BSP must have a different SMBASE address.) </span>
<span id="tz_3299" class="t s3_3299">11. Increments the COUNT variable by 1. </span>
<span id="t10_3299" class="t s3_3299">12. Releases the semaphore. </span>
<span id="t11_3299" class="t s3_3299">13. Executes one of the following: </span>
<span id="t12_3299" class="t s5_3299">Table 9-1. </span><span id="t13_3299" class="t s5_3299">Broadcast INIT-SIPI-SIPI Sequence and Choice of Timeouts </span>
<span id="t14_3299" class="t s6_3299">INIT-SIPI-SIPI when the expected processor count is unknown </span><span id="t15_3299" class="t s6_3299">INIT-SIPI-SIPI when the expected processor count is known </span>
<span id="t16_3299" class="t s7_3299">MOV ESI, ICR_LOW; Load address of ICR low dword into ESI. </span>
<span id="t17_3299" class="t s7_3299">MOV EAX, 000C4500H; Load ICR encoding for broadcast INIT IPI </span>
<span id="t18_3299" class="t s7_3299">; to all APs into EAX. </span>
<span id="t19_3299" class="t s7_3299">MOV [ESI], EAX; Broadcast INIT IPI to all APs </span>
<span id="t1a_3299" class="t s7_3299">; 10-millisecond delay loop. </span>
<span id="t1b_3299" class="t s7_3299">MOV EAX, 000C46XXH; Load ICR encoding for broadcast SIPI IP </span>
<span id="t1c_3299" class="t s7_3299">; to all APs into EAX, where xx is the vector computed in step 10. </span>
<span id="t1d_3299" class="t s7_3299">MOV [ESI], EAX; Broadcast SIPI IPI to all APs </span>
<span id="t1e_3299" class="t s7_3299">; 200-microsecond delay loop </span>
<span id="t1f_3299" class="t s7_3299">MOV [ESI], EAX; Broadcast second SIPI IPI to all APs </span>
<span id="t1g_3299" class="t s7_3299">;Waits for the timer interrupt until the timer expires </span>
<span id="t1h_3299" class="t s7_3299">MOV ESI, ICR_LOW; Load address of ICR low dword into ESI. </span>
<span id="t1i_3299" class="t s7_3299">MOV EAX, 000C4500H; Load ICR encoding for broadcast INIT IPI </span>
<span id="t1j_3299" class="t s7_3299">; to all APs into EAX. </span>
<span id="t1k_3299" class="t s7_3299">MOV [ESI], EAX; Broadcast INIT IPI to all APs </span>
<span id="t1l_3299" class="t s7_3299">; 10-millisecond delay loop. </span>
<span id="t1m_3299" class="t s7_3299">MOV EAX, 000C46XXH; Load ICR encoding for broadcast SIPI IP </span>
<span id="t1n_3299" class="t s7_3299">; to all APs into EAX, where xx is the vector computed in step 10. </span>
<span id="t1o_3299" class="t s7_3299">MOV [ESI], EAX; Broadcast SIPI IPI to all APs </span>
<span id="t1p_3299" class="t s7_3299">; 200 microsecond delay loop with check to see if COUNT has </span>
<span id="t1q_3299" class="t s7_3299">; reached the expected processor count. If COUNT reaches </span>
<span id="t1r_3299" class="t s7_3299">; expected processor count, cancel timer and go to step 16. </span>
<span id="t1s_3299" class="t s7_3299">MOV [ESI], EAX; Broadcast second SIPI IPI to all APs </span>
<span id="t1t_3299" class="t s7_3299">; Wait for the timer interrupt polling COUNT. If COUNT reaches </span>
<span id="t1u_3299" class="t s7_3299">; expected processor count, cancel timer and go to step 16. </span>
<span id="t1v_3299" class="t s7_3299">; If timer expires, go to step 16. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
