#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Aug 28 21:28:57 2018
# Process ID: 7683
# Current directory: /home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.runs/synth_1/top.vds
# Journal file: /home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/richard/.Xilinx/Vivado/Vivado_init.tcl'
source top.tcl -notrace
Command: synth_design -top top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7691 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1274.680 ; gain = 81.996 ; free physical = 1151 ; free virtual = 29708
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:19]
	Parameter CD_COUNT_MAX bound to: 3125000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pwm' [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/pwm.v:24]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter MAX_COUNT bound to: 255 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm' (1#1) [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/pwm.v:24]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/debouncer.v:4]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter CLOCKS bound to: 1024 - type: integer 
	Parameter CLOCKS_CLOG2 bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/debouncer.v:4]
WARNING: [Synth 8-3848] Net led0_g in module/entity top does not have driver. [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:24]
WARNING: [Synth 8-3848] Net led0_b in module/entity top does not have driver. [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:25]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:19]
WARNING: [Synth 8-3331] design top has unconnected port led0_g
WARNING: [Synth 8-3331] design top has unconnected port led0_b
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.211 ; gain = 122.527 ; free physical = 1163 ; free virtual = 29720
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.211 ; gain = 122.527 ; free physical = 1164 ; free virtual = 29722
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/constrs_1/imports/xdc/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/constrs_1/imports/xdc/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/constrs_1/imports/xdc/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1641.672 ; gain = 0.000 ; free physical = 909 ; free virtual = 29466
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 982 ; free virtual = 29540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 982 ; free virtual = 29540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 984 ; free virtual = 29542
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_duty" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/pwm.v:38]
WARNING: [Synth 8-6014] Unused sequential element IDX[0].count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/debouncer.v:21]
WARNING: [Synth 8-6014] Unused sequential element IDX[1].count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/debouncer.v:21]
WARNING: [Synth 8-6014] Unused sequential element cd_count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:49]
WARNING: [Synth 8-6014] Unused sequential element duty_ticker_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 976 ; free virtual = 29533
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "m_pwm/r_duty" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m_pwm/count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/pwm.v:38]
WARNING: [Synth 8-6014] Unused sequential element m_db_btn/IDX[0].count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/debouncer.v:21]
WARNING: [Synth 8-6014] Unused sequential element m_db_btn/IDX[1].count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/debouncer.v:21]
WARNING: [Synth 8-6014] Unused sequential element cd_count_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:49]
WARNING: [Synth 8-6014] Unused sequential element duty_ticker_reg was removed.  [/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.srcs/sources_1/imports/hdl/top.v:44]
WARNING: [Synth 8-3917] design top has port led1_r driven by constant 0
WARNING: [Synth 8-3917] design top has port led1_g driven by constant 0
WARNING: [Synth 8-3331] design top has unconnected port led0_g
WARNING: [Synth 8-3331] design top has unconnected port led0_b
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duty_ticker0_inferred/\duty_ticker_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duty_ticker0_inferred/\duty_ticker_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (duty_ticker0_inferred/\duty_ticker_reg[2] )
INFO: [Synth 8-3886] merging instance 'm_pwm/r_duty_reg[0]' (FDE) to 'm_pwm/r_duty_reg[1]'
INFO: [Synth 8-3886] merging instance 'm_pwm/r_duty_reg[1]' (FDE) to 'm_pwm/r_duty_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_pwm/r_duty_reg[2] )
WARNING: [Synth 8-3332] Sequential element (blinky_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (duty_ticker_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (duty_ticker_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (duty_ticker_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (m_pwm/r_duty_reg[2]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 966 ; free virtual = 29523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 882 ; free virtual = 29440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:52 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     5|
|4     |LUT2   |    12|
|5     |LUT3   |    13|
|6     |LUT4   |    17|
|7     |LUT5   |    14|
|8     |LUT6   |    12|
|9     |FDRE   |    65|
|10    |IBUF   |     3|
|11    |OBUF   |     4|
|12    |OBUFT  |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   155|
|2     |  m_db_btn |debouncer |    59|
|3     |  m_pwm    |pwm       |    36|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.672 ; gain = 448.988 ; free physical = 881 ; free virtual = 29438
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1641.672 ; gain = 122.527 ; free physical = 937 ; free virtual = 29495
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1641.680 ; gain = 448.988 ; free physical = 937 ; free virtual = 29495
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:55 . Memory (MB): peak = 1641.680 ; gain = 473.824 ; free physical = 927 ; free virtual = 29485
INFO: [Common 17-1381] The checkpoint '/home/richard/fpga/Cora-Z7-10-Basic-IO/Cora-Z7-10-Basic-IO.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1665.684 ; gain = 0.000 ; free physical = 927 ; free virtual = 29484
INFO: [Common 17-206] Exiting Vivado at Tue Aug 28 21:30:03 2018...
