
---------- Begin Simulation Statistics ----------
final_tick                                 8478997000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  51796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811448                       # Number of bytes of host memory used
host_op_rate                                    98273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   193.07                       # Real time elapsed on the host
host_tick_rate                               43917819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008479                       # Number of seconds simulated
sim_ticks                                  8478997000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11908607                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7238040                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.695799                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.695799                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    486594                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   263898                       # number of floating regfile writes
system.cpu.idleCycles                         1557138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               301506                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2504659                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.431310                       # Inst execution rate
system.cpu.iew.exec_refs                      4921595                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1807836                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1132382                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3463922                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1392                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25098                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2063419                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            26919102                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3113759                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            459604                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24272146                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6113                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                431326                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 257068                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                439820                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4179                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       220002                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          81504                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  26916889                       # num instructions consuming a value
system.cpu.iew.wb_count                      23993078                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.637771                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17166824                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.414853                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24128207                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 34386109                       # number of integer regfile reads
system.cpu.int_regfile_writes                19167726                       # number of integer regfile writes
system.cpu.ipc                               0.589692                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.589692                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            445201      1.80%      1.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19051471     77.03%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14280      0.06%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  7024      0.03%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17923      0.07%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3591      0.01%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                37236      0.15%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   46      0.00%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22998      0.09%     79.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60951      0.25%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4102      0.02%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             115      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             29      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3084389     12.47%     91.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1659162      6.71%     98.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          124007      0.50%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         199107      0.81%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               24731750                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  520512                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1012810                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       468084                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             782958                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      337595                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013650                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  268846     79.64%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    783      0.23%     79.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    213      0.06%     79.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   154      0.05%     79.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   32      0.01%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  18194      5.39%     85.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19535      5.79%     91.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22213      6.58%     97.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7624      2.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               24103632                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           64229589                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23524994                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          34086079                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   26913766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  24731750                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5336                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7945988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             40447                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3342                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      9197984                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      15400857                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.605868                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.224985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8506004     55.23%     55.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1261281      8.19%     63.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1203390      7.81%     71.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1161366      7.54%     78.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1017785      6.61%     85.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              841500      5.46%     90.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              764512      4.96%     95.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              446273      2.90%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              198746      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        15400857                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.458412                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            161751                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           209515                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3463922                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2063419                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10701471                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16957995                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          129725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        23130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          922                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       402397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          158                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       806176                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            158                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3426660                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2565515                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            291229                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1475492                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1241345                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.130920                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  190632                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                350                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          222274                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              55746                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           166528                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        33690                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7865400                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            249464                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     14233859                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.332956                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.296508                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8838999     62.10%     62.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1527000     10.73%     72.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          789811      5.55%     78.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1130395      7.94%     86.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          466485      3.28%     89.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          248370      1.74%     91.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          175082      1.23%     92.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          144711      1.02%     93.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          913006      6.41%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     14233859                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        913006                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4138186                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4138186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4156428                       # number of overall hits
system.cpu.dcache.overall_hits::total         4156428                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       147091                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         147091                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       148166                       # number of overall misses
system.cpu.dcache.overall_misses::total        148166                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3823129997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3823129997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3823129997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3823129997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4285277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4285277                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4304594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4304594                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034325                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034325                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034420                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034420                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25991.597018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25991.597018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25803.018216                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25803.018216                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        50283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1169                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.013687                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    12.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        65849                       # number of writebacks
system.cpu.dcache.writebacks::total             65849                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55649                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55649                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55649                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        91442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        91442                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92055                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2208579497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2208579497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2234078997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2234078997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021339                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021339                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021385                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24152.790807                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24152.790807                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24268.958742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24268.958742                       # average overall mshr miss latency
system.cpu.dcache.replacements                  91340                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2751841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2751841                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       124265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        124265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2862262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2862262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2876106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2876106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.043206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.043206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23033.533175                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23033.533175                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        54784                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        54784                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        69481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1282774000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1282774000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024158                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18462.227084                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18462.227084                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22826                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    960867997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    960867997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016198                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42095.329756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42095.329756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          865                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21961                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925805497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925805497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42156.800556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42156.800556                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18242                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18242                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1075                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1075                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19317                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19317                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.055650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.055650                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          613                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          613                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031734                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031734                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41597.879282                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41597.879282                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.042049                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4248694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             91852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.255868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.042049                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          330                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8701040                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8701040                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7751013                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2845946                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4302916                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                243914                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 257068                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1222038                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 44785                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               29123111                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                192316                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3113159                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1808311                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         16339                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1923                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            8225479                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16074074                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3426660                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1487723                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6851880                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  601948                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2413                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         19785                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          317                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2553177                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                156078                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           15400857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.988800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.180816                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10469365     67.98%     67.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   244699      1.59%     69.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   296437      1.92%     71.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   311682      2.02%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   431356      2.80%     76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   379538      2.46%     78.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   301269      1.96%     80.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   306209      1.99%     82.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2660302     17.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             15400857                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.202068                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.947876                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2216902                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2216902                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2216902                       # number of overall hits
system.cpu.icache.overall_hits::total         2216902                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       336272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         336272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       336272                       # number of overall misses
system.cpu.icache.overall_misses::total        336272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5191785492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5191785492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5191785492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5191785492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2553174                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2553174                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2553174                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2553174                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131707                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131707                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15439.244100                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15439.244100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15439.244100                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15439.244100                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5005                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               205                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.414634                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       311039                       # number of writebacks
system.cpu.icache.writebacks::total            311039                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        24530                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24530                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        24530                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24530                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       311742                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       311742                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       311742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       311742                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4576124996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4576124996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4576124996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4576124996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.122100                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.122100                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.122100                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.122100                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14679.205869                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14679.205869                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14679.205869                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14679.205869                       # average overall mshr miss latency
system.cpu.icache.replacements                 311039                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2216902                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2216902                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       336272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        336272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5191785492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5191785492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2553174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2553174                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15439.244100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15439.244100                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        24530                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24530                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       311742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       311742                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4576124996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4576124996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.122100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.122100                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14679.205869                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14679.205869                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.539578                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2528643                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            311741                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.111358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.539578                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5418089                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5418089                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2556872                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         36240                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      201645                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1111353                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2153                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                4179                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 654353                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6050                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8478997000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 257068                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7930530                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1780949                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4725                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4342416                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1085169                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28354659                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13662                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 144387                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  13814                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 894366                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              24                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31470935                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    69731955                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 41550805                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    577142                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10011453                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     105                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  90                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    687350                       # count of insts added to the skid buffer
system.cpu.rob.reads                         40105703                       # The number of ROB reads
system.cpu.rob.writes                        54850894                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               298693                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                73356                       # number of demand (read+write) hits
system.l2.demand_hits::total                   372049                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              298693                       # number of overall hits
system.l2.overall_hits::.cpu.data               73356                       # number of overall hits
system.l2.overall_hits::total                  372049                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12826                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18496                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31322                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12826                       # number of overall misses
system.l2.overall_misses::.cpu.data             18496                       # number of overall misses
system.l2.overall_misses::total                 31322                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    944476000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1311973000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2256449000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    944476000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1311973000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2256449000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           311519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            91852                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               403371                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          311519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           91852                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              403371                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.041172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.201367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077651                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.041172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.201367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077651                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73637.611102                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70932.796280                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72040.386948                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73637.611102                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70932.796280                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72040.386948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10087                       # number of writebacks
system.l2.writebacks::total                     10087                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31322                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31322                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    813664750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1123166750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1936831500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    813664750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1123166750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1936831500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.041172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.201367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077651                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.041172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.201367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077651                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63438.698737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60724.845913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61836.137539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63438.698737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60724.845913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61836.137539                       # average overall mshr miss latency
system.l2.replacements                          23232                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        65849                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            65849                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        65849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        65849                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       310908                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           310908                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       310908                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       310908                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              203                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  203                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          203                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              203                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10511                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10511                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    779109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     779109000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69063.824129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69063.824129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    663795750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    663795750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58841.924475                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58841.924475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         298693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             298693                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12826                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    944476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    944476000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       311519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         311519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.041172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.041172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73637.611102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73637.611102                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12826                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    813664750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    813664750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.041172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.041172                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63438.698737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63438.698737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         62845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    532864000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    532864000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        70060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         70060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.102983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 73855.024255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 73855.024255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7215                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    459371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    459371000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.102983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.102983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63668.884269                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63668.884269                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7931.377861                       # Cycle average of tags in use
system.l2.tags.total_refs                      805773                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     25.641962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.252145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3677.112840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4233.012875                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.448866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.516725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.968186                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6477856                       # Number of tag accesses
system.l2.tags.data_accesses                  6477856                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000973270250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          607                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          607                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73918                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9471                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31322                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10087                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31322                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10087                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.87                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31322                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10087                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.533773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.756209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.510703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           605     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6143            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           607                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.583196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.557870                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.934795                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              432     71.17%     71.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.32%     72.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              155     25.54%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      1.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           607                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2004608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               645568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    236.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8478365500                       # Total gap between requests
system.mem_ctrls.avgGap                     204746.93                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       820864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1181568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       644224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 96811450.693991273642                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 139352331.413727343082                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75978797.963957294822                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12826                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10087                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    390403250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    513126750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 192759783500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30438.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27742.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19109723.75                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       820864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1183744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2004608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       820864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       820864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       645568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       645568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12826                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31322                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10087                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10087                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     96811451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    139608966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        236420416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     96811451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     96811451                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76137307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76137307                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76137307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     96811451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    139608966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       312557724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31288                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10066                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2034                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2165                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1833                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1981                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          753                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          571                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          437                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          332                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          615                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          747                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               316880000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             156440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          903530000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10127.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28877.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23146                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6045                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   217.632640                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   138.553707                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   251.914031                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5490     45.16%     45.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3396     27.93%     73.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1225     10.08%     83.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          584      4.80%     87.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          364      2.99%     90.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          213      1.75%     92.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          158      1.30%     94.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           98      0.81%     94.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          629      5.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12157                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2002432                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             644224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              236.163782                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.978798                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43368360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        23039445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      116189220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25092540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2299510530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1319505120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4495433535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   530.184588                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3407557000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4788560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        43475460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        23096370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      107207100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27451980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 668728320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2425192680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1213667520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4508819430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.763301                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3131370250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    282880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5064746750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20041                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10087                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13043                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11281                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85774                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2650176                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31322                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31322    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31322                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23700000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           39152500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            381801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75936                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       311039                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           38636                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             203                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21792                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21792                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        311742                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        70060                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       934299                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       275450                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1209749                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     39843648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10092864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               49936512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23455                       # Total snoops (count)
system.tol2bus.snoopTraffic                    659840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           427029                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002541                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050342                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 425944     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1085      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             427029                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8478997000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          779976000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         467701819                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         137938881                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
