
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002513                       # Number of seconds simulated
sim_ticks                                  2512727000                       # Number of ticks simulated
final_tick                                 2512727000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62931                       # Simulator instruction rate (inst/s)
host_op_rate                                    85754                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29519310                       # Simulator tick rate (ticks/s)
host_mem_usage                                 646856                       # Number of bytes of host memory used
host_seconds                                    85.12                       # Real time elapsed on the host
sim_insts                                     5356810                       # Number of instructions simulated
sim_ops                                       7299519                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           27520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           43136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               70656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        27520                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          27520                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              674                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1104                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10952244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17167006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               28119251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10952244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10952244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10952244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17167006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              28119251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       430.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001113750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 2213                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1104                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   70656                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    70656                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 74                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 34                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                132                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                58                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                53                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2512575000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1104                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      843                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      208                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       37                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          183                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     376.655738                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    233.336714                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    344.996140                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            51     27.87%     27.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           37     20.22%     48.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           26     14.21%     62.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           11      6.01%     68.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           13      7.10%     75.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           12      6.56%     81.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      2.73%     84.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28     15.30%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           183                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        27520                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        43136                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 10952244.314643014222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 17167006.204812537879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          430                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          674                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16608500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     21115000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38624.42                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31327.89                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      17023500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 37723500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     5520000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15419.84                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34169.84                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         28.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      28.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.22                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.22                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       912                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  82.61                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2275883.15                       # Average gap between requests
system.mem_ctrl.pageHitRate                     82.61                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  4455360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               9825660                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                509760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         51991410                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          6634560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         567158580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               653448300                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             260.055430                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2489761000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        690500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        4940000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2358559250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     17276750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       17226750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    114033750                       # Time in different power states
system.mem_ctrl_1.actEnergy                    578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    292215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3427200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6643350                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                510720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         25302300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4772160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         583491540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               631164225                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             251.186947                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2496841750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1053000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2428913500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     12426500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12232250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     55501750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  269153                       # Number of BP lookups
system.cpu.branchPred.condPredicted            269153                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3758                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               268458                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     315                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                117                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          268458                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             265261                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3197                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          769                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1418430                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      137251                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            29                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      661284                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           160                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5025455                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              58250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5503571                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      269153                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             265576                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4912072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    7732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   99                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1374                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           21                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    661161                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   438                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4975698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.507106                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.806620                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   996847     20.03%     20.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   458798      9.22%     29.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3520053     70.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4975698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.053558                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.095139                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   366397                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                892656                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3305671                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                407108                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3866                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                7404540                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  8386                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3866                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   576971                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  520876                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1894                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3488878                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                383213                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7392348                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  5203                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    17                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  70277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   5917                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  18807                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents           112021                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            11507145                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              15962222                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         11291328                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            635088                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              11361886                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   145259                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 16                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    523951                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1424204                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              138179                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            350792                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              191                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7381224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 693                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7340208                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1624                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           82397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       117680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             59                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4975698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.475212                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.728921                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              701425     14.10%     14.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1208338     24.28%     38.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3065935     61.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4975698                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 40595     16.25%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    248      0.10%     16.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     52      0.02%     16.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     15      0.01%     16.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   116      0.05%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      0.05%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 206862     82.79%     99.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1837      0.74%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               951      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4768035     64.96%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     64.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              762087     10.38%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.01%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   68      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  108      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          125206      1.71%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          125002      1.70%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1040292     14.17%     92.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              134363      1.83%     94.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          380157      5.18%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           3143      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7340208                       # Type of FU issued
system.cpu.iq.rate                           1.460606                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      249849                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034038                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           17071705                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6051888                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      5934046                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2835882                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1412443                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1394202                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6150895                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1438211                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           512981                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        17086                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          678                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1483                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           873                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3866                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    4990                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3885                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7381917                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1244                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1424204                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               138179                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                655                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3783                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2805                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1153                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3958                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7331292                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1418424                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8916                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1555675                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   262220                       # Number of branches executed
system.cpu.iew.exec_stores                     137251                       # Number of stores executed
system.cpu.iew.exec_rate                     1.458831                       # Inst execution rate
system.cpu.iew.wb_sent                        7328919                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7328248                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6073162                       # num instructions producing a value
system.cpu.iew.wb_consumers                   9756543                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.458226                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622471                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           78151                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3851                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4968778                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.469077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.842994                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1146782     23.08%     23.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       344473      6.93%     30.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3477523     69.99%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4968778                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5356810                       # Number of instructions committed
system.cpu.commit.committedOps                7299519                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1543814                       # Number of memory references committed
system.cpu.commit.loads                       1407118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     261710                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1389843                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   6291351                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  125                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          725      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4747982     65.05%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     65.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         755826     10.35%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.01%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       125204      1.72%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt       125000      1.71%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1027896     14.08%     92.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         133567      1.83%     94.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       379222      5.20%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         3129      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           7299519                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3477523                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8868925                       # The number of ROB reads
system.cpu.rob.rob_writes                    14762262                       # The number of ROB writes
system.cpu.timesIdled                             271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           49757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5356810                       # Number of Instructions Simulated
system.cpu.committedOps                       7299519                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.938143                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.938143                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.065935                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.065935                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11178983                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5537449                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    632120                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1266033                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1931017                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4590065                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2081506                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.992793                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1040408                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.463543                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            291500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.992793                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999550                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8338453                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8338453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       895323                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          895323                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       136373                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         136373                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::.cpu.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::.cpu.data      1031696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1031696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1031699                       # number of overall hits
system.cpu.dcache.overall_hits::total         1031699                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8887                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8887                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          323                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          323                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::.cpu.data          309                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          309                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::.cpu.data         9210                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9210                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9519                       # number of overall misses
system.cpu.dcache.overall_misses::total          9519                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    340182500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    340182500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40319500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40319500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    380502000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    380502000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    380502000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    380502000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       904210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       904210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       136696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          312                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1040906                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1040906                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1041218                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1041218                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009828                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002363                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.990385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009142                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009142                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 38278.665466                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38278.665466                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 124828.173375                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 124828.173375                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41314.006515                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41314.006515                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39972.896313                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39972.896313                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               122                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.663934                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8269                       # number of writebacks
system.cpu.dcache.writebacks::total              8269                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          657                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          657                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          658                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          658                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          658                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8230                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8230                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          322                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          322                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          157                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8552                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8709                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123354000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33738000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33738000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     17880500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     17880500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    157092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    157092000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    174972500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    174972500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009102                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002356                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.503205                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008216                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008216                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008364                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14988.335358                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14988.335358                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104776.397516                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104776.397516                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 113888.535032                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 113888.535032                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18369.036483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18369.036483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20090.997818                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20090.997818                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8693                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.992728                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              661033                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               820                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            806.137805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.992728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999545                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5290108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5290108                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       660213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          660213                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       660213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           660213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       660213                       # number of overall hits
system.cpu.icache.overall_hits::total          660213                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          948                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           948                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          948                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            948                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          948                       # number of overall misses
system.cpu.icache.overall_misses::total           948                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     89208499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     89208499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     89208499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     89208499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     89208499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     89208499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       661161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       661161                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       661161                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       661161                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       661161                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       661161                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001434                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001434                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001434                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001434                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001434                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94101.792194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94101.792194                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94101.792194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94101.792194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94101.792194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94101.792194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          873                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          127                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          127                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          127                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          127                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          127                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          127                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          821                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          821                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          821                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          821                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          821                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60176999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60176999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60176999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60176999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60176999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60176999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001242                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001242                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001242                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001242                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001242                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73297.197320                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73297.197320                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73297.197320                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73297.197320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73297.197320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73297.197320                       # average overall mshr miss latency
system.cpu.icache.replacements                    804                       # number of replacements
system.l2bus.snoop_filter.tot_requests          19027                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         9497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                9207                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          8269                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1228                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                322                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               322                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           9208                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2445                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        26111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   28556                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        52480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1086592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1139072                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9530                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9530    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9530                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             26051500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             2053493                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            21774496                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1025.836233                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  17798                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1104                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                16.121377                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               102000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   384.962125                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   640.874108                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.093985                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.156463                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.250448                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               143496                       # Number of tag accesses
system.l2cache.tags.data_accesses              143496                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         8269                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         8269                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           51                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               51                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          390                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         7984                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         8374                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             390                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            8035                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8425                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            390                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           8035                       # number of overall hits
system.l2cache.overall_hits::total               8425                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          271                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            271                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          431                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          403                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          834                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           431                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           674                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1105                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          431                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          674                       # number of overall misses
system.l2cache.overall_misses::total             1105                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     32741000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     32741000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     54970000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     48511000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    103481000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     54970000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     81252000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    136222000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     54970000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     81252000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    136222000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         8269                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         8269                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          322                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          322                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8387                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         9208                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          821                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8709                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9530                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          821                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8709                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9530                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.841615                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.841615                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.524970                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.048051                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.090573                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.524970                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.077391                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.115950                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.524970                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.077391                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.115950                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 120815.498155                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 120815.498155                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 127540.603248                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 120374.689826                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 124077.937650                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 127540.603248                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 120551.928783                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 123277.828054                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 127540.603248                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 120551.928783                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 123277.828054                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          271                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          271                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          431                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          403                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          834                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          431                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          674                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1105                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          674                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1105                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     27321000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     27321000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     46370000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     40451000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     86821000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     46370000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     67772000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    114142000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     46370000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     67772000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    114142000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.841615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.841615                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.524970                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.048051                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.090573                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.524970                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.077391                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.115950                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.524970                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.077391                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.115950                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 100815.498155                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 100815.498155                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 107587.006961                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100374.689826                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104101.918465                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 107587.006961                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 100551.928783                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 103295.927602                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 107587.006961                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 100551.928783                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 103295.927602                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests           1104                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 833                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                271                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               271                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            833                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         2208                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        70656                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               1104                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     1104    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 1104                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               552000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2760000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1025.847657                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   1104                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 1104                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   384.966574                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   640.881082                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.023496                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.039116                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.062613                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         1104                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         1048                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.067383                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                18768                       # Number of tag accesses
system.l3cache.tags.data_accesses               18768                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          271                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            271                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          430                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          403                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          833                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           430                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           674                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              1104                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          430                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          674                       # number of overall misses
system.l3cache.overall_misses::total             1104                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     24882000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     24882000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     42500000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     36824000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     79324000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     42500000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     61706000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    104206000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     42500000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     61706000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    104206000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          271                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          430                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          403                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          833                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          430                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          674                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            1104                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          430                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          674                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           1104                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 91815.498155                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 91815.498155                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 98837.209302                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 91374.689826                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 95226.890756                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 98837.209302                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 91551.928783                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94389.492754                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 98837.209302                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 91551.928783                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94389.492754                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          271                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          271                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          430                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          403                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          833                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          430                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          674                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         1104                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          430                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          674                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         1104                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     18107000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     18107000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     31750000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     26749000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     58499000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     31750000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     44856000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     76606000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     31750000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     44856000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     76606000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 66815.498155                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 66815.498155                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73837.209302                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66374.689826                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70226.890756                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73837.209302                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66551.928783                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 69389.492754                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73837.209302                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66551.928783                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 69389.492754                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          1104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2512727000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                833                       # Transaction distribution
system.membus.trans_dist::ReadExReq               271                       # Transaction distribution
system.membus.trans_dist::ReadExResp              271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           833                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         2208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         2208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        70656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        70656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   70656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1104                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1104    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1104                       # Request fanout histogram
system.membus.reqLayer0.occupancy              552000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3002500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
