##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for ConsolePort_1_Clock_1
		4.3::Critical Path Report for ConsolePort_2_Clock_1
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                | Frequency: 55.08 MHz   | Target: 24.00 MHz  | 
Clock: ConsolePort_1_Clock_1  | Frequency: 49.70 MHz   | Target: 24.00 MHz  | 
Clock: ConsolePort_2_Clock_1  | Frequency: 54.03 MHz   | Target: 24.00 MHz  | 
Clock: CyBUS_CLK              | Frequency: 146.36 MHz  | Target: 72.00 MHz  | 
Clock: CyILO                  | N/A                    | Target: 0.10 MHz   | 
Clock: CyIMO                  | N/A                    | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK           | N/A                    | Target: 72.00 MHz  | 
Clock: CyPLL_OUT              | N/A                    | Target: 72.00 MHz  | 
Clock: VisClock               | N/A                    | Target: 0.01 MHz   | 
Clock: VisClock(routed)       | N/A                    | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                41666.7          23512       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_1_Clock_1  ConsolePort_1_Clock_1  41666.7          21546       N/A              N/A         N/A              N/A         N/A              N/A         
ConsolePort_2_Clock_1  ConsolePort_2_Clock_1  41666.7          23157       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                13888.9          7056        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase         
---------------  ------------  -----------------------  
P1_Latch(0)_PAD  15416         ConsolePort_1_Clock_1:R  
P2_Latch(0)_PAD  19336         ConsolePort_2_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name         Clock to Out  Clock Name:Phase         
----------------  ------------  -----------------------  
P1_D0(0)_PAD      31106         ConsolePort_1_Clock_1:R  
P1_D0(1)_PAD      31184         ConsolePort_1_Clock_1:R  
P1_D1(0)_PAD      30134         ConsolePort_1_Clock_1:R  
P1_D1(1)_PAD      30664         ConsolePort_1_Clock_1:R  
P1_D2(0)_PAD      31735         ConsolePort_1_Clock_1:R  
P1_D2(1)_PAD      31158         ConsolePort_1_Clock_1:R  
P2_D0(0)_PAD      32597         ConsolePort_2_Clock_1:R  
P2_D0(1)_PAD      33344         ConsolePort_2_Clock_1:R  
P2_D1(0)_PAD      31783         ConsolePort_2_Clock_1:R  
P2_D1(1)_PAD      31533         ConsolePort_2_Clock_1:R  
P2_D2(0)_PAD      33041         ConsolePort_2_Clock_1:R  
P2_D2(1)_PAD      33345         ConsolePort_2_Clock_1:R  
Vis_Clock(0)_PAD  38675         Clock_1:R                
Vis_D0(0)_PAD     47108         Clock_1:R                
Vis_D1(0)_PAD     50473         Clock_1:R                
Vis_D2(0)_PAD     47239         Clock_1:R                
Vis_D3(0)_PAD     43136         Clock_1:R                
Vis_Latch(0)_PAD  23783         Clock_1:R                


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 55.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_0\/main_0
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 23512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15698
-------------------------------------   ----- 
End-of-path arrival time (ps)           15698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell54    875    875  23512  RISE       1
\visualization_1:state_0\/main_0  macrocell56  14823  15698  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for ConsolePort_1_Clock_1
***************************************************
Clock: ConsolePort_1_Clock_1
Frequency: 49.70 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:StsReg\/clock
Path slack     : 21546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18650
-------------------------------------   ----- 
End-of-path arrival time (ps)           18650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                 macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clk_en  statusicell6   9445  18650  21546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clock                     statusicell6        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for ConsolePort_2_Clock_1
***************************************************
Clock: ConsolePort_2_Clock_1
Frequency: 54.03 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 23157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17040
-------------------------------------   ----- 
End-of-path arrival time (ps)           17040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1  10149  17040  23157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 146.36 MHz | Target: 72.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_11\/main_4
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 7056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_3          controlcell14   1435   1435   7056  RISE       1
\visualization_1:latched_data1_11\/main_4  macrocell81     2940   4375   7056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_11\/main_4
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 7056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_3          controlcell14   1435   1435   7056  RISE       1
\visualization_1:latched_data1_11\/main_4  macrocell81     2940   4375   7056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1


5.2::Critical Path Report for (ConsolePort_2_Clock_1:R vs. ConsolePort_2_Clock_1:R)
***********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 23157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17040
-------------------------------------   ----- 
End-of-path arrival time (ps)           17040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1  10149  17040  23157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_0\/main_0
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 23512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15698
-------------------------------------   ----- 
End-of-path arrival time (ps)           15698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell54    875    875  23512  RISE       1
\visualization_1:state_0\/main_0  macrocell56  14823  15698  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1


5.4::Critical Path Report for (ConsolePort_1_Clock_1:R vs. ConsolePort_1_Clock_1:R)
***********************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:StsReg\/clock
Path slack     : 21546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18650
-------------------------------------   ----- 
End-of-path arrival time (ps)           18650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                 macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clk_en  statusicell6   9445  18650  21546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clock                     statusicell6        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_11\/main_4
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 7056p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4375
-------------------------------------   ---- 
End-of-path arrival time (ps)           4375
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_3          controlcell14   1435   1435   7056  RISE       1
\visualization_1:latched_data1_11\/main_4  macrocell81     2940   4375   7056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data2_2\/main_4
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 7088p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4344
-------------------------------------   ---- 
End-of-path arrival time (ps)           4344
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_2         controlcell15   1435   1435   7088  RISE       1
\visualization_1:latched_data2_2\/main_4  macrocell106    2909   4344   7088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data2_9\/main_4
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 7099p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_1         controlcell16   1435   1435   7099  RISE       1
\visualization_1:latched_data2_9\/main_4  macrocell99     2897   4332   7099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data0_4\/main_4
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 7106p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_4           controlcell12   1435   1435   7106  RISE       1
\visualization_1:latched_data0_4\/main_4  macrocell72     2891   4326   7106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data0_3\/main_4
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 7117p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_3           controlcell12   1435   1435   7117  RISE       1
\visualization_1:latched_data0_3\/main_4  macrocell73     2880   4315   7117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data0_0\/main_4
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 7125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4307
-------------------------------------   ---- 
End-of-path arrival time (ps)           4307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_0           controlcell12   1435   1435   7125  RISE       1
\visualization_1:latched_data0_0\/main_4  macrocell76     2872   4307   7125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data3_15\/main_4
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 7647p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_7          controlcell18   1435   1435   7647  RISE       1
\visualization_1:latched_data3_15\/main_4  macrocell109    2350   3785   7647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data3_7\/main_4
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 7650p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_7         controlcell17   1435   1435   7650  RISE       1
\visualization_1:latched_data3_7\/main_4  macrocell117    2347   3782   7650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_9\/main_4
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 7653p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3779
-------------------------------------   ---- 
End-of-path arrival time (ps)           3779
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_1         controlcell14   1435   1435   7653  RISE       1
\visualization_1:latched_data1_9\/main_4  macrocell83     2344   3779   7653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data2_8\/main_4
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 7654p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_0         controlcell16   1435   1435   7654  RISE       1
\visualization_1:latched_data2_8\/main_4  macrocell100    2343   3778   7654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data0_13\/main_4
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 7655p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3777
-------------------------------------   ---- 
End-of-path arrival time (ps)           3777
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_5            controlcell13   1435   1435   7655  RISE       1
\visualization_1:latched_data0_13\/main_4  macrocell63     2342   3777   7655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data1_2\/main_0
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 7661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_2         controlcell11   1435   1435   7661  RISE       1
\visualization_1:latched_data1_2\/main_0  macrocell90     2336   3771   7661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data0_6\/main_4
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 7663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3769
-------------------------------------   ---- 
End-of-path arrival time (ps)           3769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_6           controlcell12   1435   1435   7663  RISE       1
\visualization_1:latched_data0_6\/main_4  macrocell70     2334   3769   7663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data0_15\/main_4
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 7664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3768
-------------------------------------   ---- 
End-of-path arrival time (ps)           3768
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_7            controlcell13   1435   1435   7664  RISE       1
\visualization_1:latched_data0_15\/main_4  macrocell61     2333   3768   7664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data1_15\/main_4
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 7667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_7          controlcell14   1435   1435   7667  RISE       1
\visualization_1:latched_data1_15\/main_4  macrocell77     2330   3765   7667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data2_4\/main_4
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 7667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3765
-------------------------------------   ---- 
End-of-path arrival time (ps)           3765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_4         controlcell15   1435   1435   7667  RISE       1
\visualization_1:latched_data2_4\/main_4  macrocell104    2330   3765   7667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data0_14\/main_4
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 7667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_6            controlcell13   1435   1435   7667  RISE       1
\visualization_1:latched_data0_14\/main_4  macrocell62     2329   3764   7667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data0_12\/main_4
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 7668p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3764
-------------------------------------   ---- 
End-of-path arrival time (ps)           3764
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_4            controlcell13   1435   1435   7668  RISE       1
\visualization_1:latched_data0_12\/main_4  macrocell64     2329   3764   7668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data3_11\/main_4
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 7669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_3          controlcell18   1435   1435   7669  RISE       1
\visualization_1:latched_data3_11\/main_4  macrocell113    2328   3763   7669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data2_3\/main_4
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 7669p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3763
-------------------------------------   ---- 
End-of-path arrival time (ps)           3763
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_3         controlcell15   1435   1435   7669  RISE       1
\visualization_1:latched_data2_3\/main_4  macrocell105    2328   3763   7669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data2_13\/main_4
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 7671p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_5          controlcell16   1435   1435   7671  RISE       1
\visualization_1:latched_data2_13\/main_4  macrocell95     2326   3761   7671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data1_5\/main_0
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 7672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_5         controlcell11   1435   1435   7672  RISE       1
\visualization_1:latched_data1_5\/main_0  macrocell87     2325   3760   7672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data3_13\/main_4
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 7672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_5          controlcell18   1435   1435   7672  RISE       1
\visualization_1:latched_data3_13\/main_4  macrocell111    2325   3760   7672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data1_10\/main_4
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 7672p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_2          controlcell14   1435   1435   7672  RISE       1
\visualization_1:latched_data1_10\/main_4  macrocell82     2325   3760   7672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data3_0\/main_4
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 7673p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3759
-------------------------------------   ---- 
End-of-path arrival time (ps)           3759
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_0         controlcell17   1435   1435   7673  RISE       1
\visualization_1:latched_data3_0\/main_4  macrocell124    2324   3759   7673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data2_12\/main_4
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 7674p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3758
-------------------------------------   ---- 
End-of-path arrival time (ps)           3758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_4          controlcell16   1435   1435   7674  RISE       1
\visualization_1:latched_data2_12\/main_4  macrocell96     2323   3758   7674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data1_3\/main_0
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 7674p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3758
-------------------------------------   ---- 
End-of-path arrival time (ps)           3758
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_3         controlcell11   1435   1435   7674  RISE       1
\visualization_1:latched_data1_3\/main_0  macrocell89     2323   3758   7674  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data3_3\/main_4
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_3         controlcell17   1435   1435   7675  RISE       1
\visualization_1:latched_data3_3\/main_4  macrocell121    2322   3757   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data3_4\/main_4
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 7675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3757
-------------------------------------   ---- 
End-of-path arrival time (ps)           3757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_4         controlcell17   1435   1435   7675  RISE       1
\visualization_1:latched_data3_4\/main_4  macrocell120    2322   3757   7675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data0_8\/main_4
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3756
-------------------------------------   ---- 
End-of-path arrival time (ps)           3756
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_0           controlcell13   1435   1435   7676  RISE       1
\visualization_1:latched_data0_8\/main_4  macrocell68     2321   3756   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data0_9\/main_4
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 7676p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_1           controlcell13   1435   1435   7676  RISE       1
\visualization_1:latched_data0_9\/main_4  macrocell67     2320   3755   7676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data1_13\/main_4
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 7677p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3755
-------------------------------------   ---- 
End-of-path arrival time (ps)           3755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_5          controlcell14   1435   1435   7677  RISE       1
\visualization_1:latched_data1_13\/main_4  macrocell79     2320   3755   7677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data0_5\/main_4
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_5           controlcell12   1435   1435   7679  RISE       1
\visualization_1:latched_data0_5\/main_4  macrocell71     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data2_5\/main_4
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_5         controlcell15   1435   1435   7679  RISE       1
\visualization_1:latched_data2_5\/main_4  macrocell103    2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data1_4\/main_0
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_4         controlcell11   1435   1435   7679  RISE       1
\visualization_1:latched_data1_4\/main_0  macrocell88     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data1_12\/main_4
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_4          controlcell14   1435   1435   7679  RISE       1
\visualization_1:latched_data1_12\/main_4  macrocell80     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data1_1\/main_0
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_1         controlcell11   1435   1435   7679  RISE       1
\visualization_1:latched_data1_1\/main_0  macrocell91     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data1_6\/main_0
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_6         controlcell11   1435   1435   7679  RISE       1
\visualization_1:latched_data1_6\/main_0  macrocell86     2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data3_14\/main_4
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 7679p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3753
-------------------------------------   ---- 
End-of-path arrival time (ps)           3753
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_6          controlcell18   1435   1435   7679  RISE       1
\visualization_1:latched_data3_14\/main_4  macrocell110    2318   3753   7679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_5
Path End       : \visualization_1:latched_data3_5\/main_4
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_5         controlcell17   1435   1435   7680  RISE       1
\visualization_1:latched_data3_5\/main_4  macrocell119    2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data2_10\/main_4
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_2          controlcell16   1435   1435   7680  RISE       1
\visualization_1:latched_data2_10\/main_4  macrocell98     2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data3_9\/main_4
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_1         controlcell18   1435   1435   7680  RISE       1
\visualization_1:latched_data3_9\/main_4  macrocell115    2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_7\/main_4
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 7680p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3752
-------------------------------------   ---- 
End-of-path arrival time (ps)           3752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_7         controlcell15   1435   1435   7680  RISE       1
\visualization_1:latched_data2_7\/main_4  macrocell101    2317   3752   7680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data2_6\/main_4
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3751
-------------------------------------   ---- 
End-of-path arrival time (ps)           3751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_6         controlcell15   1435   1435   7681  RISE       1
\visualization_1:latched_data2_6\/main_4  macrocell102    2316   3751   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data1_0\/main_0
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_0         controlcell11   1435   1435   7681  RISE       1
\visualization_1:latched_data1_0\/main_0  macrocell92     2315   3750   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data2_0\/main_4
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_0         controlcell15   1435   1435   7681  RISE       1
\visualization_1:latched_data2_0\/main_4  macrocell108    2315   3750   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data3_6\/main_4
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 7681p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_6         controlcell17   1435   1435   7681  RISE       1
\visualization_1:latched_data3_6\/main_4  macrocell118    2315   3750   7681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data2_11\/main_4
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3750
-------------------------------------   ---- 
End-of-path arrival time (ps)           3750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_3          controlcell16   1435   1435   7682  RISE       1
\visualization_1:latched_data2_11\/main_4  macrocell97     2315   3750   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data0_7\/main_4
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_7           controlcell12   1435   1435   7682  RISE       1
\visualization_1:latched_data0_7\/main_4  macrocell69     2314   3749   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data1_14\/main_4
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_6          controlcell14   1435   1435   7682  RISE       1
\visualization_1:latched_data1_14\/main_4  macrocell78     2314   3749   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_6
Path End       : \visualization_1:latched_data2_14\/main_4
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 7682p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_6          controlcell16   1435   1435   7682  RISE       1
\visualization_1:latched_data2_14\/main_4  macrocell94     2314   3749   7682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_2:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data2_1\/main_4
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_2:Sync:ctrl_reg\/busclk                              controlcell15       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_2:Sync:ctrl_reg\/control_1         controlcell15   1435   1435   7683  RISE       1
\visualization_1:latched_data2_1\/main_4  macrocell107    2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_1:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data1_7\/main_0
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 7683p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3749
-------------------------------------   ---- 
End-of-path arrival time (ps)           3749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_1:Sync:ctrl_reg\/busclk                              controlcell11       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_1:Sync:ctrl_reg\/control_7         controlcell11   1435   1435   7683  RISE       1
\visualization_1:latched_data1_7\/main_0  macrocell85     2314   3749   7683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_2:Sync:ctrl_reg\/control_7
Path End       : \visualization_1:latched_data2_15\/main_4
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 7685p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_2:Sync:ctrl_reg\/busclk                              controlcell16       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_2:Sync:ctrl_reg\/control_7          controlcell16   1435   1435   7685  RISE       1
\visualization_1:latched_data2_15\/main_4  macrocell93     2312   3747   7685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data3_1\/main_4
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 7686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3746
-------------------------------------   ---- 
End-of-path arrival time (ps)           3746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_1         controlcell17   1435   1435   7686  RISE       1
\visualization_1:latched_data3_1\/main_4  macrocell123    2311   3746   7686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_3
Path End       : \visualization_1:latched_data0_11\/main_4
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 7687p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3745
-------------------------------------   ---- 
End-of-path arrival time (ps)           3745
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_3            controlcell13   1435   1435   7687  RISE       1
\visualization_1:latched_data0_11\/main_4  macrocell65     2310   3745   7687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_4
Path End       : \visualization_1:latched_data3_12\/main_4
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 7688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3744
-------------------------------------   ---- 
End-of-path arrival time (ps)           3744
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_4          controlcell18   1435   1435   7688  RISE       1
\visualization_1:latched_data3_12\/main_4  macrocell112    2309   3744   7688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data3_8\/main_4
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3743
-------------------------------------   ---- 
End-of-path arrival time (ps)           3743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_0         controlcell18   1435   1435   7689  RISE       1
\visualization_1:latched_data3_8\/main_4  macrocell116    2308   3743   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_1:Sync:ctrl_reg\/control_0
Path End       : \visualization_1:latched_data1_8\/main_4
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3743
-------------------------------------   ---- 
End-of-path arrival time (ps)           3743
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_1:Sync:ctrl_reg\/busclk                              controlcell14       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_1:Sync:ctrl_reg\/control_0         controlcell14   1435   1435   7689  RISE       1
\visualization_1:latched_data1_8\/main_4  macrocell84     2308   3743   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data0_2\/main_4
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_2           controlcell12   1435   1435   7689  RISE       1
\visualization_1:latched_data0_2\/main_4  macrocell74     2307   3742   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data0_10\/main_4
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H:Sync:ctrl_reg\/busclk                                controlcell13       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H:Sync:ctrl_reg\/control_2            controlcell13   1435   1435   7689  RISE       1
\visualization_1:latched_data0_10\/main_4  macrocell66     2307   3742   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L_3:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data3_2\/main_4
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 7689p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3742
-------------------------------------   ---- 
End-of-path arrival time (ps)           3742
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L_3:Sync:ctrl_reg\/busclk                              controlcell17       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L_3:Sync:ctrl_reg\/control_2         controlcell17   1435   1435   7689  RISE       1
\visualization_1:latched_data3_2\/main_4  macrocell122    2307   3742   7689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_H_3:Sync:ctrl_reg\/control_2
Path End       : \visualization_1:latched_data3_10\/main_4
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 7693p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3739
-------------------------------------   ---- 
End-of-path arrival time (ps)           3739
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_H_3:Sync:ctrl_reg\/busclk                              controlcell18       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_H_3:Sync:ctrl_reg\/control_2          controlcell18   1435   1435   7693  RISE       1
\visualization_1:latched_data3_10\/main_4  macrocell114    2304   3739   7693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Vis_L:Sync:ctrl_reg\/control_1
Path End       : \visualization_1:latched_data0_1\/main_4
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 7695p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#3 vs. Clock_1:R#2)   13889
- Setup time                                     -2457
----------------------------------------------   ----- 
End-of-path required time (ps)                   11432

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3737
-------------------------------------   ---- 
End-of-path arrival time (ps)           3737
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Vis_L:Sync:ctrl_reg\/busclk                                controlcell12       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\Vis_L:Sync:ctrl_reg\/control_1           controlcell12   1435   1435   7695  RISE       1
\visualization_1:latched_data0_1\/main_4  macrocell75     2302   3737   7695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:StsReg\/clock
Path slack     : 21546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18650
-------------------------------------   ----- 
End-of-path arrival time (ps)           18650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                 macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clk_en  statusicell6   9445  18650  21546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:StsReg\/clock                     statusicell6        0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 21546p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18650
-------------------------------------   ----- 
End-of-path arrival time (ps)           18650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell48       875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell10      5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345   9206  21546  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell11   9445  18650  21546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 21561p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18635
-------------------------------------   ----- 
End-of-path arrival time (ps)           18635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell48       875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell10      5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345   9206  21546  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell10   9430  18635  21561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 23157p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17040
-------------------------------------   ----- 
End-of-path arrival time (ps)           17040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell1  10149  17040  23157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_0\/main_0
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 23512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15698
-------------------------------------   ----- 
End-of-path arrival time (ps)           15698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell54    875    875  23512  RISE       1
\visualization_1:state_0\/main_0  macrocell56  14823  15698  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : Net_3780/main_0
Capture Clock  : Net_3780/clock_0
Path slack     : 23512p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15698
-------------------------------------   ----- 
End-of-path arrival time (ps)           15698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q  macrocell54     875    875  23512  RISE       1
Net_3780/main_0              macrocell125  14823  15698  23512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 24040p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16156
-------------------------------------   ----- 
End-of-path arrival time (ps)           16156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                          macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                     macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell7   6951  16156  24040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 24276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13150
-------------------------------------   ----- 
End-of-path arrival time (ps)           13150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                     macrocell53       875    875  23802  RISE       1
\ConsolePort_1:Net_294\/main_0                                macrocell13      7671   8546  24276  RISE       1
\ConsolePort_1:Net_294\/q                                     macrocell13      2345  10891  24276  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell18   2260  13150  24276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_14\/main_2
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 24354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14856
-------------------------------------   ----- 
End-of-path arrival time (ps)           14856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_14\/main_2  macrocell78  13981  14856  24354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_13\/main_2
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 24354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14856
-------------------------------------   ----- 
End-of-path arrival time (ps)           14856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_13\/main_2  macrocell79  13981  14856  24354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_12\/main_2
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 24354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14856
-------------------------------------   ----- 
End-of-path arrival time (ps)           14856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_12\/main_2  macrocell80  13981  14856  24354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_9\/main_2
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 24354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14856
-------------------------------------   ----- 
End-of-path arrival time (ps)           14856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_9\/main_2  macrocell83  13981  14856  24354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_4\/main_0
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 24396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_4\/main_0  macrocell120  13939  14814  24396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_2\/main_0
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 24396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_2\/main_0  macrocell122  13939  14814  24396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_1\/main_0
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 24396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_1\/main_0  macrocell123  13939  14814  24396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_0\/main_0
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 24396p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14814
-------------------------------------   ----- 
End-of-path arrival time (ps)           14814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_0\/main_0  macrocell124  13939  14814  24396  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:pos_3\/main_4
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 24677p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14533
-------------------------------------   ----- 
End-of-path arrival time (ps)           14533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q       macrocell59    875    875  24677  RISE       1
\visualization_1:pos_3\/main_4  macrocell57  13658  14533  24677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:pos_3\/main_3
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 24766p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14443
-------------------------------------   ----- 
End-of-path arrival time (ps)           14443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q       macrocell58    875    875  24766  RISE       1
\visualization_1:pos_3\/main_3  macrocell57  13568  14443  24766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_3\/main_5
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 24828p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14381
-------------------------------------   ----- 
End-of-path arrival time (ps)           14381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell60    875    875  24828  RISE       1
\visualization_1:pos_3\/main_5  macrocell57  13506  14381  24828  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 24968p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15229
-------------------------------------   ----- 
End-of-path arrival time (ps)           15229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell48       875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell10      5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345   9206  21546  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell16   6023  15229  24968  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell16      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 24969p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15227
-------------------------------------   ----- 
End-of-path arrival time (ps)           15227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell48       875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell10      5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345   9206  21546  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell17   6022  15227  24969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell17      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_15\/main_2
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 25031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14179
-------------------------------------   ----- 
End-of-path arrival time (ps)           14179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_15\/main_2  macrocell77  13304  14179  25031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_10\/main_2
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 25031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14179
-------------------------------------   ----- 
End-of-path arrival time (ps)           14179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_10\/main_2  macrocell82  13304  14179  25031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_8\/main_2
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 25031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14179
-------------------------------------   ----- 
End-of-path arrival time (ps)           14179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_8\/main_2  macrocell84  13304  14179  25031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_15\/main_0
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 25311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_15\/main_0  macrocell109  13024  13899  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_13\/main_0
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 25311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_13\/main_0  macrocell111  13024  13899  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_11\/main_0
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 25311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_11\/main_0  macrocell113  13024  13899  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_9\/main_0
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 25311p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_9\/main_0  macrocell115  13024  13899  25311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:StsReg\/clock
Path slack     : 25514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clk_en  statusicell1   7792  14683  25514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:StsReg\/clock                     statusicell1        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 25514p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6890  23157  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell2   7792  14683  25514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:StsReg\/clock
Path slack     : 25868p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clk_en  statusicell4   7438  14329  25868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:StsReg\/clock                     statusicell4        0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 25868p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6890  23157  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell8   7438  14329  25868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_6\/main_3
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 25982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_6\/main_3  macrocell86  12353  13228  25982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_3\/main_3
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 25982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_3\/main_3  macrocell89  12353  13228  25982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_1\/main_3
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 25982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_1\/main_3  macrocell91  12353  13228  25982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_0\/main_3
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 25982p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13228
-------------------------------------   ----- 
End-of-path arrival time (ps)           13228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_0\/main_3  macrocell92  12353  13228  25982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_2\/main_3
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 26014p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13196
-------------------------------------   ----- 
End-of-path arrival time (ps)           13196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_2\/main_3  macrocell90  12321  13196  26014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 26077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                          macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                     macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clk_en  controlcell6   4914  14120  26077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:StsReg\/clock
Path slack     : 26077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                 macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clk_en  statusicell7   4914  14120  26077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:StsReg\/clock                     statusicell7        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 26077p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14120
-------------------------------------   ----- 
End-of-path arrival time (ps)           14120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell48       875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell10      5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345   9206  21546  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell13   4914  14120  26077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 26078p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14118
-------------------------------------   ----- 
End-of-path arrival time (ps)           14118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                              macrocell48       875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                         macrocell10      5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                              macrocell10      2345   9206  21546  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell12   4913  14118  26078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 26130p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11296
-------------------------------------   ----- 
End-of-path arrival time (ps)           11296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                     macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_294\/main_0                                macrocell6      3670   4545  26130  RISE       1
\ConsolePort_2:Net_294\/q                                     macrocell6      2345   6890  26130  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_2  datapathcell9   4406  11296  26130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_6\/main_0
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 26235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_6\/main_0  macrocell70  12099  12974  26235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_14\/main_0
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 26235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_14\/main_0  macrocell94  12099  12974  26235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_11\/main_0
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 26235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_11\/main_0  macrocell97  12099  12974  26235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_8\/main_0
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 26235p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12974
-------------------------------------   ----- 
End-of-path arrival time (ps)           12974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_8\/main_0  macrocell100  12099  12974  26235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_7\/main_0
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 26245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_7\/main_0  macrocell69  12090  12965  26245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_5\/main_0
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 26245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_5\/main_0  macrocell71  12090  12965  26245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_2\/main_0
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 26245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_2\/main_0  macrocell74  12090  12965  26245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_1\/main_0
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 26245p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12965
-------------------------------------   ----- 
End-of-path arrival time (ps)           12965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_1\/main_0  macrocell75  12090  12965  26245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 26320p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13876
-------------------------------------   ----- 
End-of-path arrival time (ps)           13876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6890  23157  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell1   6986  13876  26320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_3\/main_1
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 26359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12851
-------------------------------------   ----- 
End-of-path arrival time (ps)           12851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell55    875    875  26359  RISE       1
\visualization_1:pos_3\/main_1  macrocell57  11976  12851  26359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_2\/main_1
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 26359p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12851
-------------------------------------   ----- 
End-of-path arrival time (ps)           12851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_2\/main_1  macrocell106  11976  12851  26359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_3\/q
Path End       : \visualization_1:state_1\/main_3
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 26452p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12758
-------------------------------------   ----- 
End-of-path arrival time (ps)           12758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_3\/q         macrocell57    875    875  26452  RISE       1
\visualization_1:state_1\/main_3  macrocell55  11883  12758  26452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_3\/main_0
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 26500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell54    875    875  23512  RISE       1
\visualization_1:pos_3\/main_0  macrocell57  11835  12710  26500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_2\/main_0
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 26500p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12710
-------------------------------------   ----- 
End-of-path arrival time (ps)           12710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_2\/main_0  macrocell106  11835  12710  26500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 26525p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13672
-------------------------------------   ----- 
End-of-path arrival time (ps)           13672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell4   6781  13672  26525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 26525p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13672
-------------------------------------   ----- 
End-of-path arrival time (ps)           13672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6890  23157  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell7   6781  13672  26525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_7\/main_0
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 26830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_7\/main_0  macrocell117  11505  12380  26830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_6\/main_0
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 26830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_6\/main_0  macrocell118  11505  12380  26830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_5\/main_0
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 26830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_5\/main_0  macrocell119  11505  12380  26830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_3\/main_0
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 26830p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12380
-------------------------------------   ----- 
End-of-path arrival time (ps)           12380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_3\/main_0  macrocell121  11505  12380  26830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_11\/main_2
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 27022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_11\/main_2  macrocell81  11313  12188  27022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_7\/main_3
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 27022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_7\/main_3  macrocell85  11313  12188  27022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_5\/main_3
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 27022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_5\/main_3  macrocell87  11313  12188  27022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data1_4\/main_3
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 27022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data1_4\/main_3  macrocell88  11313  12188  27022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 27187p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                          macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1                     macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                          macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clk_en  controlcell9   3804  13009  27187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_61\/q
Path End       : \ConsolePort_1:RegD1:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_1:RegD1:bSR:StsReg\/clock
Path slack     : 27187p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13009
-------------------------------------   ----- 
End-of-path arrival time (ps)           13009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_61\/q                 macrocell48     875    875  21546  RISE       1
\ConsolePort_1:Net_68\/main_1            macrocell10    5986   6861  21546  RISE       1
\ConsolePort_1:Net_68\/q                 macrocell10    2345   9206  21546  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clk_en  statusicell9   3804  13009  27187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:StsReg\/clock                     statusicell9        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_7\/main_1
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 27276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_7\/main_1  macrocell101  11059  11934  27276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_5\/main_1
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 27276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_5\/main_1  macrocell103  11059  11934  27276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_4\/main_1
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 27276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_4\/main_1  macrocell104  11059  11934  27276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_0\/main_1
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 27276p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11934
-------------------------------------   ----- 
End-of-path arrival time (ps)           11934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_0\/main_1  macrocell108  11059  11934  27276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_9\/main_1
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 27298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_9\/main_1  macrocell99  11037  11912  27298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_6\/main_1
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 27298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_6\/main_1  macrocell102  11037  11912  27298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_3\/main_1
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 27298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_3\/main_1  macrocell105  11037  11912  27298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_1\/main_1
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 27298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11912
-------------------------------------   ----- 
End-of-path arrival time (ps)           11912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_1\/main_1  macrocell107  11037  11912  27298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_4\/main_0
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 27301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_4\/main_0  macrocell72  11033  11908  27301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_3\/main_0
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 27301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_3\/main_0  macrocell73  11033  11908  27301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_0\/main_0
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 27301p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11908
-------------------------------------   ----- 
End-of-path arrival time (ps)           11908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_0\/main_0  macrocell76  11033  11908  27301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_4\/main_1
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 27303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_4\/main_1  macrocell72  11031  11906  27303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_3\/main_1
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 27303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_3\/main_1  macrocell73  11031  11906  27303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_0\/main_1
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 27303p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_0\/main_1  macrocell76  11031  11906  27303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_9\/main_0
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 27320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_9\/main_0  macrocell99  11015  11890  27320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_6\/main_0
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 27320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_6\/main_0  macrocell102  11015  11890  27320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_3\/main_0
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 27320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_3\/main_0  macrocell105  11015  11890  27320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_1\/main_0
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 27320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11890
-------------------------------------   ----- 
End-of-path arrival time (ps)           11890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_1\/main_0  macrocell107  11015  11890  27320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_7\/main_0
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 27329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_7\/main_0  macrocell101  11006  11881  27329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_5\/main_0
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 27329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_5\/main_0  macrocell103  11006  11881  27329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_4\/main_0
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 27329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_4\/main_0  macrocell104  11006  11881  27329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_0\/main_0
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 27329p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data2_0\/main_0  macrocell108  11006  11881  27329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_15\/main_2
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 27561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11649
-------------------------------------   ----- 
End-of-path arrival time (ps)           11649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_15\/main_2  macrocell61  10774  11649  27561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_14\/main_2
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 27561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11649
-------------------------------------   ----- 
End-of-path arrival time (ps)           11649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_14\/main_2  macrocell62  10774  11649  27561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_11\/main_2
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 27561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11649
-------------------------------------   ----- 
End-of-path arrival time (ps)           11649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_11\/main_2  macrocell65  10774  11649  27561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_10\/main_2
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 27561p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11649
-------------------------------------   ----- 
End-of-path arrival time (ps)           11649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_10\/main_2  macrocell66  10774  11649  27561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_13\/main_2
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 27580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_13\/main_2  macrocell63  10754  11629  27580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_12\/main_2
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 27580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_12\/main_2  macrocell64  10754  11629  27580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_9\/main_2
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 27580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_9\/main_2  macrocell67  10754  11629  27580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_8\/main_2
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 27580p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11629
-------------------------------------   ----- 
End-of-path arrival time (ps)           11629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_8\/main_2  macrocell68  10754  11629  27580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_14\/main_0
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 27765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_14\/main_0  macrocell110  10570  11445  27765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_12\/main_0
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 27765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_12\/main_0  macrocell112  10570  11445  27765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_10\/main_0
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 27765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_10\/main_0  macrocell114  10570  11445  27765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data3_8\/main_0
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 27765p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54     875    875  23512  RISE       1
\visualization_1:latched_data3_8\/main_0  macrocell116  10570  11445  27765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_3\/main_2
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 27896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11314
-------------------------------------   ----- 
End-of-path arrival time (ps)           11314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell56    875    875  24354  RISE       1
\visualization_1:pos_3\/main_2  macrocell57  10439  11314  27896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_2\/main_2
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 27896p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11314
-------------------------------------   ----- 
End-of-path arrival time (ps)           11314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_2\/main_2  macrocell106  10439  11314  27896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_7\/main_1
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 28199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_7\/main_1  macrocell69  10135  11010  28199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_5\/main_1
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 28199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_5\/main_1  macrocell71  10135  11010  28199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_2\/main_1
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 28199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_2\/main_1  macrocell74  10135  11010  28199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_1\/main_1
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 28199p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11010
-------------------------------------   ----- 
End-of-path arrival time (ps)           11010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_1\/main_1  macrocell75  10135  11010  28199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_6\/main_1
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 28215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_6\/main_1  macrocell70  10120  10995  28215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_14\/main_1
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 28215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_14\/main_1  macrocell94  10120  10995  28215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_11\/main_1
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 28215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_11\/main_1  macrocell97  10120  10995  28215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_8\/main_1
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 28215p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data2_8\/main_1  macrocell100  10120  10995  28215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_15\/main_1
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 28353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_15\/main_1  macrocell93   9981  10856  28353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_13\/main_1
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 28353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_13\/main_1  macrocell95   9981  10856  28353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_12\/main_1
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 28353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_12\/main_1  macrocell96   9981  10856  28353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data2_10\/main_1
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 28353p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10856
-------------------------------------   ----- 
End-of-path arrival time (ps)           10856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data2_10\/main_1  macrocell98   9981  10856  28353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_15\/main_0
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_15\/main_0  macrocell93   9650  10525  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_13\/main_0
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_13\/main_0  macrocell95   9650  10525  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_12\/main_0
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_12\/main_0  macrocell96   9650  10525  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data2_10\/main_0
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 28685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data2_10\/main_0  macrocell98   9650  10525  28685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_6\/main_2
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 28709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_6\/main_2  macrocell86   9625  10500  28709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_3\/main_2
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 28709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_3\/main_2  macrocell89   9625  10500  28709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_1\/main_2
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 28709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_1\/main_2  macrocell91   9625  10500  28709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_0\/main_2
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 28709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10500
-------------------------------------   ----- 
End-of-path arrival time (ps)           10500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_0\/main_2  macrocell92   9625  10500  28709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_2\/main_2
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 28728p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10481
-------------------------------------   ----- 
End-of-path arrival time (ps)           10481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_2\/main_2  macrocell90   9606  10481  28728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 28733p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8724
-------------------------------------   ---- 
End-of-path arrival time (ps)           8724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  28733  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell10   7877   8724  28733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell10      0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 28737p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell6        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell6      847    847  28733  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell11   7873   8720  28737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_7\/main_2
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 28813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_7\/main_2  macrocell101   9522  10397  28813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_5\/main_2
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 28813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_5\/main_2  macrocell103   9522  10397  28813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_4\/main_2
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 28813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_4\/main_2  macrocell104   9522  10397  28813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_0\/main_2
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 28813p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10397
-------------------------------------   ----- 
End-of-path arrival time (ps)           10397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_0\/main_2  macrocell108   9522  10397  28813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_4\/main_2
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 28824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_4\/main_2  macrocell72   9510  10385  28824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_3\/main_2
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 28824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_3\/main_2  macrocell73   9510  10385  28824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_0\/main_2
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 28824p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10385
-------------------------------------   ----- 
End-of-path arrival time (ps)           10385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_0\/main_2  macrocell76   9510  10385  28824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_9\/main_2
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 28833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10376
-------------------------------------   ----- 
End-of-path arrival time (ps)           10376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_9\/main_2  macrocell99   9501  10376  28833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_6\/main_2
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 28833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10376
-------------------------------------   ----- 
End-of-path arrival time (ps)           10376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_6\/main_2  macrocell102   9501  10376  28833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_3\/main_2
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 28833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10376
-------------------------------------   ----- 
End-of-path arrival time (ps)           10376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_3\/main_2  macrocell105   9501  10376  28833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_1\/main_2
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 28833p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10376
-------------------------------------   ----- 
End-of-path arrival time (ps)           10376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_1\/main_2  macrocell107   9501  10376  28833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:state_1\/main_0
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 29009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q       macrocell54    875    875  23512  RISE       1
\visualization_1:state_1\/main_0  macrocell55   9326  10201  29009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_2\/main_0
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 29009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell54    875    875  23512  RISE       1
\visualization_1:pos_2\/main_0  macrocell58   9326  10201  29009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_1\/main_0
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 29009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell54    875    875  23512  RISE       1
\visualization_1:pos_1\/main_0  macrocell59   9326  10201  29009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:pos_0\/main_0
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 29009p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10201
-------------------------------------   ----- 
End-of-path arrival time (ps)           10201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q     macrocell54    875    875  23512  RISE       1
\visualization_1:pos_0\/main_0  macrocell60   9326  10201  29009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 29035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6890  23157  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clk_en  datapathcell3   4271  11162  29035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29205p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9502
-------------------------------------   ---- 
End-of-path arrival time (ps)           9502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell46       875    875  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   5037   5912  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   3590   9502  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0   9502  29205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_14\/main_1
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 29270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_14\/main_1  macrocell110   9064   9939  29270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_12\/main_1
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 29270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_12\/main_1  macrocell112   9064   9939  29270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_10\/main_1
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 29270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_10\/main_1  macrocell114   9064   9939  29270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_8\/main_1
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 29270p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9939
-------------------------------------   ---- 
End-of-path arrival time (ps)           9939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_8\/main_1  macrocell116   9064   9939  29270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29282p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2960
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             38707

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9425
-------------------------------------   ---- 
End-of-path arrival time (ps)           9425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell33      875    875  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   4960   5835  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   3590   9425  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0   9425  29282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29283p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12034
-------------------------------------   ----- 
End-of-path arrival time (ps)           12034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  29283  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/main_1        macrocell7      4406   6006  29283  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:status_tc\/q             macrocell7      2345   8351  29283  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell5    3683  12034  29283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_15\/main_1
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 29288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9922
-------------------------------------   ---- 
End-of-path arrival time (ps)           9922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_15\/main_1  macrocell109   9047   9922  29288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_13\/main_1
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 29288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9922
-------------------------------------   ---- 
End-of-path arrival time (ps)           9922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_13\/main_1  macrocell111   9047   9922  29288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_11\/main_1
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 29288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9922
-------------------------------------   ---- 
End-of-path arrival time (ps)           9922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_11\/main_1  macrocell113   9047   9922  29288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_9\/main_1
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 29288p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9922
-------------------------------------   ---- 
End-of-path arrival time (ps)           9922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_9\/main_1  macrocell115   9047   9922  29288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_15\/main_1
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 29300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_15\/main_1  macrocell77   9034   9909  29300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_10\/main_1
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 29300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_10\/main_1  macrocell82   9034   9909  29300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_8\/main_1
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 29300p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9909
-------------------------------------   ---- 
End-of-path arrival time (ps)           9909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_8\/main_1  macrocell84   9034   9909  29300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_14\/main_1
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 29321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_14\/main_1  macrocell78   9014   9889  29321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_13\/main_1
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 29321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_13\/main_1  macrocell79   9014   9889  29321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_12\/main_1
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 29321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_12\/main_1  macrocell80   9014   9889  29321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_9\/main_1
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 29321p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_9\/main_1  macrocell83   9014   9889  29321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_15\/main_0
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 29466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_15\/main_0  macrocell61   8869   9744  29466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_14\/main_0
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 29466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_14\/main_0  macrocell62   8869   9744  29466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_11\/main_0
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 29466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_11\/main_0  macrocell65   8869   9744  29466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_10\/main_0
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 29466p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9744
-------------------------------------   ---- 
End-of-path arrival time (ps)           9744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_10\/main_0  macrocell66   8869   9744  29466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_7\/main_2
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 29536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_7\/main_2  macrocell69   8798   9673  29536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_5\/main_2
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 29536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_5\/main_2  macrocell71   8798   9673  29536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_2\/main_2
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 29536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_2\/main_2  macrocell74   8798   9673  29536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_1\/main_2
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 29536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9673
-------------------------------------   ---- 
End-of-path arrival time (ps)           9673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_1\/main_2  macrocell75   8798   9673  29536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 29543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11774
-------------------------------------   ----- 
End-of-path arrival time (ps)           11774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/main_1         macrocell5      2967   5417  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:status_tc\/q              macrocell5      2345   7762  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    4012  11774  29543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock
Path slack     : 29692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                         macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                     macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                          macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clk_en  controlcell2   3614  10505  29692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:StsReg\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:StsReg\/clock
Path slack     : 29692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                macrocell40     875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0            macrocell3     3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                 macrocell3     2345   6890  23157  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clk_en  statusicell2   3614  10505  29692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:StsReg\/clock                     statusicell2        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 29692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -1470
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10505
-------------------------------------   ----- 
End-of-path arrival time (ps)           10505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                             macrocell40      875    875  23157  RISE       1
\ConsolePort_2:Net_68\/main_0                         macrocell3      3670   4545  23157  RISE       1
\ConsolePort_2:Net_68\/q                              macrocell3      2345   6890  23157  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clk_en  datapathcell4   3614  10505  29692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_0\/clk_en
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 29711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:state_0\/clk_en    macrocell56   9776  10486  29711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : Net_3780/clk_en
Capture Clock  : Net_3780/clock_0
Path slack     : 29711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10486
-------------------------------------   ----- 
End-of-path arrival time (ps)           10486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell        710    710  29711  RISE       1
Net_3780/clk_en                     macrocell125   9776  10486  29711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_13\/main_1
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 29735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_13\/main_1  macrocell63   8599   9474  29735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_12\/main_1
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 29735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_12\/main_1  macrocell64   8599   9474  29735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_9\/main_1
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 29735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_9\/main_1  macrocell67   8599   9474  29735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_8\/main_1
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 29735p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9474
-------------------------------------   ---- 
End-of-path arrival time (ps)           9474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_8\/main_1  macrocell68   8599   9474  29735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_13\/main_0
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 30000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_13\/main_0  macrocell63   8334   9209  30000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_12\/main_0
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 30000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_12\/main_0  macrocell64   8334   9209  30000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_9\/main_0
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 30000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_9\/main_0  macrocell67   8334   9209  30000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data0_8\/main_0
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 30000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9209
-------------------------------------   ---- 
End-of-path arrival time (ps)           9209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data0_8\/main_0  macrocell68   8334   9209  30000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:state_1\/main_2
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 30005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q       macrocell56    875    875  24354  RISE       1
\visualization_1:state_1\/main_2  macrocell55   8329   9204  30005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_2\/main_2
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 30005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell56    875    875  24354  RISE       1
\visualization_1:pos_2\/main_2  macrocell58   8329   9204  30005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_1\/main_2
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 30005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell56    875    875  24354  RISE       1
\visualization_1:pos_1\/main_2  macrocell59   8329   9204  30005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:pos_0\/main_2
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 30005p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9204
-------------------------------------   ---- 
End-of-path arrival time (ps)           9204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q     macrocell56    875    875  24354  RISE       1
\visualization_1:pos_0\/main_2  macrocell60   8329   9204  30005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_15\/main_2
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 30055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_15\/main_2  macrocell93   8280   9155  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_13\/main_2
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 30055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_13\/main_2  macrocell95   8280   9155  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_12\/main_2
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 30055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_12\/main_2  macrocell96   8280   9155  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_10\/main_2
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 30055p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9155
-------------------------------------   ---- 
End-of-path arrival time (ps)           9155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_10\/main_2  macrocell98   8280   9155  30055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data0_6\/main_2
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 30074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data0_6\/main_2  macrocell70   8261   9136  30074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_14\/main_2
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 30074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_14\/main_2  macrocell94   8261   9136  30074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_11\/main_2
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 30074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56    875    875  24354  RISE       1
\visualization_1:latched_data2_11\/main_2  macrocell97   8261   9136  30074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data2_8\/main_2
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 30074p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9136
-------------------------------------   ---- 
End-of-path arrival time (ps)           9136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data2_8\/main_2  macrocell100   8261   9136  30074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_4\/main_1
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9020
-------------------------------------   ---- 
End-of-path arrival time (ps)           9020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_4\/main_1  macrocell120   8145   9020  30189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_2\/main_1
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9020
-------------------------------------   ---- 
End-of-path arrival time (ps)           9020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_2\/main_1  macrocell122   8145   9020  30189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_1\/main_1
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9020
-------------------------------------   ---- 
End-of-path arrival time (ps)           9020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_1\/main_1  macrocell123   8145   9020  30189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_0\/main_1
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 30189p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9020
-------------------------------------   ---- 
End-of-path arrival time (ps)           9020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_0\/main_1  macrocell124   8145   9020  30189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_7\/main_1
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 30205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_7\/main_1  macrocell117   8129   9004  30205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_6\/main_1
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 30205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_6\/main_1  macrocell118   8129   9004  30205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_5\/main_1
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 30205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_5\/main_1  macrocell119   8129   9004  30205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data3_3\/main_1
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 30205p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9004
-------------------------------------   ---- 
End-of-path arrival time (ps)           9004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55     875    875  26359  RISE       1
\visualization_1:latched_data3_3\/main_1  macrocell121   8129   9004  30205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_3\/q
Path End       : \visualization_1:state_0\/main_3
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 30312p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8897
-------------------------------------   ---- 
End-of-path arrival time (ps)           8897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_3\/q         macrocell57    875    875  26452  RISE       1
\visualization_1:state_0\/main_3  macrocell56   8022   8897  30312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_11\/main_1
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 30388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_11\/main_1  macrocell81   7946   8821  30388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_7\/main_2
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 30388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_7\/main_2  macrocell85   7946   8821  30388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_5\/main_2
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 30388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_5\/main_2  macrocell87   7946   8821  30388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data1_4\/main_2
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 30388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8821
-------------------------------------   ---- 
End-of-path arrival time (ps)           8821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q               macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data1_4\/main_2  macrocell88   7946   8821  30388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:state_0\/main_4
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 30435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8775
-------------------------------------   ---- 
End-of-path arrival time (ps)           8775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q         macrocell58    875    875  24766  RISE       1
\visualization_1:state_0\/main_4  macrocell56   7900   8775  30435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_4\/clk_en
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 30456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_4\/clk_en  macrocell72   9030   9740  30456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_3\/clk_en
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 30456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_3\/clk_en  macrocell73   9030   9740  30456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_0\/clk_en
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 30456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9740
-------------------------------------   ---- 
End-of-path arrival time (ps)           9740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_0\/clk_en  macrocell76   9030   9740  30456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:state_0\/main_6
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 30465p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8745
-------------------------------------   ---- 
End-of-path arrival time (ps)           8745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q         macrocell60    875    875  24828  RISE       1
\visualization_1:state_0\/main_6  macrocell56   7870   8745  30465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_14\/q
Path End       : \visualization_1:latched_data0_14\/main_3
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_14\/q       macrocell62    875    875  30506  RISE       1
\visualization_1:latched_data0_14\/main_3  macrocell62   7829   8704  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_3\/clk_en
Capture Clock  : \visualization_1:pos_3\/clock_0
Path slack     : 30522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:pos_3\/clk_en      macrocell57   8965   9675  30522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_3\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_2\/clk_en
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 30522p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9675
-------------------------------------   ---- 
End-of-path arrival time (ps)           9675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_2\/clk_en  macrocell106   8965   9675  30522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 30568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  30568  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell2   6042   6889  30568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_7\/clk_en
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_7\/clk_en  macrocell117   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_6\/clk_en
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_6\/clk_en  macrocell118   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_5\/clk_en
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_5\/clk_en  macrocell119   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_4\/clk_en
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_4\/clk_en  macrocell120   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_3\/clk_en
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_3\/clk_en  macrocell121   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_2\/clk_en
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_2\/clk_en  macrocell122   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_1\/clk_en
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_1\/clk_en  macrocell123   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_0\/clk_en
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9610
-------------------------------------   ---- 
End-of-path arrival time (ps)           9610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_0\/clk_en  macrocell124   8900   9610  30586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 30664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell53    875    875  23802  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell49   7671   8546  30664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 30664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8546
-------------------------------------   ---- 
End-of-path arrival time (ps)           8546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell53    875    875  23802  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell50   7671   8546  30664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_14\/main_0
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 30727p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_14\/main_0  macrocell78   7608   8483  30727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_13\/main_0
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 30727p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_13\/main_0  macrocell79   7608   8483  30727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_12\/main_0
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 30727p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_12\/main_0  macrocell80   7608   8483  30727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_9\/main_0
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 30727p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_9\/main_0  macrocell83   7608   8483  30727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out            synccell       710    710  30935  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell52   7565   8275  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell52         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_1:Net_288\/main_0
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 30935p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8275
-------------------------------------   ---- 
End-of-path arrival time (ps)           8275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockSync:genblk1[0]:INST\/out  synccell       710    710  30935  RISE       1
\ConsolePort_1:Net_288\/main_0                 macrocell53   7565   8275  30935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 30941p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10375
-------------------------------------   ----- 
End-of-path arrival time (ps)           10375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/main_1         macrocell12      3257   5707  30941  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:status_tc\/q              macrocell12      2345   8052  30941  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2323  10375  30941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 30953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6474
-------------------------------------   ---- 
End-of-path arrival time (ps)           6474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell46       875    875  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell15   5599   6474  30953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:state_0\/main_1
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 30954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q       macrocell55    875    875  26359  RISE       1
\visualization_1:state_0\/main_1  macrocell56   7381   8256  30954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : Net_3780/main_1
Capture Clock  : Net_3780/clock_0
Path slack     : 30954p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8256
-------------------------------------   ---- 
End-of-path arrival time (ps)           8256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q  macrocell55     875    875  26359  RISE       1
Net_3780/main_1              macrocell125   7381   8256  30954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_15\/main_0
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 31126p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_15\/main_0  macrocell77   7209   8084  31126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_10\/main_0
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 31126p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_10\/main_0  macrocell82   7209   8084  31126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_8\/main_0
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 31126p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_8\/main_0  macrocell84   7209   8084  31126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_14\/main_2
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 31142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_14\/main_2  macrocell110   7193   8068  31142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_12\/main_2
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 31142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_12\/main_2  macrocell112   7193   8068  31142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_10\/main_2
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 31142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_10\/main_2  macrocell114   7193   8068  31142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_8\/main_2
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 31142p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8068
-------------------------------------   ---- 
End-of-path arrival time (ps)           8068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_8\/main_2  macrocell116   7193   8068  31142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_15\/main_2
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 31186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_15\/main_2  macrocell109   7149   8024  31186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_13\/main_2
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 31186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_13\/main_2  macrocell111   7149   8024  31186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_11\/main_2
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 31186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q                macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_11\/main_2  macrocell113   7149   8024  31186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_9\/main_2
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 31186p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8024
-------------------------------------   ---- 
End-of-path arrival time (ps)           8024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_9\/main_2  macrocell115   7149   8024  31186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:state_0\/main_5
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 31198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8011
-------------------------------------   ---- 
End-of-path arrival time (ps)           8011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q         macrocell59    875    875  24677  RISE       1
\visualization_1:state_0\/main_5  macrocell56   7136   8011  31198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_15\/main_1
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_15\/main_1  macrocell61   6948   7823  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_14\/main_1
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_14\/main_1  macrocell62   6948   7823  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_11\/main_1
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_11\/main_1  macrocell65   6948   7823  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:latched_data0_10\/main_1
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 31386p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7823
-------------------------------------   ---- 
End-of-path arrival time (ps)           7823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q                macrocell55    875    875  26359  RISE       1
\visualization_1:latched_data0_10\/main_1  macrocell66   6948   7823  31386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_4\/main_2
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 31388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_4\/main_2  macrocell120   6947   7822  31388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_2\/main_2
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 31388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_2\/main_2  macrocell122   6947   7822  31388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_1\/main_2
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 31388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_1\/main_2  macrocell123   6947   7822  31388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_0\/main_2
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 31388p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7822
-------------------------------------   ---- 
End-of-path arrival time (ps)           7822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_0\/main_2  macrocell124   6947   7822  31388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_9\/clk_en
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_9\/clk_en  macrocell99   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_7\/clk_en
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_7\/clk_en  macrocell101   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_6\/clk_en
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_6\/clk_en  macrocell102   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_5\/clk_en
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_5\/clk_en  macrocell103   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_4\/clk_en
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_4\/clk_en  macrocell104   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_3\/clk_en
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_3\/clk_en  macrocell105   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_1\/clk_en
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_1\/clk_en  macrocell107   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_0\/clk_en
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 31450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_0\/clk_en  macrocell108   8037   8747  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31450p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:SyncCtl:CtrlReg\/control_0      controlcell1     847    847  30568  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell1   5159   6006  31450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 31455p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6001
-------------------------------------   ---- 
End-of-path arrival time (ps)           6001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  31455  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell12   5154   6001  31455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_15\/clk_en
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_15\/clk_en  macrocell109   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_14\/clk_en
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_14\/clk_en  macrocell110   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_13\/clk_en
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_13\/clk_en  macrocell111   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_12\/clk_en
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_12\/clk_en  macrocell112   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_11\/clk_en
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_11\/clk_en  macrocell113   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_10\/clk_en
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_10\/clk_en  macrocell114   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_9\/clk_en
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_9\/clk_en  macrocell115   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data3_8\/clk_en
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 31492p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8704
-------------------------------------   ---- 
End-of-path arrival time (ps)           8704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data3_8\/clk_en  macrocell116   7994   8704  31492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5912
-------------------------------------   ---- 
End-of-path arrival time (ps)           5912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
Net_3417/q                                                   macrocell46       875    875  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell14   5037   5912  31515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31592p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell33      875    875  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell5   4960   5835  31592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_11\/main_0
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 31622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q                macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_11\/main_0  macrocell81   6712   7587  31622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_7\/main_1
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 31622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_7\/main_1  macrocell85   6712   7587  31622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_5\/main_1
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 31622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_5\/main_1  macrocell87   6712   7587  31622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_4\/main_1
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 31622p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7587
-------------------------------------   ---- 
End-of-path arrival time (ps)           7587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_4\/main_1  macrocell88   6712   7587  31622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 31665p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q            macrocell36      875    875  31665  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell9   4887   5762  31665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 31714p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5713
-------------------------------------   ---- 
End-of-path arrival time (ps)           5713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   3263   5713  31714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 31728p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5699
-------------------------------------   ---- 
End-of-path arrival time (ps)           5699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    530    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   1920   2450  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   3249   5699  31728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_5\/q
Path End       : \visualization_1:latched_data1_5\/main_4
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 31771p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_5\/q       macrocell87    875    875  31771  RISE       1
\visualization_1:latched_data1_5\/main_4  macrocell87   6564   7439  31771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 32013p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5444
-------------------------------------   ---- 
End-of-path arrival time (ps)           5444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell7        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell7      847    847  31455  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell13   4597   5444  32013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 32015p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5412
-------------------------------------   ---- 
End-of-path arrival time (ps)           5412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2962   5412  32015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_6\/main_1
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_6\/main_1  macrocell86   6210   7085  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_3\/main_1
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_3\/main_1  macrocell89   6210   7085  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_1\/main_1
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_1\/main_1  macrocell91   6210   7085  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_0\/main_1
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7085
-------------------------------------   ---- 
End-of-path arrival time (ps)           7085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_0\/main_1  macrocell92   6210   7085  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32129p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                                -350
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41317

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9188
-------------------------------------   ---- 
End-of-path arrival time (ps)           9188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32129  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/main_1        macrocell14      2979   4579  32129  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:status_tc\/q             macrocell14      2345   6924  32129  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/status_0  statusicell10    2263   9188  32129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_2\/q
Path End       : \visualization_1:latched_data1_2\/main_1
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 32139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_2\/q               macrocell54    875    875  23512  RISE       1
\visualization_1:latched_data1_2\/main_1  macrocell90   6195   7070  32139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 32145p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    530    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   1920   2450  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   2831   5281  32145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 32207p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9460
-------------------------------------   ---- 
End-of-path arrival time (ps)           9460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q                                macrocell53      875    875  23802  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell10   8585   9460  32207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell10       0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_7\/clk_en
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 32338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_7\/clk_en  macrocell69   7149   7859  32338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_5\/clk_en
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 32338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_5\/clk_en  macrocell71   7149   7859  32338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_2\/clk_en
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 32338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_2\/clk_en  macrocell74   7149   7859  32338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_1\/clk_en
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 32338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7859
-------------------------------------   ---- 
End-of-path arrival time (ps)           7859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_1\/clk_en  macrocell75   7149   7859  32338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_6\/clk_en
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_6\/clk_en  macrocell70   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_15\/clk_en
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_15\/clk_en  macrocell93   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_14\/clk_en
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_14\/clk_en  macrocell94   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_13\/clk_en
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_13\/clk_en  macrocell95   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_12\/clk_en
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_12\/clk_en  macrocell96   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_11\/clk_en
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_11\/clk_en  macrocell97   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_10\/clk_en
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data2_10\/clk_en  macrocell98   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data2_8\/clk_en
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 32377p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell        710    710  29711  RISE       1
\visualization_1:latched_data2_8\/clk_en  macrocell100   7109   7819  32377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 32428p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4999
-------------------------------------   ---- 
End-of-path arrival time (ps)           4999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_3493/q                                                   macrocell33      875    875  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell6   4124   4999  32428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 32764p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4692
-------------------------------------   ---- 
End-of-path arrival time (ps)           4692
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9      847    847  32764  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell17   3845   4692  32764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell17      0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 32769p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4688
-------------------------------------   ---- 
End-of-path arrival time (ps)           4688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell9        0      0  RISE       1

Data path
pin name                                                 model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell9      847    847  32764  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell16   3841   4688  32769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell16      0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 32979p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell18   1600   1600  32129  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell18   2847   4447  32979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:Net_61\/main_1
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  29283  RISE       1
\ConsolePort_2:Net_61\/main_1                               macrocell35     4406   6006  33204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  29283  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_4     macrocell36     4406   6006  33204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33204p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6006
-------------------------------------   ---- 
End-of-path arrival time (ps)           6006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell9   1600   1600  29283  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_3     macrocell37     4406   6006  33204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_1\/clk_en
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 33226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:state_1\/clk_en    macrocell55   6261   6971  33226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_2\/clk_en
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 33226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:pos_2\/clk_en      macrocell58   6261   6971  33226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_1\/clk_en
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 33226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:pos_1\/clk_en      macrocell59   6261   6971  33226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:pos_0\/clk_en
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 33226p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:pos_0\/clk_en      macrocell60   6261   6971  33226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33380p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell33    875    875  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_4  macrocell29   4954   5829  33380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33380p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5829
-------------------------------------   ---- 
End-of-path arrival time (ps)           5829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell33    875    875  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_3  macrocell30   4954   5829  33380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : Net_3493/main_1
Capture Clock  : Net_3493/clock_0
Path slack     : 33416p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5794
-------------------------------------   ---- 
End-of-path arrival time (ps)           5794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3493/q       macrocell33    875    875  29282  RISE       1
Net_3493/main_1  macrocell33   4919   5794  33416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_14\/clk_en
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_14\/clk_en  macrocell78   6044   6754  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_13\/clk_en
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_13\/clk_en  macrocell79   6044   6754  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_12\/clk_en
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_12\/clk_en  macrocell80   6044   6754  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_9\/clk_en
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 33442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_9\/clk_en  macrocell83   6044   6754  33442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_15\/clk_en
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_15\/clk_en  macrocell77   6040   6750  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_10\/clk_en
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_10\/clk_en  macrocell82   6040   6750  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_8\/clk_en
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 33447p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6750
-------------------------------------   ---- 
End-of-path arrival time (ps)           6750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_8\/clk_en  macrocell84   6040   6750  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 33447p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3980
-------------------------------------   ---- 
End-of-path arrival time (ps)           3980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell42       875    875  31137  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   3105   3980  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell15      0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 33447p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3979
-------------------------------------   ---- 
End-of-path arrival time (ps)           3979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                                     model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q             macrocell42       875    875  31137  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   3104   3979  33447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33481p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_4      macrocell42      3279   5729  33481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33481p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5729
-------------------------------------   ---- 
End-of-path arrival time (ps)           5729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell14      0      0  RISE       1

Data path
pin name                                                   model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    530    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    530  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   1920   2450  29404  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_3      macrocell43      3279   5729  33481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 33533p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell9   1600   1600  29283  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell9   2294   3894  33533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell9       0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_10\/q
Path End       : \visualization_1:latched_data1_10\/main_3
Capture Clock  : \visualization_1:latched_data1_10\/clock_0
Path slack     : 33663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5546
-------------------------------------   ---- 
End-of-path arrival time (ps)           5546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_10\/q       macrocell82    875    875  33663  RISE       1
\visualization_1:latched_data1_10\/main_3  macrocell82   4671   5546  33663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_10\/clock_0                 macrocell82         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_7\/main_2
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 33684p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_7\/main_2  macrocell117   4651   5526  33684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_6\/main_2
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 33684p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_6\/main_2  macrocell118   4651   5526  33684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_5\/main_2
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 33684p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_5\/main_2  macrocell119   4651   5526  33684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:latched_data3_3\/main_2
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 33684p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5526
-------------------------------------   ---- 
End-of-path arrival time (ps)           5526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q               macrocell56     875    875  24354  RISE       1
\visualization_1:latched_data3_3\/main_2  macrocell121   4651   5526  33684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 33715p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3711
-------------------------------------   ---- 
End-of-path arrival time (ps)           3711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell29      875    875  31405  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell5   2836   3711  33715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 33718p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3709
-------------------------------------   ---- 
End-of-path arrival time (ps)           3709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q             macrocell29      875    875  31405  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell6   2834   3709  33718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/clock    datapathcell6       0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33743p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell46    875    875  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_0  macrocell42   4592   5467  33743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33743p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell46    875    875  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_0  macrocell43   4592   5467  33743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : Net_3417/main_1
Capture Clock  : Net_3417/clock_0
Path slack     : 33743p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5467
-------------------------------------   ---- 
End-of-path arrival time (ps)           5467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_3417/q       macrocell46    875    875  29205  RISE       1
Net_3417/main_1  macrocell46   4592   5467  33743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_3      macrocell29     2967   5417  33793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 33793p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5417
-------------------------------------   ---- 
End-of-path arrival time (ps)           5417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/clock    datapathcell5       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    530    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    530  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   1920   2450  29543  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_2      macrocell30     2967   5417  33793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33816p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3641
-------------------------------------   ---- 
End-of-path arrival time (ps)           3641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2     847    847  33816  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell3   2794   3641  33816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3631
-------------------------------------   ---- 
End-of-path arrival time (ps)           3631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     847    847  33826  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell8   2784   3631  33826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 33841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3615
-------------------------------------   ---- 
End-of-path arrival time (ps)           3615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:SyncCtl:CtrlReg\/control_0      controlcell2     847    847  33816  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/cs_addr_2  datapathcell4   2768   3615  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock
Path slack     : 33841p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -4210
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37457

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3615
-------------------------------------   ---- 
End-of-path arrival time (ps)           3615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:SyncCtl:CtrlReg\/control_0      controlcell4     847    847  33826  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/cs_addr_2  datapathcell7   2768   3615  33841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_4\/q
Path End       : \visualization_1:latched_data1_4\/main_4
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 33909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5300
-------------------------------------   ---- 
End-of-path arrival time (ps)           5300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_4\/q       macrocell88    875    875  33909  RISE       1
\visualization_1:latched_data1_4\/main_4  macrocell88   4425   5300  33909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_4\/q
Path End       : \visualization_1:latched_data3_4\/main_3
Capture Clock  : \visualization_1:latched_data3_4\/clock_0
Path slack     : 33911p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_4\/q       macrocell120    875    875  33911  RISE       1
\visualization_1:latched_data3_4\/main_3  macrocell120   4424   5299  33911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_4\/clock_0                  macrocell120        0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_2\/q
Path End       : \visualization_1:latched_data3_2\/main_3
Capture Clock  : \visualization_1:latched_data3_2\/clock_0
Path slack     : 33959p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_2\/q       macrocell122    875    875  33959  RISE       1
\visualization_1:latched_data3_2\/main_3  macrocell122   4375   5250  33959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_2\/clock_0                  macrocell122        0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 34006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -4240
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             37427

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3421
-------------------------------------   ---- 
End-of-path arrival time (ps)           3421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1

Data path
pin name                                                      model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q            macrocell49       875    875  34006  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/cs_addr_1  datapathcell18   2546   3421  34006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_1\/q
Path End       : \visualization_1:latched_data3_1\/main_3
Capture Clock  : \visualization_1:latched_data3_1\/clock_0
Path slack     : 34099p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_1\/q       macrocell123    875    875  34099  RISE       1
\visualization_1:latched_data3_1\/main_3  macrocell123   4235   5110  34099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_1\/clock_0                  macrocell123        0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:state_1\/main_1
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 34320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q       macrocell55    875    875  26359  RISE       1
\visualization_1:state_1\/main_1  macrocell55   4014   4889  34320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_2\/main_1
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 34320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell55    875    875  26359  RISE       1
\visualization_1:pos_2\/main_1  macrocell58   4014   4889  34320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_1\/main_1
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 34320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell55    875    875  26359  RISE       1
\visualization_1:pos_1\/main_1  macrocell59   4014   4889  34320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_1\/q
Path End       : \visualization_1:pos_0\/main_1
Capture Clock  : \visualization_1:pos_0\/clock_0
Path slack     : 34320p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_1\/q     macrocell55    875    875  26359  RISE       1
\visualization_1:pos_0\/main_1  macrocell60   4014   4889  34320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:Net_288\/main_1
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 34384p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4826
-------------------------------------   ---- 
End-of-path arrival time (ps)           4826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q       macrocell40    875    875  23157  RISE       1
\ConsolePort_2:Net_288\/main_1  macrocell40   3951   4826  34384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : \visualization_1:state_0\/main_2
Capture Clock  : \visualization_1:state_0\/clock_0
Path slack     : 34417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q       macrocell56    875    875  24354  RISE       1
\visualization_1:state_0\/main_2  macrocell56   3917   4792  34417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:state_0\/q
Path End       : Net_3780/main_2
Capture Clock  : Net_3780/clock_0
Path slack     : 34417p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4792
-------------------------------------   ---- 
End-of-path arrival time (ps)           4792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_0\/clock_0                          macrocell56         0      0  RISE       1

Data path
pin name                     model name    delay     AT  slack  edge  Fanout
---------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:state_0\/q  macrocell56     875    875  24354  RISE       1
Net_3780/main_2              macrocell125   3917   4792  34417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_12\/q
Path End       : \visualization_1:latched_data2_12\/main_3
Capture Clock  : \visualization_1:latched_data2_12\/clock_0
Path slack     : 34550p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4659
-------------------------------------   ---- 
End-of-path arrival time (ps)           4659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_12\/q       macrocell96    875    875  34550  RISE       1
\visualization_1:latched_data2_12\/main_3  macrocell96   3784   4659  34550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_12\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_11\/clk_en
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_11\/clk_en  macrocell81   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_7\/clk_en
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_7\/clk_en  macrocell85   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_6\/clk_en
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_6\/clk_en  macrocell86   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_5\/clk_en
Capture Clock  : \visualization_1:latched_data1_5\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_5\/clk_en  macrocell87   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_5\/clock_0                  macrocell87         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_4\/clk_en
Capture Clock  : \visualization_1:latched_data1_4\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_4\/clk_en  macrocell88   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_4\/clock_0                  macrocell88         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_3\/clk_en
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_3\/clk_en  macrocell89   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_1\/clk_en
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_1\/clk_en  macrocell91   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_0\/clk_en
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 34552p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_0\/clk_en  macrocell92   4935   5645  34552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:state_2\/clk_en
Capture Clock  : \visualization_1:state_2\/clock_0
Path slack     : 34556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out  synccell       710    710  29711  RISE       1
\visualization_1:state_2\/clk_en    macrocell54   4930   5640  34556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_2\/clock_0                          macrocell54         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data1_2\/clk_en
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 34556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data1_2\/clk_en  macrocell90   4930   5640  34556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_8\/q
Path End       : \visualization_1:latched_data0_8\/main_3
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 34571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_8\/q       macrocell68    875    875  34571  RISE       1
\visualization_1:latched_data0_8\/main_3  macrocell68   3763   4638  34571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:Net_288\/q
Path End       : \ConsolePort_1:Net_288\/main_1
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 34605p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:Net_288\/q       macrocell53    875    875  23802  RISE       1
\ConsolePort_1:Net_288\/main_1  macrocell53   3730   4605  34605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32129  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_4     macrocell49      2991   4591  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 34619p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32129  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_3     macrocell50      2991   4591  34619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \ConsolePort_1:Net_61\/main_1
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 34631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4579
-------------------------------------   ---- 
End-of-path arrival time (ps)           4579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/clock   datapathcell18      0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell18   1600   1600  32129  RISE       1
\ConsolePort_1:Net_61\/main_1                               macrocell48      2979   4579  34631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_2\/q
Path End       : \visualization_1:state_1\/main_4
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 34681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4528
-------------------------------------   ---- 
End-of-path arrival time (ps)           4528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_2\/q         macrocell58    875    875  24766  RISE       1
\visualization_1:state_1\/main_4  macrocell55   3653   4528  34681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_8\/q
Path End       : \visualization_1:latched_data1_8\/main_3
Capture Clock  : \visualization_1:latched_data1_8\/clock_0
Path slack     : 34693p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_8\/q       macrocell84    875    875  34693  RISE       1
\visualization_1:latched_data1_8\/main_3  macrocell84   3642   4517  34693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_8\/clock_0                  macrocell84         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 34744p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6923
-------------------------------------   ---- 
End-of-path arrival time (ps)           6923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                 model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell40     875    875  23157  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/reset  statusicell5   6048   6923  34744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:rstSts:stsreg\/clock    statusicell5        0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_13\/q
Path End       : \visualization_1:latched_data2_13\/main_3
Capture Clock  : \visualization_1:latched_data2_13\/clock_0
Path slack     : 34825p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4384
-------------------------------------   ---- 
End-of-path arrival time (ps)           4384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_13\/q       macrocell95    875    875  34825  RISE       1
\visualization_1:latched_data2_13\/main_3  macrocell95   3509   4384  34825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_13\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:state_1\/main_6
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 34862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q         macrocell60    875    875  24828  RISE       1
\visualization_1:state_1\/main_6  macrocell55   3472   4347  34862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_2\/main_4
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 34862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell60    875    875  24828  RISE       1
\visualization_1:pos_2\/main_4  macrocell58   3472   4347  34862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_0\/q
Path End       : \visualization_1:pos_1\/main_3
Capture Clock  : \visualization_1:pos_1\/clock_0
Path slack     : 34862p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_0\/clock_0                            macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_0\/q       macrocell60    875    875  24828  RISE       1
\visualization_1:pos_1\/main_3  macrocell59   3472   4347  34862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:state_1\/main_5
Capture Clock  : \visualization_1:state_1\/clock_0
Path slack     : 34981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q         macrocell59    875    875  24677  RISE       1
\visualization_1:state_1\/main_5  macrocell55   3354   4229  34981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:state_1\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:pos_1\/q
Path End       : \visualization_1:pos_2\/main_3
Capture Clock  : \visualization_1:pos_2\/clock_0
Path slack     : 34981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_1\/clock_0                            macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:pos_1\/q       macrocell59    875    875  24677  RISE       1
\visualization_1:pos_2\/main_3  macrocell58   3354   4229  34981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:pos_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35073p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell40    875    875  23157  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_0  macrocell36   3262   4137  35073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:Net_288\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35073p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:Net_288\/q                                macrocell40    875    875  23157  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_0  macrocell37   3262   4137  35073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_6\/q
Path End       : \visualization_1:latched_data0_6\/main_3
Capture Clock  : \visualization_1:latched_data0_6\/clock_0
Path slack     : 35130p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4080
-------------------------------------   ---- 
End-of-path arrival time (ps)           4080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_6\/q       macrocell70    875    875  35130  RISE       1
\visualization_1:latched_data0_6\/main_3  macrocell70   3205   4080  35130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_6\/clock_0                  macrocell70         0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_11\/q
Path End       : \visualization_1:latched_data0_11\/main_3
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 35134p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4076
-------------------------------------   ---- 
End-of-path arrival time (ps)           4076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_11\/q       macrocell65    875    875  35134  RISE       1
\visualization_1:latched_data0_11\/main_3  macrocell65   3201   4076  35134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_13\/q
Path End       : \visualization_1:latched_data3_13\/main_3
Capture Clock  : \visualization_1:latched_data3_13\/clock_0
Path slack     : 35139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4071
-------------------------------------   ---- 
End-of-path arrival time (ps)           4071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_13\/q       macrocell111    875    875  35139  RISE       1
\visualization_1:latched_data3_13\/main_3  macrocell111   3196   4071  35139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_13\/clock_0                 macrocell111        0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_0\/q
Path End       : \visualization_1:latched_data1_0\/main_4
Capture Clock  : \visualization_1:latched_data1_0\/clock_0
Path slack     : 35141p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_0\/q       macrocell92    875    875  35141  RISE       1
\visualization_1:latched_data1_0\/main_4  macrocell92   3194   4069  35141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_0\/clock_0                  macrocell92         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_15\/q
Path End       : \visualization_1:latched_data0_15\/main_3
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 35150p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4060
-------------------------------------   ---- 
End-of-path arrival time (ps)           4060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_15\/q       macrocell61    875    875  35150  RISE       1
\visualization_1:latched_data0_15\/main_3  macrocell61   3185   4060  35150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_0\/q
Path End       : \visualization_1:latched_data2_0\/main_3
Capture Clock  : \visualization_1:latched_data2_0\/clock_0
Path slack     : 35161p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_0\/q       macrocell108    875    875  35161  RISE       1
\visualization_1:latched_data2_0\/main_3  macrocell108   3173   4048  35161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_0\/clock_0                  macrocell108        0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35343p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  35343  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell36    3020   3867  35343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35362p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                                model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    847    847  35343  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell34    3000   3847  35362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35383p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell42    875    875  31137  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_2  macrocell42   2951   3826  35383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35383p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/q       macrocell42    875    875  31137  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_1  macrocell43   2951   3826  35383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35509p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           3701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell29    875    875  31405  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_1  macrocell29   2826   3701  35509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35509p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3701
-------------------------------------   ---- 
End-of-path arrival time (ps)           3701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/q       macrocell29    875    875  31405  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_0  macrocell30   2826   3701  35509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_9\/q
Path End       : \visualization_1:latched_data1_9\/main_3
Capture Clock  : \visualization_1:latched_data1_9\/clock_0
Path slack     : 35544p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_9\/q       macrocell83    875    875  35544  RISE       1
\visualization_1:latched_data1_9\/main_3  macrocell83   2790   3665  35544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_9\/clock_0                  macrocell83         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_15\/q
Path End       : \visualization_1:latched_data1_15\/main_3
Capture Clock  : \visualization_1:latched_data1_15\/clock_0
Path slack     : 35556p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3653
-------------------------------------   ---- 
End-of-path arrival time (ps)           3653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_15\/q       macrocell77    875    875  35556  RISE       1
\visualization_1:latched_data1_15\/main_3  macrocell77   2778   3653  35556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_15\/clock_0                 macrocell77         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_2\/q
Path End       : \visualization_1:latched_data2_2\/main_3
Capture Clock  : \visualization_1:latched_data2_2\/clock_0
Path slack     : 35558p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_2\/q       macrocell106    875    875  35558  RISE       1
\visualization_1:latched_data2_2\/main_3  macrocell106   2777   3652  35558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_2\/clock_0                  macrocell106        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35559p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  35559  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_1                 macrocell42    2803   3650  35559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_12\/q
Path End       : \visualization_1:latched_data1_12\/main_3
Capture Clock  : \visualization_1:latched_data1_12\/clock_0
Path slack     : 35560p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3650
-------------------------------------   ---- 
End-of-path arrival time (ps)           3650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_12\/q       macrocell80    875    875  35560  RISE       1
\visualization_1:latched_data1_12\/main_3  macrocell80   2775   3650  35560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_12\/clock_0                 macrocell80         0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0
Path slack     : 35577p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3633
-------------------------------------   ---- 
End-of-path arrival time (ps)           3633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out            synccell       710    710  35577  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/main_0  macrocell39   2923   3633  35577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell39         0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockSync:genblk1[0]:INST\/out
Path End       : \ConsolePort_2:Net_288\/main_0
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 35577p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3633
-------------------------------------   ---- 
End-of-path arrival time (ps)           3633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockSync:genblk1[0]:INST\/clock            synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockSync:genblk1[0]:INST\/out  synccell       710    710  35577  RISE       1
\ConsolePort_2:Net_288\/main_0                 macrocell40   2923   3633  35577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35584p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3626
-------------------------------------   ---- 
End-of-path arrival time (ps)           3626
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                             clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell8        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell8    847    847  35559  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/main_0                     macrocell41    2779   3626  35584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell41         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell47         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell47    875    875  33159  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell49   2691   3566  35643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35643p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell47         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q           macrocell47    875    875  33159  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell50   2691   3566  35643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35650p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  35650  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_0                 macrocell29    2713   3560  35650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:Net_61\/main_0
Capture Clock  : \ConsolePort_1:Net_61\/clock_0
Path slack     : 35661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell47         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/q  macrocell47    875    875  33159  RISE       1
\ConsolePort_1:Net_61\/main_0                   macrocell48   2674   3549  35661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_61\/clock_0                             macrocell48         0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0
Path slack     : 35661p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                          model name      delay     AT  edge  Fanout
----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                             clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                              model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    847    847  35650  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/main_0                     macrocell28    2701   3548  35661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell28         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_15\/clk_en
Capture Clock  : \visualization_1:latched_data0_15\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_15\/clk_en  macrocell61   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_15\/clock_0                 macrocell61         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_14\/clk_en
Capture Clock  : \visualization_1:latched_data0_14\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_14\/clk_en  macrocell62   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_14\/clock_0                 macrocell62         0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_13\/clk_en
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_13\/clk_en  macrocell63   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_12\/clk_en
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_12\/clk_en  macrocell64   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_11\/clk_en
Capture Clock  : \visualization_1:latched_data0_11\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_11\/clk_en  macrocell65   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_11\/clock_0                 macrocell65         0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_10\/clk_en
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out         synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_10\/clk_en  macrocell66   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_9\/clk_en
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_9\/clk_en  macrocell67   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \VisClockSync:genblk1[0]:INST\/out
Path End       : \visualization_1:latched_data0_8\/clk_en
Capture Clock  : \visualization_1:latched_data0_8\/clock_0
Path slack     : 35666p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -1470
--------------------------------------------   ----- 
End-of-path required time (ps)                 40197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\VisClockSync:genblk1[0]:INST\/clock                       synccell            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\VisClockSync:genblk1[0]:INST\/out        synccell       710    710  29711  RISE       1
\visualization_1:latched_data0_8\/clk_en  macrocell68   3821   4531  35666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_8\/clock_0                  macrocell68         0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_1\/q
Path End       : \visualization_1:latched_data2_1\/main_3
Capture Clock  : \visualization_1:latched_data2_1\/clock_0
Path slack     : 35688p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3521
-------------------------------------   ---- 
End-of-path arrival time (ps)           3521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_1\/q       macrocell107    875    875  35688  RISE       1
\visualization_1:latched_data2_1\/main_3  macrocell107   2646   3521  35688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_1\/clock_0                  macrocell107        0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_13\/q
Path End       : \visualization_1:latched_data0_13\/main_3
Capture Clock  : \visualization_1:latched_data0_13\/clock_0
Path slack     : 35691p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3519
-------------------------------------   ---- 
End-of-path arrival time (ps)           3519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_13\/q       macrocell63    875    875  35691  RISE       1
\visualization_1:latched_data0_13\/main_3  macrocell63   2644   3519  35691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_13\/clock_0                 macrocell63         0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_14\/q
Path End       : \visualization_1:latched_data2_14\/main_3
Capture Clock  : \visualization_1:latched_data2_14\/clock_0
Path slack     : 35696p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_14\/q       macrocell94    875    875  35696  RISE       1
\visualization_1:latched_data2_14\/main_3  macrocell94   2639   3514  35696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_14\/clock_0                 macrocell94         0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_9\/q
Path End       : \visualization_1:latched_data0_9\/main_3
Capture Clock  : \visualization_1:latched_data0_9\/clock_0
Path slack     : 35698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_9\/q       macrocell67    875    875  35698  RISE       1
\visualization_1:latched_data0_9\/main_3  macrocell67   2637   3512  35698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_9\/clock_0                  macrocell67         0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_4\/q
Path End       : \visualization_1:latched_data0_4\/main_3
Capture Clock  : \visualization_1:latched_data0_4\/clock_0
Path slack     : 35698p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3512
-------------------------------------   ---- 
End-of-path arrival time (ps)           3512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_4\/q       macrocell72    875    875  35698  RISE       1
\visualization_1:latched_data0_4\/main_3  macrocell72   2637   3512  35698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_4\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_7\/q
Path End       : \visualization_1:latched_data2_7\/main_3
Capture Clock  : \visualization_1:latched_data2_7\/clock_0
Path slack     : 35701p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_7\/q       macrocell101    875    875  35701  RISE       1
\visualization_1:latched_data2_7\/main_3  macrocell101   2633   3508  35701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_7\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_3\/q
Path End       : \visualization_1:latched_data0_3\/main_3
Capture Clock  : \visualization_1:latched_data0_3\/clock_0
Path slack     : 35704p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_3\/q       macrocell73    875    875  35704  RISE       1
\visualization_1:latched_data0_3\/main_3  macrocell73   2631   3506  35704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_3\/clock_0                  macrocell73         0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_0\/q
Path End       : \visualization_1:latched_data3_0\/main_3
Capture Clock  : \visualization_1:latched_data3_0\/clock_0
Path slack     : 35705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3505
-------------------------------------   ---- 
End-of-path arrival time (ps)           3505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_0\/q       macrocell124    875    875  35705  RISE       1
\visualization_1:latched_data3_0\/main_3  macrocell124   2630   3505  35705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_0\/clock_0                  macrocell124        0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_2\/q
Path End       : \visualization_1:latched_data1_2\/main_4
Capture Clock  : \visualization_1:latched_data1_2\/clock_0
Path slack     : 35705p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_2\/q       macrocell90    875    875  35705  RISE       1
\visualization_1:latched_data1_2\/main_4  macrocell90   2629   3504  35705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_2\/clock_0                  macrocell90         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35706p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell36    875    875  31665  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell36   2628   3503  35706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35706p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/q       macrocell36    875    875  31665  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell37   2628   3503  35706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_5\/q
Path End       : \visualization_1:latched_data0_5\/main_3
Capture Clock  : \visualization_1:latched_data0_5\/clock_0
Path slack     : 35708p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_5\/q       macrocell71    875    875  35708  RISE       1
\visualization_1:latched_data0_5\/main_3  macrocell71   2626   3501  35708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_5\/clock_0                  macrocell71         0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_10\/q
Path End       : \visualization_1:latched_data0_10\/main_3
Capture Clock  : \visualization_1:latched_data0_10\/clock_0
Path slack     : 35709p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_10\/q       macrocell66    875    875  35709  RISE       1
\visualization_1:latched_data0_10\/main_3  macrocell66   2626   3501  35709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_10\/clock_0                 macrocell66         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_11\/q
Path End       : \visualization_1:latched_data1_11\/main_3
Capture Clock  : \visualization_1:latched_data1_11\/clock_0
Path slack     : 35711p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_11\/q       macrocell81    875    875  35711  RISE       1
\visualization_1:latched_data1_11\/main_3  macrocell81   2624   3499  35711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_11\/clock_0                 macrocell81         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_7\/q
Path End       : \visualization_1:latched_data1_7\/main_4
Capture Clock  : \visualization_1:latched_data1_7\/clock_0
Path slack     : 35718p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_7\/q       macrocell85    875    875  35718  RISE       1
\visualization_1:latched_data1_7\/main_4  macrocell85   2616   3491  35718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_7\/clock_0                  macrocell85         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_15\/q
Path End       : \visualization_1:latched_data2_15\/main_3
Capture Clock  : \visualization_1:latched_data2_15\/clock_0
Path slack     : 35721p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_15\/q       macrocell93    875    875  35721  RISE       1
\visualization_1:latched_data2_15\/main_3  macrocell93   2614   3489  35721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_15\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_5\/q
Path End       : \visualization_1:latched_data3_5\/main_3
Capture Clock  : \visualization_1:latched_data3_5\/clock_0
Path slack     : 35723p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_5\/q       macrocell119    875    875  35723  RISE       1
\visualization_1:latched_data3_5\/main_3  macrocell119   2611   3486  35723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_5\/clock_0                  macrocell119        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_13\/q
Path End       : \visualization_1:latched_data1_13\/main_3
Capture Clock  : \visualization_1:latched_data1_13\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3469
-------------------------------------   ---- 
End-of-path arrival time (ps)           3469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_13\/q       macrocell79    875    875  35741  RISE       1
\visualization_1:latched_data1_13\/main_3  macrocell79   2594   3469  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_13\/clock_0                 macrocell79         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell41    875    875  33180  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_3  macrocell42   2593   3468  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3468
-------------------------------------   ---- 
End-of-path arrival time (ps)           3468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/clock_0         macrocell41         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:run_mode\/q           macrocell41    875    875  33180  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_2  macrocell43   2593   3468  35741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_14\/q
Path End       : \visualization_1:latched_data1_14\/main_3
Capture Clock  : \visualization_1:latched_data1_14\/clock_0
Path slack     : 35746p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3463
-------------------------------------   ---- 
End-of-path arrival time (ps)           3463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_14\/q       macrocell78    875    875  35746  RISE       1
\visualization_1:latched_data1_14\/main_3  macrocell78   2588   3463  35746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_14\/clock_0                 macrocell78         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3780/q
Path End       : Net_3780/main_3
Capture Clock  : Net_3780/clock_0
Path slack     : 35789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3420
-------------------------------------   ---- 
End-of-path arrival time (ps)           3420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell125        0      0  RISE       1

Data path
pin name         model name    delay     AT  slack  edge  Fanout
---------------  ------------  -----  -----  -----  ----  ------
Net_3780/q       macrocell125    875    875  35789  RISE       1
Net_3780/main_3  macrocell125   2545   3420  35789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3780/clock_0                                           macrocell125        0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 35798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell49    875    875  34006  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_2  macrocell49   2537   3412  35798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 35798p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3412
-------------------------------------   ---- 
End-of-path arrival time (ps)           3412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/q       macrocell49    875    875  34006  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_1  macrocell50   2537   3412  35798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36017p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell43    875    875  36017  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/main_5  macrocell42   2318   3193  36017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell42         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36017p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3193
-------------------------------------   ---- 
End-of-path arrival time (ps)           3193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/q       macrocell43    875    875  36017  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/main_4  macrocell43   2318   3193  36017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell43         0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36019p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell45         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q       macrocell45    875    875  36019  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell44   2316   3191  36019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell44         0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3417/main_3
Capture Clock  : Net_3417/clock_0
Path slack     : 36019p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell45         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_0\/q  macrocell45    875    875  36019  RISE       1
Net_3417/main_3                                     macrocell46   2316   3191  36019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:Net_61\/main_0
Capture Clock  : \ConsolePort_2:Net_61\/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q  macrocell34    875    875  32099  RISE       1
\ConsolePort_2:Net_61\/main_0                   macrocell35   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_61\/clock_0                             macrocell35         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell34    875    875  32099  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_3  macrocell36   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell34         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:run_mode\/q           macrocell34    875    875  32099  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_2  macrocell37   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3417/main_2
Capture Clock  : Net_3417/clock_0
Path slack     : 36020p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3189
-------------------------------------   ---- 
End-of-path arrival time (ps)           3189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell44         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:LatchFilter:genblk1[0]:samples_1\/q  macrocell44    875    875  36020  RISE       1
Net_3417/main_2                                     macrocell46   2314   3189  36020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_2:Net_288\/main_2
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell38         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/q  macrocell38    875    875  36022  RISE       1
\ConsolePort_2:Net_288\/main_2                      macrocell40   2313   3188  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_14\/q
Path End       : \visualization_1:latched_data3_14\/main_3
Capture Clock  : \visualization_1:latched_data3_14\/clock_0
Path slack     : 36022p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3188
-------------------------------------   ---- 
End-of-path arrival time (ps)           3188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_14\/q       macrocell110    875    875  36022  RISE       1
\visualization_1:latched_data3_14\/main_3  macrocell110   2313   3188  36022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_14\/clock_0                 macrocell110        0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_3\/q
Path End       : \visualization_1:latched_data1_3\/main_4
Capture Clock  : \visualization_1:latched_data1_3\/clock_0
Path slack     : 36024p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3186
-------------------------------------   ---- 
End-of-path arrival time (ps)           3186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_3\/q       macrocell89    875    875  36024  RISE       1
\visualization_1:latched_data1_3\/main_4  macrocell89   2311   3186  36024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_3\/clock_0                  macrocell89         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_3\/q
Path End       : \visualization_1:latched_data2_3\/main_3
Capture Clock  : \visualization_1:latched_data2_3\/clock_0
Path slack     : 36025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_3\/q       macrocell105    875    875  36025  RISE       1
\visualization_1:latched_data2_3\/main_3  macrocell105   2310   3185  36025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_3\/clock_0                  macrocell105        0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_9\/q
Path End       : \visualization_1:latched_data3_9\/main_3
Capture Clock  : \visualization_1:latched_data3_9\/clock_0
Path slack     : 36025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_9\/q       macrocell115    875    875  36025  RISE       1
\visualization_1:latched_data3_9\/main_3  macrocell115   2310   3185  36025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_9\/clock_0                  macrocell115        0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_7\/q
Path End       : \visualization_1:latched_data0_7\/main_3
Capture Clock  : \visualization_1:latched_data0_7\/clock_0
Path slack     : 36025p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3185
-------------------------------------   ---- 
End-of-path arrival time (ps)           3185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_7\/q       macrocell69    875    875  36025  RISE       1
\visualization_1:latched_data0_7\/main_3  macrocell69   2310   3185  36025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_7\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_8\/q
Path End       : \visualization_1:latched_data3_8\/main_3
Capture Clock  : \visualization_1:latched_data3_8\/clock_0
Path slack     : 36028p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3182
-------------------------------------   ---- 
End-of-path arrival time (ps)           3182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_8\/q       macrocell116    875    875  36028  RISE       1
\visualization_1:latched_data3_8\/main_3  macrocell116   2307   3182  36028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_8\/clock_0                  macrocell116        0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_7\/q
Path End       : \visualization_1:latched_data3_7\/main_3
Capture Clock  : \visualization_1:latched_data3_7\/clock_0
Path slack     : 36030p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_7\/q       macrocell117    875    875  36030  RISE       1
\visualization_1:latched_data3_7\/main_3  macrocell117   2304   3179  36030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_7\/clock_0                  macrocell117        0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_9\/q
Path End       : \visualization_1:latched_data2_9\/main_3
Capture Clock  : \visualization_1:latched_data2_9\/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_9\/q       macrocell99    875    875  36031  RISE       1
\visualization_1:latched_data2_9\/main_3  macrocell99   2304   3179  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_9\/clock_0                  macrocell99         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_15\/q
Path End       : \visualization_1:latched_data3_15\/main_3
Capture Clock  : \visualization_1:latched_data3_15\/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_15\/q       macrocell109    875    875  36031  RISE       1
\visualization_1:latched_data3_15\/main_3  macrocell109   2304   3179  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_15\/clock_0                 macrocell109        0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_0\/q
Path End       : \visualization_1:latched_data0_0\/main_3
Capture Clock  : \visualization_1:latched_data0_0\/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_0\/q       macrocell76    875    875  36031  RISE       1
\visualization_1:latched_data0_0\/main_3  macrocell76   2303   3178  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_0\/clock_0                  macrocell76         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_6\/q
Path End       : \visualization_1:latched_data3_6\/main_3
Capture Clock  : \visualization_1:latched_data3_6\/clock_0
Path slack     : 36031p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_6\/q       macrocell118    875    875  36031  RISE       1
\visualization_1:latched_data3_6\/main_3  macrocell118   2303   3178  36031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_6\/clock_0                  macrocell118        0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_2\/q
Path End       : \visualization_1:latched_data0_2\/main_3
Capture Clock  : \visualization_1:latched_data0_2\/clock_0
Path slack     : 36032p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3178
-------------------------------------   ---- 
End-of-path arrival time (ps)           3178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_2\/q       macrocell74    875    875  36032  RISE       1
\visualization_1:latched_data0_2\/main_3  macrocell74   2303   3178  36032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_2\/clock_0                  macrocell74         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_3\/q
Path End       : \visualization_1:latched_data3_3\/main_3
Capture Clock  : \visualization_1:latched_data3_3\/clock_0
Path slack     : 36034p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3176
-------------------------------------   ---- 
End-of-path arrival time (ps)           3176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_3\/q       macrocell121    875    875  36034  RISE       1
\visualization_1:latched_data3_3\/main_3  macrocell121   2301   3176  36034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_3\/clock_0                  macrocell121        0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_6\/q
Path End       : \visualization_1:latched_data1_6\/main_4
Capture Clock  : \visualization_1:latched_data1_6\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_6\/q       macrocell86    875    875  36035  RISE       1
\visualization_1:latched_data1_6\/main_4  macrocell86   2300   3175  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_6\/clock_0                  macrocell86         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_11\/q
Path End       : \visualization_1:latched_data2_11\/main_3
Capture Clock  : \visualization_1:latched_data2_11\/clock_0
Path slack     : 36035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3174
-------------------------------------   ---- 
End-of-path arrival time (ps)           3174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_11\/q       macrocell97    875    875  36035  RISE       1
\visualization_1:latched_data2_11\/main_3  macrocell97   2299   3174  36035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_11\/clock_0                 macrocell97         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_6\/q
Path End       : \visualization_1:latched_data2_6\/main_3
Capture Clock  : \visualization_1:latched_data2_6\/clock_0
Path slack     : 36037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_6\/q       macrocell102    875    875  36037  RISE       1
\visualization_1:latched_data2_6\/main_3  macrocell102   2298   3173  36037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_6\/clock_0                  macrocell102        0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_11\/q
Path End       : \visualization_1:latched_data3_11\/main_3
Capture Clock  : \visualization_1:latched_data3_11\/clock_0
Path slack     : 36037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3173
-------------------------------------   ---- 
End-of-path arrival time (ps)           3173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_11\/q       macrocell113    875    875  36037  RISE       1
\visualization_1:latched_data3_11\/main_3  macrocell113   2298   3173  36037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_11\/clock_0                 macrocell113        0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_8\/q
Path End       : \visualization_1:latched_data2_8\/main_3
Capture Clock  : \visualization_1:latched_data2_8\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_8\/q       macrocell100    875    875  36038  RISE       1
\visualization_1:latched_data2_8\/main_3  macrocell100   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_8\/clock_0                  macrocell100        0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell37    875    875  36038  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell36   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell36         0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/q       macrocell37    875    875  36038  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell37   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell37         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q       macrocell39    875    875  36038  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell38   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell38         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:Net_288\/main_3
Capture Clock  : \ConsolePort_2:Net_288\/clock_0
Path slack     : 36038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3172
-------------------------------------   ---- 
End-of-path arrival time (ps)           3172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell39         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:ClockFilter:genblk1[0]:samples_0\/q  macrocell39    875    875  36038  RISE       1
\ConsolePort_2:Net_288\/main_3                      macrocell40   2297   3172  36038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:Net_288\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_12\/q
Path End       : \visualization_1:latched_data0_12\/main_3
Capture Clock  : \visualization_1:latched_data0_12\/clock_0
Path slack     : 36041p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3169
-------------------------------------   ---- 
End-of-path arrival time (ps)           3169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_12\/q       macrocell64    875    875  36041  RISE       1
\visualization_1:latched_data0_12\/main_3  macrocell64   2294   3169  36041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_12\/clock_0                 macrocell64         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data1_1\/q
Path End       : \visualization_1:latched_data1_1\/main_4
Capture Clock  : \visualization_1:latched_data1_1\/clock_0
Path slack     : 36044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data1_1\/q       macrocell91    875    875  36044  RISE       1
\visualization_1:latched_data1_1\/main_4  macrocell91   2291   3166  36044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data1_1\/clock_0                  macrocell91         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data0_1\/q
Path End       : \visualization_1:latched_data0_1\/main_3
Capture Clock  : \visualization_1:latched_data0_1\/clock_0
Path slack     : 36044p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data0_1\/q       macrocell75    875    875  36044  RISE       1
\visualization_1:latched_data0_1\/main_3  macrocell75   2291   3166  36044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data0_1\/clock_0                  macrocell75         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_5\/q
Path End       : \visualization_1:latched_data2_5\/main_3
Capture Clock  : \visualization_1:latched_data2_5\/clock_0
Path slack     : 36045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_5\/q       macrocell103    875    875  36045  RISE       1
\visualization_1:latched_data2_5\/main_3  macrocell103   2290   3165  36045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_5\/clock_0                  macrocell103        0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_12\/q
Path End       : \visualization_1:latched_data3_12\/main_3
Capture Clock  : \visualization_1:latched_data3_12\/clock_0
Path slack     : 36045p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3165
-------------------------------------   ---- 
End-of-path arrival time (ps)           3165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_12\/q       macrocell112    875    875  36045  RISE       1
\visualization_1:latched_data3_12\/main_3  macrocell112   2290   3165  36045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_12\/clock_0                 macrocell112        0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_10\/q
Path End       : \visualization_1:latched_data2_10\/main_3
Capture Clock  : \visualization_1:latched_data2_10\/clock_0
Path slack     : 36047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3162
-------------------------------------   ---- 
End-of-path arrival time (ps)           3162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_10\/q       macrocell98    875    875  36047  RISE       1
\visualization_1:latched_data2_10\/main_3  macrocell98   2287   3162  36047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_10\/clock_0                 macrocell98         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data2_4\/q
Path End       : \visualization_1:latched_data2_4\/main_3
Capture Clock  : \visualization_1:latched_data2_4\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data2_4\/q       macrocell104    875    875  36048  RISE       1
\visualization_1:latched_data2_4\/main_3  macrocell104   2286   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data2_4\/clock_0                  macrocell104        0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \visualization_1:latched_data3_10\/q
Path End       : \visualization_1:latched_data3_10\/main_3
Capture Clock  : \visualization_1:latched_data3_10\/clock_0
Path slack     : 36048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   41667
- Setup time                                   -2457
--------------------------------------------   ----- 
End-of-path required time (ps)                 39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\visualization_1:latched_data3_10\/q       macrocell114    875    875  36048  RISE       1
\visualization_1:latched_data3_10\/main_3  macrocell114   2286   3161  36048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\visualization_1:latched_data3_10\/clock_0                 macrocell114        0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3417/q
Path End       : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36070p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5597
-------------------------------------   ---- 
End-of-path arrival time (ps)           5597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_3417/clock_0                                           macrocell46         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3417/q                                             macrocell46     875    875  29205  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell8   4722   5597  36070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell8        0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q
Path End       : Net_3493/main_2
Capture Clock  : Net_3493/clock_0
Path slack     : 36085p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3125
-------------------------------------   ---- 
End-of-path arrival time (ps)           3125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell31         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/q  macrocell31    875    875  36085  RISE       1
Net_3493/main_2                                     macrocell33   2250   3125  36085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36093p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q       macrocell52    875    875  36093  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/main_0  macrocell51   2242   3117  36093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell51         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_1:Net_288\/main_3
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36093p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3117
-------------------------------------   ---- 
End-of-path arrival time (ps)           3117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/clock_0   macrocell52         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_0\/q  macrocell52    875    875  36093  RISE       1
\ConsolePort_1:Net_288\/main_3                      macrocell53   2242   3117  36093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0
Capture Clock  : \ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0
Path slack     : 36096p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell32         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q       macrocell32    875    875  36096  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/main_0  macrocell31   2238   3113  36096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_1\/clock_0   macrocell31         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q
Path End       : Net_3493/main_3
Capture Clock  : Net_3493/clock_0
Path slack     : 36096p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3113
-------------------------------------   ---- 
End-of-path arrival time (ps)           3113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/clock_0   macrocell32         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:LatchFilter:genblk1[0]:samples_0\/q  macrocell32    875    875  36096  RISE       1
Net_3493/main_3                                     macrocell33   2238   3113  36096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q
Path End       : \ConsolePort_1:Net_288\/main_2
Capture Clock  : \ConsolePort_1:Net_288\/clock_0
Path slack     : 36098p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3112
-------------------------------------   ---- 
End-of-path arrival time (ps)           3112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/clock_0   macrocell51         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockFilter:genblk1[0]:samples_1\/q  macrocell51    875    875  36098  RISE       1
\ConsolePort_1:Net_288\/main_2                      macrocell53   2237   3112  36098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:Net_288\/clock_0                            macrocell53         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36101p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3109
-------------------------------------   ---- 
End-of-path arrival time (ps)           3109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell50    875    875  36101  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_5  macrocell49   2234   3109  36101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36101p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3109
-------------------------------------   ---- 
End-of-path arrival time (ps)           3109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/q       macrocell50    875    875  36101  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/main_4  macrocell50   2234   3109  36101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:trig_disable\/clock_0   macrocell50         0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell28    875    875  31855  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_2  macrocell29   2230   3105  36105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:run_mode\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36105p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:run_mode\/q           macrocell28    875    875  31855  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_1  macrocell30   2230   3105  36105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0
Path slack     : 36107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    847    847  36107  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/main_0                     macrocell47     2255   3102  36107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:run_mode\/clock_0       macrocell47         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1
Capture Clock  : \ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                               clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell10       0      0  RISE       1

Data path
pin name                                                                model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_1:ClockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    847    847  36107  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/main_1                 macrocell49     2255   3102  36107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:ClockTimer:TimerUDB:timer_enable\/clock_0   macrocell49         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0
Path slack     : 36108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell30    875    875  36108  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/main_5  macrocell29   2227   3102  36108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:timer_enable\/clock_0     macrocell29         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0
Path slack     : 36108p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2457
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39210

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3102
-------------------------------------   ---- 
End-of-path arrival time (ps)           3102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/q       macrocell30    875    875  36108  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/main_4  macrocell30   2227   3102  36108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:trig_disable\/clock_0     macrocell30         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_3493/q
Path End       : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36696p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Recovery time                                                                0
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4971
-------------------------------------   ---- 
End-of-path arrival time (ps)           4971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_3493/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_3493/q                                             macrocell33     875    875  29282  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/reset  statusicell3   4096   4971  36696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:WinTimer:TimerUDB:rstSts:stsreg\/clock      statusicell3        0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell1    360    360  39197  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell2      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell2       0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell3    360    360  39197  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell4      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell4       0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_2_Clock_1:R#1 vs. ConsolePort_2_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell7       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell7    360    360  39197  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell8      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ConsolePort_2:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell8       0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell10      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell10    360    360  39197  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell11      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD2:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell11      0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell12      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell12    360    360  39197  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell13      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD0:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell13      0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb
Path End       : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir
Capture Clock  : \ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock
Path slack     : 39197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (ConsolePort_1_Clock_1:R#1 vs. ConsolePort_1_Clock_1:R#2)   41667
- Setup time                                                               -2110
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             39557

Launch Clock Arrival Time                     0
+ Clock path delay                        0
+ Data path delay                       360
-------------------------------------   --- 
End-of-path arrival time (ps)           360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/clock        datapathcell16      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u0\/sol_msb  datapathcell16    360    360  39197  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/sir      datapathcell17      0    360  39197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ConsolePort_1:RegD1:bSR:sC16:BShiftRegDp:u1\/clock        datapathcell17      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

