// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "fpgaconvnet_ip.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const int fpgaconvnet_ip::C_S_AXI_DATA_WIDTH = "100000";
const int fpgaconvnet_ip::C_S_AXI_WSTRB_WIDTH = "100";
const int fpgaconvnet_ip::C_S_AXI_ADDR_WIDTH = "100000";
const sc_logic fpgaconvnet_ip::ap_const_logic_1 = sc_dt::Log_1;
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_WR_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_WR_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_WR_CACHE_VALUE = "11";
const int fpgaconvnet_ip::C_M_AXI_ID_WIDTH = "1";
const int fpgaconvnet_ip::C_M_AXI_ADDR_WIDTH = "100000";
const int fpgaconvnet_ip::C_M_AXI_DATA_WIDTH = "100000";
const int fpgaconvnet_ip::C_M_AXI_WSTRB_WIDTH = "100";
const int fpgaconvnet_ip::C_M_AXI_AWUSER_WIDTH = "1";
const int fpgaconvnet_ip::C_M_AXI_ARUSER_WIDTH = "1";
const int fpgaconvnet_ip::C_M_AXI_WUSER_WIDTH = "1";
const int fpgaconvnet_ip::C_M_AXI_RUSER_WIDTH = "1";
const int fpgaconvnet_ip::C_M_AXI_BUSER_WIDTH = "1";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_IN_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_IN_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_IN_CACHE_VALUE = "11";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_OUT_USER_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_OUT_PROT_VALUE = "0000000000000000000000000000000000000000000000000000000000000000";
const int fpgaconvnet_ip::C_M_AXI_FPGACONVNET_PORT_OUT_CACHE_VALUE = "11";
const sc_logic fpgaconvnet_ip::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<32> fpgaconvnet_ip::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> fpgaconvnet_ip::ap_const_lv32_1 = "1";
const sc_lv<1> fpgaconvnet_ip::ap_const_lv1_0 = "0";
const sc_lv<1> fpgaconvnet_ip::ap_const_lv1_1 = "1";
const sc_lv<3> fpgaconvnet_ip::ap_const_lv3_0 = "000";
const sc_lv<3> fpgaconvnet_ip::ap_const_lv3_1 = "1";
const sc_lv<2> fpgaconvnet_ip::ap_const_lv2_0 = "00";
const sc_lv<2> fpgaconvnet_ip::ap_const_lv2_1 = "1";
const sc_lv<4> fpgaconvnet_ip::ap_const_lv4_0 = "0000";
const sc_lv<4> fpgaconvnet_ip::ap_const_lv4_1 = "1";
const sc_lv<64> fpgaconvnet_ip::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<64> fpgaconvnet_ip::ap_const_lv64_1 = "1";
const sc_lv<8> fpgaconvnet_ip::ap_const_lv8_0 = "00000000";
const sc_lv<8> fpgaconvnet_ip::ap_const_lv8_1 = "1";

fpgaconvnet_ip::fpgaconvnet_ip(sc_module_name name) : sc_module(name), mVcdFile(0) {
    fpgaconvnet_ip_ctrl_s_axi_U = new fpgaconvnet_ip_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>("fpgaconvnet_ip_ctrl_s_axi_U");
    fpgaconvnet_ip_ctrl_s_axi_U->AWVALID(s_axi_ctrl_AWVALID);
    fpgaconvnet_ip_ctrl_s_axi_U->AWREADY(s_axi_ctrl_AWREADY);
    fpgaconvnet_ip_ctrl_s_axi_U->AWADDR(s_axi_ctrl_AWADDR);
    fpgaconvnet_ip_ctrl_s_axi_U->WVALID(s_axi_ctrl_WVALID);
    fpgaconvnet_ip_ctrl_s_axi_U->WREADY(s_axi_ctrl_WREADY);
    fpgaconvnet_ip_ctrl_s_axi_U->WDATA(s_axi_ctrl_WDATA);
    fpgaconvnet_ip_ctrl_s_axi_U->WSTRB(s_axi_ctrl_WSTRB);
    fpgaconvnet_ip_ctrl_s_axi_U->ARVALID(s_axi_ctrl_ARVALID);
    fpgaconvnet_ip_ctrl_s_axi_U->ARREADY(s_axi_ctrl_ARREADY);
    fpgaconvnet_ip_ctrl_s_axi_U->ARADDR(s_axi_ctrl_ARADDR);
    fpgaconvnet_ip_ctrl_s_axi_U->RVALID(s_axi_ctrl_RVALID);
    fpgaconvnet_ip_ctrl_s_axi_U->RREADY(s_axi_ctrl_RREADY);
    fpgaconvnet_ip_ctrl_s_axi_U->RDATA(s_axi_ctrl_RDATA);
    fpgaconvnet_ip_ctrl_s_axi_U->RRESP(s_axi_ctrl_RRESP);
    fpgaconvnet_ip_ctrl_s_axi_U->BVALID(s_axi_ctrl_BVALID);
    fpgaconvnet_ip_ctrl_s_axi_U->BREADY(s_axi_ctrl_BREADY);
    fpgaconvnet_ip_ctrl_s_axi_U->BRESP(s_axi_ctrl_BRESP);
    fpgaconvnet_ip_ctrl_s_axi_U->ACLK(ap_clk);
    fpgaconvnet_ip_ctrl_s_axi_U->ARESET(ap_rst_n_inv);
    fpgaconvnet_ip_ctrl_s_axi_U->ACLK_EN(ap_var_for_const0);
    fpgaconvnet_ip_ctrl_s_axi_U->ap_start(ap_start);
    fpgaconvnet_ip_ctrl_s_axi_U->interrupt(interrupt);
    fpgaconvnet_ip_ctrl_s_axi_U->ap_ready(ap_ready);
    fpgaconvnet_ip_ctrl_s_axi_U->ap_done(ap_done);
    fpgaconvnet_ip_ctrl_s_axi_U->ap_idle(ap_idle);
    fpgaconvnet_ip_ctrl_s_axi_U->mode(mode);
    fpgaconvnet_ip_ctrl_s_axi_U->weights_reloading_index(weights_reloading_index);
    fpgaconvnet_ip_ctrl_s_axi_U->fpgaconvnet_wr_0_V(fpgaconvnet_wr_0_V);
    fpgaconvnet_ip_ctrl_s_axi_U->fpgaconvnet_in_0_V(fpgaconvnet_in_0_V);
    fpgaconvnet_ip_ctrl_s_axi_U->fpgaconvnet_out_0_V(fpgaconvnet_out_0_V);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U = new fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi<0,64,32,5,1,1,256,256,C_M_AXI_FPGACONVNET_PORT_WR_ID_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_ADDR_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_DATA_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_AWUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_ARUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_WUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_RUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_BUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_WR_USER_VALUE,C_M_AXI_FPGACONVNET_PORT_WR_PROT_VALUE,C_M_AXI_FPGACONVNET_PORT_WR_CACHE_VALUE>("fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U");
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWVALID(m_axi_fpgaconvnet_port_wr_AWVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWREADY(m_axi_fpgaconvnet_port_wr_AWREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWADDR(m_axi_fpgaconvnet_port_wr_AWADDR);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWID(m_axi_fpgaconvnet_port_wr_AWID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWLEN(m_axi_fpgaconvnet_port_wr_AWLEN);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWSIZE(m_axi_fpgaconvnet_port_wr_AWSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWBURST(m_axi_fpgaconvnet_port_wr_AWBURST);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWLOCK(m_axi_fpgaconvnet_port_wr_AWLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWCACHE(m_axi_fpgaconvnet_port_wr_AWCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWPROT(m_axi_fpgaconvnet_port_wr_AWPROT);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWQOS(m_axi_fpgaconvnet_port_wr_AWQOS);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWREGION(m_axi_fpgaconvnet_port_wr_AWREGION);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->AWUSER(m_axi_fpgaconvnet_port_wr_AWUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WVALID(m_axi_fpgaconvnet_port_wr_WVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WREADY(m_axi_fpgaconvnet_port_wr_WREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WDATA(m_axi_fpgaconvnet_port_wr_WDATA);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WSTRB(m_axi_fpgaconvnet_port_wr_WSTRB);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WLAST(m_axi_fpgaconvnet_port_wr_WLAST);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WID(m_axi_fpgaconvnet_port_wr_WID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->WUSER(m_axi_fpgaconvnet_port_wr_WUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARVALID(m_axi_fpgaconvnet_port_wr_ARVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARREADY(m_axi_fpgaconvnet_port_wr_ARREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARADDR(m_axi_fpgaconvnet_port_wr_ARADDR);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARID(m_axi_fpgaconvnet_port_wr_ARID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARLEN(m_axi_fpgaconvnet_port_wr_ARLEN);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARSIZE(m_axi_fpgaconvnet_port_wr_ARSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARBURST(m_axi_fpgaconvnet_port_wr_ARBURST);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARLOCK(m_axi_fpgaconvnet_port_wr_ARLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARCACHE(m_axi_fpgaconvnet_port_wr_ARCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARPROT(m_axi_fpgaconvnet_port_wr_ARPROT);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARQOS(m_axi_fpgaconvnet_port_wr_ARQOS);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARREGION(m_axi_fpgaconvnet_port_wr_ARREGION);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARUSER(m_axi_fpgaconvnet_port_wr_ARUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RVALID(m_axi_fpgaconvnet_port_wr_RVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RREADY(m_axi_fpgaconvnet_port_wr_RREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RDATA(m_axi_fpgaconvnet_port_wr_RDATA);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RLAST(m_axi_fpgaconvnet_port_wr_RLAST);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RID(m_axi_fpgaconvnet_port_wr_RID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RUSER(m_axi_fpgaconvnet_port_wr_RUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->RRESP(m_axi_fpgaconvnet_port_wr_RRESP);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->BVALID(m_axi_fpgaconvnet_port_wr_BVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->BREADY(m_axi_fpgaconvnet_port_wr_BREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->BRESP(m_axi_fpgaconvnet_port_wr_BRESP);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->BID(m_axi_fpgaconvnet_port_wr_BID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->BUSER(m_axi_fpgaconvnet_port_wr_BUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ACLK(ap_clk);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ARESET(ap_rst_n_inv);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->ACLK_EN(ap_var_for_const0);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARVALID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARREADY(fpgaconvnet_port_wr_ARREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARADDR(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARADDR);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARLEN(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLEN);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARSIZE(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARLOCK(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARCACHE(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARQOS(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARQOS);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARPROT(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARPROT);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARUSER(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARBURST(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARBURST);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_ARREGION(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARREGION);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RVALID(fpgaconvnet_port_wr_RVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RREADY(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_RREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RDATA(fpgaconvnet_port_wr_RDATA);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RID(fpgaconvnet_port_wr_RID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RUSER(fpgaconvnet_port_wr_RUSER);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RRESP(fpgaconvnet_port_wr_RRESP);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_RLAST(fpgaconvnet_port_wr_RLAST);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWVALID(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWREADY(fpgaconvnet_port_wr_AWREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWADDR(ap_var_for_const2);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWID(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWLEN(ap_var_for_const2);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWSIZE(ap_var_for_const4);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWLOCK(ap_var_for_const5);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWCACHE(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWQOS(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWPROT(ap_var_for_const4);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWUSER(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWBURST(ap_var_for_const5);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_AWREGION(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WVALID(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WREADY(fpgaconvnet_port_wr_WREADY);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WDATA(ap_var_for_const7);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WID(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WUSER(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WLAST(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_WSTRB(ap_var_for_const8);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_BVALID(fpgaconvnet_port_wr_BVALID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_BREADY(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_BRESP(fpgaconvnet_port_wr_BRESP);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_BID(fpgaconvnet_port_wr_BID);
    fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U->I_BUSER(fpgaconvnet_port_wr_BUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U = new fpgaconvnet_ip_fpgaconvnet_port_in_m_axi<0,64,32,5,1,1,256,256,C_M_AXI_FPGACONVNET_PORT_IN_ID_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_ADDR_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_DATA_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_AWUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_ARUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_WUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_RUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_BUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_IN_USER_VALUE,C_M_AXI_FPGACONVNET_PORT_IN_PROT_VALUE,C_M_AXI_FPGACONVNET_PORT_IN_CACHE_VALUE>("fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U");
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWVALID(m_axi_fpgaconvnet_port_in_AWVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWREADY(m_axi_fpgaconvnet_port_in_AWREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWADDR(m_axi_fpgaconvnet_port_in_AWADDR);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWID(m_axi_fpgaconvnet_port_in_AWID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWLEN(m_axi_fpgaconvnet_port_in_AWLEN);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWSIZE(m_axi_fpgaconvnet_port_in_AWSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWBURST(m_axi_fpgaconvnet_port_in_AWBURST);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWLOCK(m_axi_fpgaconvnet_port_in_AWLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWCACHE(m_axi_fpgaconvnet_port_in_AWCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWPROT(m_axi_fpgaconvnet_port_in_AWPROT);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWQOS(m_axi_fpgaconvnet_port_in_AWQOS);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWREGION(m_axi_fpgaconvnet_port_in_AWREGION);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->AWUSER(m_axi_fpgaconvnet_port_in_AWUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WVALID(m_axi_fpgaconvnet_port_in_WVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WREADY(m_axi_fpgaconvnet_port_in_WREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WDATA(m_axi_fpgaconvnet_port_in_WDATA);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WSTRB(m_axi_fpgaconvnet_port_in_WSTRB);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WLAST(m_axi_fpgaconvnet_port_in_WLAST);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WID(m_axi_fpgaconvnet_port_in_WID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->WUSER(m_axi_fpgaconvnet_port_in_WUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARVALID(m_axi_fpgaconvnet_port_in_ARVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARREADY(m_axi_fpgaconvnet_port_in_ARREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARADDR(m_axi_fpgaconvnet_port_in_ARADDR);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARID(m_axi_fpgaconvnet_port_in_ARID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARLEN(m_axi_fpgaconvnet_port_in_ARLEN);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARSIZE(m_axi_fpgaconvnet_port_in_ARSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARBURST(m_axi_fpgaconvnet_port_in_ARBURST);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARLOCK(m_axi_fpgaconvnet_port_in_ARLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARCACHE(m_axi_fpgaconvnet_port_in_ARCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARPROT(m_axi_fpgaconvnet_port_in_ARPROT);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARQOS(m_axi_fpgaconvnet_port_in_ARQOS);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARREGION(m_axi_fpgaconvnet_port_in_ARREGION);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARUSER(m_axi_fpgaconvnet_port_in_ARUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RVALID(m_axi_fpgaconvnet_port_in_RVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RREADY(m_axi_fpgaconvnet_port_in_RREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RDATA(m_axi_fpgaconvnet_port_in_RDATA);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RLAST(m_axi_fpgaconvnet_port_in_RLAST);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RID(m_axi_fpgaconvnet_port_in_RID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RUSER(m_axi_fpgaconvnet_port_in_RUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->RRESP(m_axi_fpgaconvnet_port_in_RRESP);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->BVALID(m_axi_fpgaconvnet_port_in_BVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->BREADY(m_axi_fpgaconvnet_port_in_BREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->BRESP(m_axi_fpgaconvnet_port_in_BRESP);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->BID(m_axi_fpgaconvnet_port_in_BID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->BUSER(m_axi_fpgaconvnet_port_in_BUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ACLK(ap_clk);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ARESET(ap_rst_n_inv);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->ACLK_EN(ap_var_for_const0);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARVALID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARREADY(fpgaconvnet_port_in_ARREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARADDR(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARADDR);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARLEN(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLEN);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARSIZE(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARLOCK(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARCACHE(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARQOS(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARQOS);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARPROT(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARPROT);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARUSER(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARBURST(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARBURST);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_ARREGION(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARREGION);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RVALID(fpgaconvnet_port_in_RVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RREADY(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_RREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RDATA(fpgaconvnet_port_in_RDATA);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RID(fpgaconvnet_port_in_RID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RUSER(fpgaconvnet_port_in_RUSER);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RRESP(fpgaconvnet_port_in_RRESP);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_RLAST(fpgaconvnet_port_in_RLAST);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWVALID(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWREADY(fpgaconvnet_port_in_AWREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWADDR(ap_var_for_const2);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWID(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWLEN(ap_var_for_const2);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWSIZE(ap_var_for_const4);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWLOCK(ap_var_for_const5);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWCACHE(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWQOS(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWPROT(ap_var_for_const4);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWUSER(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWBURST(ap_var_for_const5);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_AWREGION(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WVALID(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WREADY(fpgaconvnet_port_in_WREADY);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WDATA(ap_var_for_const7);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WID(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WUSER(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WLAST(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_WSTRB(ap_var_for_const8);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_BVALID(fpgaconvnet_port_in_BVALID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_BREADY(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_BRESP(fpgaconvnet_port_in_BRESP);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_BID(fpgaconvnet_port_in_BID);
    fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U->I_BUSER(fpgaconvnet_port_in_BUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U = new fpgaconvnet_ip_fpgaconvnet_port_out_m_axi<0,64,32,5,1,1,256,256,C_M_AXI_FPGACONVNET_PORT_OUT_ID_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_ADDR_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_DATA_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_AWUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_ARUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_WUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_RUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_BUSER_WIDTH,C_M_AXI_FPGACONVNET_PORT_OUT_USER_VALUE,C_M_AXI_FPGACONVNET_PORT_OUT_PROT_VALUE,C_M_AXI_FPGACONVNET_PORT_OUT_CACHE_VALUE>("fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U");
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWVALID(m_axi_fpgaconvnet_port_out_AWVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWREADY(m_axi_fpgaconvnet_port_out_AWREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWADDR(m_axi_fpgaconvnet_port_out_AWADDR);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWID(m_axi_fpgaconvnet_port_out_AWID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWLEN(m_axi_fpgaconvnet_port_out_AWLEN);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWSIZE(m_axi_fpgaconvnet_port_out_AWSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWBURST(m_axi_fpgaconvnet_port_out_AWBURST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWLOCK(m_axi_fpgaconvnet_port_out_AWLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWCACHE(m_axi_fpgaconvnet_port_out_AWCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWPROT(m_axi_fpgaconvnet_port_out_AWPROT);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWQOS(m_axi_fpgaconvnet_port_out_AWQOS);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWREGION(m_axi_fpgaconvnet_port_out_AWREGION);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->AWUSER(m_axi_fpgaconvnet_port_out_AWUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WVALID(m_axi_fpgaconvnet_port_out_WVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WREADY(m_axi_fpgaconvnet_port_out_WREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WDATA(m_axi_fpgaconvnet_port_out_WDATA);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WSTRB(m_axi_fpgaconvnet_port_out_WSTRB);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WLAST(m_axi_fpgaconvnet_port_out_WLAST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WID(m_axi_fpgaconvnet_port_out_WID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->WUSER(m_axi_fpgaconvnet_port_out_WUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARVALID(m_axi_fpgaconvnet_port_out_ARVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARREADY(m_axi_fpgaconvnet_port_out_ARREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARADDR(m_axi_fpgaconvnet_port_out_ARADDR);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARID(m_axi_fpgaconvnet_port_out_ARID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARLEN(m_axi_fpgaconvnet_port_out_ARLEN);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARSIZE(m_axi_fpgaconvnet_port_out_ARSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARBURST(m_axi_fpgaconvnet_port_out_ARBURST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARLOCK(m_axi_fpgaconvnet_port_out_ARLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARCACHE(m_axi_fpgaconvnet_port_out_ARCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARPROT(m_axi_fpgaconvnet_port_out_ARPROT);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARQOS(m_axi_fpgaconvnet_port_out_ARQOS);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARREGION(m_axi_fpgaconvnet_port_out_ARREGION);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARUSER(m_axi_fpgaconvnet_port_out_ARUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RVALID(m_axi_fpgaconvnet_port_out_RVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RREADY(m_axi_fpgaconvnet_port_out_RREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RDATA(m_axi_fpgaconvnet_port_out_RDATA);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RLAST(m_axi_fpgaconvnet_port_out_RLAST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RID(m_axi_fpgaconvnet_port_out_RID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RUSER(m_axi_fpgaconvnet_port_out_RUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->RRESP(m_axi_fpgaconvnet_port_out_RRESP);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->BVALID(m_axi_fpgaconvnet_port_out_BVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->BREADY(m_axi_fpgaconvnet_port_out_BREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->BRESP(m_axi_fpgaconvnet_port_out_BRESP);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->BID(m_axi_fpgaconvnet_port_out_BID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->BUSER(m_axi_fpgaconvnet_port_out_BUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ACLK(ap_clk);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ARESET(ap_rst_n_inv);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->ACLK_EN(ap_var_for_const0);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARVALID(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARREADY(fpgaconvnet_port_out_ARREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARADDR(ap_var_for_const2);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARID(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARLEN(ap_var_for_const2);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARSIZE(ap_var_for_const4);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARLOCK(ap_var_for_const5);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARCACHE(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARQOS(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARPROT(ap_var_for_const4);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARUSER(ap_var_for_const3);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARBURST(ap_var_for_const5);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_ARREGION(ap_var_for_const6);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RVALID(fpgaconvnet_port_out_RVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RREADY(ap_var_for_const1);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RDATA(fpgaconvnet_port_out_RDATA);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RID(fpgaconvnet_port_out_RID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RUSER(fpgaconvnet_port_out_RUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RRESP(fpgaconvnet_port_out_RRESP);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_RLAST(fpgaconvnet_port_out_RLAST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWVALID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWREADY(fpgaconvnet_port_out_AWREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWADDR(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWADDR);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWLEN(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLEN);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWSIZE(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWSIZE);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWLOCK(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLOCK);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWCACHE(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWCACHE);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWQOS(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWQOS);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWPROT(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWPROT);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWUSER(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWBURST(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWBURST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_AWREGION(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWREGION);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WVALID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WREADY(fpgaconvnet_port_out_WREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WDATA(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WDATA);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WUSER(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WUSER);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WLAST(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WLAST);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_WSTRB(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WSTRB);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_BVALID(fpgaconvnet_port_out_BVALID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_BREADY(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_BREADY);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_BRESP(fpgaconvnet_port_out_BRESP);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_BID(fpgaconvnet_port_out_BID);
    fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U->I_BUSER(fpgaconvnet_port_out_BUSER);
    Block_proc_U0 = new Block_proc("Block_proc_U0");
    Block_proc_U0->ap_clk(ap_clk);
    Block_proc_U0->ap_rst(ap_rst_n_inv);
    Block_proc_U0->ap_start(Block_proc_U0_ap_start);
    Block_proc_U0->ap_done(Block_proc_U0_ap_done);
    Block_proc_U0->ap_continue(Block_proc_U0_ap_continue);
    Block_proc_U0->ap_idle(Block_proc_U0_ap_idle);
    Block_proc_U0->ap_ready(Block_proc_U0_ap_ready);
    Block_proc_U0->mode(mode);
    Block_proc_U0->weights_reloading_index(weights_reloading_index);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWVALID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWVALID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWREADY(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWADDR(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWADDR);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWLEN(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLEN);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWSIZE(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWSIZE);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWBURST(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWBURST);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWLOCK(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLOCK);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWCACHE(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWCACHE);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWPROT(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWPROT);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWQOS(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWQOS);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWREGION(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWREGION);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_AWUSER(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWUSER);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WVALID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WVALID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WREADY(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WDATA(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WDATA);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WSTRB(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WSTRB);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WLAST(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WLAST);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_WUSER(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WUSER);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARVALID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARVALID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARREADY(fpgaconvnet_port_in_ARREADY);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARADDR(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARADDR);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARID(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARLEN(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLEN);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARSIZE(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARSIZE);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARBURST(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARBURST);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARLOCK(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLOCK);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARCACHE(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARCACHE);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARPROT(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARPROT);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARQOS(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARQOS);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARREGION(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARREGION);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_ARUSER(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARUSER);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RVALID(fpgaconvnet_port_in_RVALID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RREADY(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_RREADY);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RDATA(fpgaconvnet_port_in_RDATA);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RLAST(fpgaconvnet_port_in_RLAST);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RID(fpgaconvnet_port_in_RID);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RUSER(fpgaconvnet_port_in_RUSER);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_RRESP(fpgaconvnet_port_in_RRESP);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_BVALID(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_BREADY(Block_proc_U0_m_axi_fpgaconvnet_in_0_V_BREADY);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_BRESP(ap_var_for_const5);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_BID(ap_var_for_const3);
    Block_proc_U0->m_axi_fpgaconvnet_in_0_V_BUSER(ap_var_for_const3);
    Block_proc_U0->fpgaconvnet_in_0_V_offset(fpgaconvnet_in_0_V);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWVALID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWVALID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWREADY(fpgaconvnet_port_out_AWREADY);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWADDR(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWADDR);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWLEN(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLEN);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWSIZE(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWSIZE);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWBURST(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWBURST);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWLOCK(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLOCK);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWCACHE(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWCACHE);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWPROT(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWPROT);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWQOS(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWQOS);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWREGION(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWREGION);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_AWUSER(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWUSER);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WVALID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WVALID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WREADY(fpgaconvnet_port_out_WREADY);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WDATA(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WDATA);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WSTRB(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WSTRB);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WLAST(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WLAST);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_WUSER(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WUSER);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARVALID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARVALID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARREADY(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARADDR(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARADDR);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARID(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARLEN(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLEN);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARSIZE(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARSIZE);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARBURST(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARBURST);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARLOCK(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLOCK);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARCACHE(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARCACHE);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARPROT(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARPROT);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARQOS(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARQOS);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARREGION(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARREGION);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_ARUSER(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARUSER);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RVALID(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RREADY(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_RREADY);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RDATA(ap_var_for_const7);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RLAST(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RID(ap_var_for_const3);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RUSER(ap_var_for_const3);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_RRESP(ap_var_for_const5);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_BVALID(fpgaconvnet_port_out_BVALID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_BREADY(Block_proc_U0_m_axi_fpgaconvnet_out_0_V_BREADY);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_BRESP(fpgaconvnet_port_out_BRESP);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_BID(fpgaconvnet_port_out_BID);
    Block_proc_U0->m_axi_fpgaconvnet_out_0_V_BUSER(fpgaconvnet_port_out_BUSER);
    Block_proc_U0->fpgaconvnet_out_0_V_offset(fpgaconvnet_out_0_V);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWVALID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWVALID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWREADY(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWADDR(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWADDR);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWLEN(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLEN);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWSIZE(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWSIZE);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWBURST(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWBURST);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWLOCK(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLOCK);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWCACHE(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWCACHE);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWPROT(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWPROT);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWQOS(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWQOS);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWREGION(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWREGION);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_AWUSER(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWUSER);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WVALID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WVALID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WREADY(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WDATA(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WDATA);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WSTRB(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WSTRB);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WLAST(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WLAST);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_WUSER(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WUSER);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARVALID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARVALID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARREADY(fpgaconvnet_port_wr_ARREADY);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARADDR(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARADDR);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARID(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARLEN(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLEN);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARSIZE(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARSIZE);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARBURST(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARBURST);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARLOCK(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLOCK);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARCACHE(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARCACHE);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARPROT(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARPROT);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARQOS(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARQOS);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARREGION(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARREGION);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_ARUSER(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARUSER);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RVALID(fpgaconvnet_port_wr_RVALID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RREADY(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_RREADY);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RDATA(fpgaconvnet_port_wr_RDATA);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RLAST(fpgaconvnet_port_wr_RLAST);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RID(fpgaconvnet_port_wr_RID);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RUSER(fpgaconvnet_port_wr_RUSER);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_RRESP(fpgaconvnet_port_wr_RRESP);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_BVALID(ap_var_for_const1);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_BREADY(Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_BREADY);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_BRESP(ap_var_for_const5);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_BID(ap_var_for_const3);
    Block_proc_U0->m_axi_fpgaconvnet_wr_0_V_BUSER(ap_var_for_const3);
    Block_proc_U0->fpgaconvnet_wr_0_V_offset(fpgaconvnet_wr_0_V);

    SC_METHOD(thread_Block_proc_U0_ap_continue);

    SC_METHOD(thread_Block_proc_U0_ap_start);
    sensitive << ( ap_start );

    SC_METHOD(thread_Block_proc_U0_start_full_n);

    SC_METHOD(thread_Block_proc_U0_start_write);

    SC_METHOD(thread_ap_done);
    sensitive << ( Block_proc_U0_ap_done );

    SC_METHOD(thread_ap_idle);
    sensitive << ( Block_proc_U0_ap_idle );

    SC_METHOD(thread_ap_ready);
    sensitive << ( Block_proc_U0_ap_ready );

    SC_METHOD(thread_ap_rst_n_inv);
    sensitive << ( ap_rst_n );

    SC_METHOD(thread_ap_sync_continue);

    SC_METHOD(thread_ap_sync_done);
    sensitive << ( Block_proc_U0_ap_done );

    SC_METHOD(thread_ap_sync_ready);
    sensitive << ( Block_proc_U0_ap_ready );

    SC_THREAD(thread_hdltv_gen);
    sensitive << ( ap_clk.pos() );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "fpgaconvnet_ip_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT__
    sc_trace(mVcdFile, s_axi_ctrl_AWVALID, "(port)s_axi_ctrl_AWVALID");
    sc_trace(mVcdFile, s_axi_ctrl_AWREADY, "(port)s_axi_ctrl_AWREADY");
    sc_trace(mVcdFile, s_axi_ctrl_AWADDR, "(port)s_axi_ctrl_AWADDR");
    sc_trace(mVcdFile, s_axi_ctrl_WVALID, "(port)s_axi_ctrl_WVALID");
    sc_trace(mVcdFile, s_axi_ctrl_WREADY, "(port)s_axi_ctrl_WREADY");
    sc_trace(mVcdFile, s_axi_ctrl_WDATA, "(port)s_axi_ctrl_WDATA");
    sc_trace(mVcdFile, s_axi_ctrl_WSTRB, "(port)s_axi_ctrl_WSTRB");
    sc_trace(mVcdFile, s_axi_ctrl_ARVALID, "(port)s_axi_ctrl_ARVALID");
    sc_trace(mVcdFile, s_axi_ctrl_ARREADY, "(port)s_axi_ctrl_ARREADY");
    sc_trace(mVcdFile, s_axi_ctrl_ARADDR, "(port)s_axi_ctrl_ARADDR");
    sc_trace(mVcdFile, s_axi_ctrl_RVALID, "(port)s_axi_ctrl_RVALID");
    sc_trace(mVcdFile, s_axi_ctrl_RREADY, "(port)s_axi_ctrl_RREADY");
    sc_trace(mVcdFile, s_axi_ctrl_RDATA, "(port)s_axi_ctrl_RDATA");
    sc_trace(mVcdFile, s_axi_ctrl_RRESP, "(port)s_axi_ctrl_RRESP");
    sc_trace(mVcdFile, s_axi_ctrl_BVALID, "(port)s_axi_ctrl_BVALID");
    sc_trace(mVcdFile, s_axi_ctrl_BREADY, "(port)s_axi_ctrl_BREADY");
    sc_trace(mVcdFile, s_axi_ctrl_BRESP, "(port)s_axi_ctrl_BRESP");
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst_n, "(port)ap_rst_n");
    sc_trace(mVcdFile, interrupt, "(port)interrupt");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWVALID, "(port)m_axi_fpgaconvnet_port_wr_AWVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWREADY, "(port)m_axi_fpgaconvnet_port_wr_AWREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWADDR, "(port)m_axi_fpgaconvnet_port_wr_AWADDR");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWID, "(port)m_axi_fpgaconvnet_port_wr_AWID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWLEN, "(port)m_axi_fpgaconvnet_port_wr_AWLEN");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWSIZE, "(port)m_axi_fpgaconvnet_port_wr_AWSIZE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWBURST, "(port)m_axi_fpgaconvnet_port_wr_AWBURST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWLOCK, "(port)m_axi_fpgaconvnet_port_wr_AWLOCK");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWCACHE, "(port)m_axi_fpgaconvnet_port_wr_AWCACHE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWPROT, "(port)m_axi_fpgaconvnet_port_wr_AWPROT");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWQOS, "(port)m_axi_fpgaconvnet_port_wr_AWQOS");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWREGION, "(port)m_axi_fpgaconvnet_port_wr_AWREGION");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_AWUSER, "(port)m_axi_fpgaconvnet_port_wr_AWUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WVALID, "(port)m_axi_fpgaconvnet_port_wr_WVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WREADY, "(port)m_axi_fpgaconvnet_port_wr_WREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WDATA, "(port)m_axi_fpgaconvnet_port_wr_WDATA");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WSTRB, "(port)m_axi_fpgaconvnet_port_wr_WSTRB");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WLAST, "(port)m_axi_fpgaconvnet_port_wr_WLAST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WID, "(port)m_axi_fpgaconvnet_port_wr_WID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_WUSER, "(port)m_axi_fpgaconvnet_port_wr_WUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARVALID, "(port)m_axi_fpgaconvnet_port_wr_ARVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARREADY, "(port)m_axi_fpgaconvnet_port_wr_ARREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARADDR, "(port)m_axi_fpgaconvnet_port_wr_ARADDR");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARID, "(port)m_axi_fpgaconvnet_port_wr_ARID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARLEN, "(port)m_axi_fpgaconvnet_port_wr_ARLEN");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARSIZE, "(port)m_axi_fpgaconvnet_port_wr_ARSIZE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARBURST, "(port)m_axi_fpgaconvnet_port_wr_ARBURST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARLOCK, "(port)m_axi_fpgaconvnet_port_wr_ARLOCK");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARCACHE, "(port)m_axi_fpgaconvnet_port_wr_ARCACHE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARPROT, "(port)m_axi_fpgaconvnet_port_wr_ARPROT");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARQOS, "(port)m_axi_fpgaconvnet_port_wr_ARQOS");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARREGION, "(port)m_axi_fpgaconvnet_port_wr_ARREGION");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_ARUSER, "(port)m_axi_fpgaconvnet_port_wr_ARUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RVALID, "(port)m_axi_fpgaconvnet_port_wr_RVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RREADY, "(port)m_axi_fpgaconvnet_port_wr_RREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RDATA, "(port)m_axi_fpgaconvnet_port_wr_RDATA");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RLAST, "(port)m_axi_fpgaconvnet_port_wr_RLAST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RID, "(port)m_axi_fpgaconvnet_port_wr_RID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RUSER, "(port)m_axi_fpgaconvnet_port_wr_RUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_RRESP, "(port)m_axi_fpgaconvnet_port_wr_RRESP");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_BVALID, "(port)m_axi_fpgaconvnet_port_wr_BVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_BREADY, "(port)m_axi_fpgaconvnet_port_wr_BREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_BRESP, "(port)m_axi_fpgaconvnet_port_wr_BRESP");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_BID, "(port)m_axi_fpgaconvnet_port_wr_BID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_wr_BUSER, "(port)m_axi_fpgaconvnet_port_wr_BUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWVALID, "(port)m_axi_fpgaconvnet_port_in_AWVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWREADY, "(port)m_axi_fpgaconvnet_port_in_AWREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWADDR, "(port)m_axi_fpgaconvnet_port_in_AWADDR");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWID, "(port)m_axi_fpgaconvnet_port_in_AWID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWLEN, "(port)m_axi_fpgaconvnet_port_in_AWLEN");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWSIZE, "(port)m_axi_fpgaconvnet_port_in_AWSIZE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWBURST, "(port)m_axi_fpgaconvnet_port_in_AWBURST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWLOCK, "(port)m_axi_fpgaconvnet_port_in_AWLOCK");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWCACHE, "(port)m_axi_fpgaconvnet_port_in_AWCACHE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWPROT, "(port)m_axi_fpgaconvnet_port_in_AWPROT");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWQOS, "(port)m_axi_fpgaconvnet_port_in_AWQOS");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWREGION, "(port)m_axi_fpgaconvnet_port_in_AWREGION");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_AWUSER, "(port)m_axi_fpgaconvnet_port_in_AWUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WVALID, "(port)m_axi_fpgaconvnet_port_in_WVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WREADY, "(port)m_axi_fpgaconvnet_port_in_WREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WDATA, "(port)m_axi_fpgaconvnet_port_in_WDATA");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WSTRB, "(port)m_axi_fpgaconvnet_port_in_WSTRB");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WLAST, "(port)m_axi_fpgaconvnet_port_in_WLAST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WID, "(port)m_axi_fpgaconvnet_port_in_WID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_WUSER, "(port)m_axi_fpgaconvnet_port_in_WUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARVALID, "(port)m_axi_fpgaconvnet_port_in_ARVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARREADY, "(port)m_axi_fpgaconvnet_port_in_ARREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARADDR, "(port)m_axi_fpgaconvnet_port_in_ARADDR");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARID, "(port)m_axi_fpgaconvnet_port_in_ARID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARLEN, "(port)m_axi_fpgaconvnet_port_in_ARLEN");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARSIZE, "(port)m_axi_fpgaconvnet_port_in_ARSIZE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARBURST, "(port)m_axi_fpgaconvnet_port_in_ARBURST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARLOCK, "(port)m_axi_fpgaconvnet_port_in_ARLOCK");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARCACHE, "(port)m_axi_fpgaconvnet_port_in_ARCACHE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARPROT, "(port)m_axi_fpgaconvnet_port_in_ARPROT");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARQOS, "(port)m_axi_fpgaconvnet_port_in_ARQOS");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARREGION, "(port)m_axi_fpgaconvnet_port_in_ARREGION");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_ARUSER, "(port)m_axi_fpgaconvnet_port_in_ARUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RVALID, "(port)m_axi_fpgaconvnet_port_in_RVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RREADY, "(port)m_axi_fpgaconvnet_port_in_RREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RDATA, "(port)m_axi_fpgaconvnet_port_in_RDATA");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RLAST, "(port)m_axi_fpgaconvnet_port_in_RLAST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RID, "(port)m_axi_fpgaconvnet_port_in_RID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RUSER, "(port)m_axi_fpgaconvnet_port_in_RUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_RRESP, "(port)m_axi_fpgaconvnet_port_in_RRESP");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_BVALID, "(port)m_axi_fpgaconvnet_port_in_BVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_BREADY, "(port)m_axi_fpgaconvnet_port_in_BREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_BRESP, "(port)m_axi_fpgaconvnet_port_in_BRESP");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_BID, "(port)m_axi_fpgaconvnet_port_in_BID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_in_BUSER, "(port)m_axi_fpgaconvnet_port_in_BUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWVALID, "(port)m_axi_fpgaconvnet_port_out_AWVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWREADY, "(port)m_axi_fpgaconvnet_port_out_AWREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWADDR, "(port)m_axi_fpgaconvnet_port_out_AWADDR");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWID, "(port)m_axi_fpgaconvnet_port_out_AWID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWLEN, "(port)m_axi_fpgaconvnet_port_out_AWLEN");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWSIZE, "(port)m_axi_fpgaconvnet_port_out_AWSIZE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWBURST, "(port)m_axi_fpgaconvnet_port_out_AWBURST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWLOCK, "(port)m_axi_fpgaconvnet_port_out_AWLOCK");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWCACHE, "(port)m_axi_fpgaconvnet_port_out_AWCACHE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWPROT, "(port)m_axi_fpgaconvnet_port_out_AWPROT");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWQOS, "(port)m_axi_fpgaconvnet_port_out_AWQOS");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWREGION, "(port)m_axi_fpgaconvnet_port_out_AWREGION");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_AWUSER, "(port)m_axi_fpgaconvnet_port_out_AWUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WVALID, "(port)m_axi_fpgaconvnet_port_out_WVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WREADY, "(port)m_axi_fpgaconvnet_port_out_WREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WDATA, "(port)m_axi_fpgaconvnet_port_out_WDATA");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WSTRB, "(port)m_axi_fpgaconvnet_port_out_WSTRB");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WLAST, "(port)m_axi_fpgaconvnet_port_out_WLAST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WID, "(port)m_axi_fpgaconvnet_port_out_WID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_WUSER, "(port)m_axi_fpgaconvnet_port_out_WUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARVALID, "(port)m_axi_fpgaconvnet_port_out_ARVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARREADY, "(port)m_axi_fpgaconvnet_port_out_ARREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARADDR, "(port)m_axi_fpgaconvnet_port_out_ARADDR");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARID, "(port)m_axi_fpgaconvnet_port_out_ARID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARLEN, "(port)m_axi_fpgaconvnet_port_out_ARLEN");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARSIZE, "(port)m_axi_fpgaconvnet_port_out_ARSIZE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARBURST, "(port)m_axi_fpgaconvnet_port_out_ARBURST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARLOCK, "(port)m_axi_fpgaconvnet_port_out_ARLOCK");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARCACHE, "(port)m_axi_fpgaconvnet_port_out_ARCACHE");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARPROT, "(port)m_axi_fpgaconvnet_port_out_ARPROT");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARQOS, "(port)m_axi_fpgaconvnet_port_out_ARQOS");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARREGION, "(port)m_axi_fpgaconvnet_port_out_ARREGION");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_ARUSER, "(port)m_axi_fpgaconvnet_port_out_ARUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RVALID, "(port)m_axi_fpgaconvnet_port_out_RVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RREADY, "(port)m_axi_fpgaconvnet_port_out_RREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RDATA, "(port)m_axi_fpgaconvnet_port_out_RDATA");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RLAST, "(port)m_axi_fpgaconvnet_port_out_RLAST");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RID, "(port)m_axi_fpgaconvnet_port_out_RID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RUSER, "(port)m_axi_fpgaconvnet_port_out_RUSER");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_RRESP, "(port)m_axi_fpgaconvnet_port_out_RRESP");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_BVALID, "(port)m_axi_fpgaconvnet_port_out_BVALID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_BREADY, "(port)m_axi_fpgaconvnet_port_out_BREADY");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_BRESP, "(port)m_axi_fpgaconvnet_port_out_BRESP");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_BID, "(port)m_axi_fpgaconvnet_port_out_BID");
    sc_trace(mVcdFile, m_axi_fpgaconvnet_port_out_BUSER, "(port)m_axi_fpgaconvnet_port_out_BUSER");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_rst_n_inv, "ap_rst_n_inv");
    sc_trace(mVcdFile, ap_start, "ap_start");
    sc_trace(mVcdFile, ap_ready, "ap_ready");
    sc_trace(mVcdFile, ap_done, "ap_done");
    sc_trace(mVcdFile, ap_idle, "ap_idle");
    sc_trace(mVcdFile, mode, "mode");
    sc_trace(mVcdFile, weights_reloading_index, "weights_reloading_index");
    sc_trace(mVcdFile, fpgaconvnet_wr_0_V, "fpgaconvnet_wr_0_V");
    sc_trace(mVcdFile, fpgaconvnet_in_0_V, "fpgaconvnet_in_0_V");
    sc_trace(mVcdFile, fpgaconvnet_out_0_V, "fpgaconvnet_out_0_V");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_AWREADY, "fpgaconvnet_port_wr_AWREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_WREADY, "fpgaconvnet_port_wr_WREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_ARREADY, "fpgaconvnet_port_wr_ARREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_RVALID, "fpgaconvnet_port_wr_RVALID");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_RDATA, "fpgaconvnet_port_wr_RDATA");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_RLAST, "fpgaconvnet_port_wr_RLAST");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_RID, "fpgaconvnet_port_wr_RID");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_RUSER, "fpgaconvnet_port_wr_RUSER");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_RRESP, "fpgaconvnet_port_wr_RRESP");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_BVALID, "fpgaconvnet_port_wr_BVALID");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_BRESP, "fpgaconvnet_port_wr_BRESP");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_BID, "fpgaconvnet_port_wr_BID");
    sc_trace(mVcdFile, fpgaconvnet_port_wr_BUSER, "fpgaconvnet_port_wr_BUSER");
    sc_trace(mVcdFile, fpgaconvnet_port_in_AWREADY, "fpgaconvnet_port_in_AWREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_in_WREADY, "fpgaconvnet_port_in_WREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_in_ARREADY, "fpgaconvnet_port_in_ARREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_in_RVALID, "fpgaconvnet_port_in_RVALID");
    sc_trace(mVcdFile, fpgaconvnet_port_in_RDATA, "fpgaconvnet_port_in_RDATA");
    sc_trace(mVcdFile, fpgaconvnet_port_in_RLAST, "fpgaconvnet_port_in_RLAST");
    sc_trace(mVcdFile, fpgaconvnet_port_in_RID, "fpgaconvnet_port_in_RID");
    sc_trace(mVcdFile, fpgaconvnet_port_in_RUSER, "fpgaconvnet_port_in_RUSER");
    sc_trace(mVcdFile, fpgaconvnet_port_in_RRESP, "fpgaconvnet_port_in_RRESP");
    sc_trace(mVcdFile, fpgaconvnet_port_in_BVALID, "fpgaconvnet_port_in_BVALID");
    sc_trace(mVcdFile, fpgaconvnet_port_in_BRESP, "fpgaconvnet_port_in_BRESP");
    sc_trace(mVcdFile, fpgaconvnet_port_in_BID, "fpgaconvnet_port_in_BID");
    sc_trace(mVcdFile, fpgaconvnet_port_in_BUSER, "fpgaconvnet_port_in_BUSER");
    sc_trace(mVcdFile, fpgaconvnet_port_out_AWREADY, "fpgaconvnet_port_out_AWREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_out_WREADY, "fpgaconvnet_port_out_WREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_out_ARREADY, "fpgaconvnet_port_out_ARREADY");
    sc_trace(mVcdFile, fpgaconvnet_port_out_RVALID, "fpgaconvnet_port_out_RVALID");
    sc_trace(mVcdFile, fpgaconvnet_port_out_RDATA, "fpgaconvnet_port_out_RDATA");
    sc_trace(mVcdFile, fpgaconvnet_port_out_RLAST, "fpgaconvnet_port_out_RLAST");
    sc_trace(mVcdFile, fpgaconvnet_port_out_RID, "fpgaconvnet_port_out_RID");
    sc_trace(mVcdFile, fpgaconvnet_port_out_RUSER, "fpgaconvnet_port_out_RUSER");
    sc_trace(mVcdFile, fpgaconvnet_port_out_RRESP, "fpgaconvnet_port_out_RRESP");
    sc_trace(mVcdFile, fpgaconvnet_port_out_BVALID, "fpgaconvnet_port_out_BVALID");
    sc_trace(mVcdFile, fpgaconvnet_port_out_BRESP, "fpgaconvnet_port_out_BRESP");
    sc_trace(mVcdFile, fpgaconvnet_port_out_BID, "fpgaconvnet_port_out_BID");
    sc_trace(mVcdFile, fpgaconvnet_port_out_BUSER, "fpgaconvnet_port_out_BUSER");
    sc_trace(mVcdFile, Block_proc_U0_ap_start, "Block_proc_U0_ap_start");
    sc_trace(mVcdFile, Block_proc_U0_ap_done, "Block_proc_U0_ap_done");
    sc_trace(mVcdFile, Block_proc_U0_ap_continue, "Block_proc_U0_ap_continue");
    sc_trace(mVcdFile, Block_proc_U0_ap_idle, "Block_proc_U0_ap_idle");
    sc_trace(mVcdFile, Block_proc_U0_ap_ready, "Block_proc_U0_ap_ready");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWVALID, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWADDR, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWADDR");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWID, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLEN, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLEN");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWSIZE, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWSIZE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWBURST, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWBURST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLOCK, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWLOCK");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWCACHE, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWCACHE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWPROT, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWPROT");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWQOS, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWQOS");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWREGION, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWREGION");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWUSER, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_AWUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WVALID, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WDATA, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WDATA");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WSTRB, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WSTRB");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WLAST, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WLAST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WID, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WUSER, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_WUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARVALID, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARADDR, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARADDR");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARID, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLEN, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLEN");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARSIZE, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARSIZE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARBURST, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARBURST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLOCK, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARLOCK");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARCACHE, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARCACHE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARPROT, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARPROT");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARQOS, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARQOS");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARREGION, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARREGION");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARUSER, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_ARUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_RREADY, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_RREADY");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_in_0_V_BREADY, "Block_proc_U0_m_axi_fpgaconvnet_in_0_V_BREADY");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWVALID, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWADDR, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWADDR");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWID, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLEN, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLEN");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWSIZE, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWSIZE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWBURST, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWBURST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLOCK, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWLOCK");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWCACHE, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWCACHE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWPROT, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWPROT");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWQOS, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWQOS");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWREGION, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWREGION");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWUSER, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_AWUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WVALID, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WDATA, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WDATA");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WSTRB, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WSTRB");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WLAST, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WLAST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WID, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WUSER, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_WUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARVALID, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARADDR, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARADDR");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARID, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLEN, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLEN");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARSIZE, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARSIZE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARBURST, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARBURST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLOCK, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARLOCK");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARCACHE, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARCACHE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARPROT, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARPROT");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARQOS, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARQOS");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARREGION, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARREGION");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARUSER, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_ARUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_RREADY, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_RREADY");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_out_0_V_BREADY, "Block_proc_U0_m_axi_fpgaconvnet_out_0_V_BREADY");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWVALID, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWADDR, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWADDR");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWID, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLEN, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLEN");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWSIZE, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWSIZE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWBURST, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWBURST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLOCK, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWLOCK");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWCACHE, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWCACHE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWPROT, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWPROT");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWQOS, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWQOS");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWREGION, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWREGION");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWUSER, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_AWUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WVALID, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WDATA, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WDATA");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WSTRB, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WSTRB");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WLAST, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WLAST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WID, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WUSER, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_WUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARVALID, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARVALID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARADDR, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARADDR");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARID, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARID");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLEN, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLEN");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARSIZE, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARSIZE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARBURST, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARBURST");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLOCK, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARLOCK");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARCACHE, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARCACHE");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARPROT, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARPROT");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARQOS, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARQOS");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARREGION, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARREGION");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARUSER, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_ARUSER");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_RREADY, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_RREADY");
    sc_trace(mVcdFile, Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_BREADY, "Block_proc_U0_m_axi_fpgaconvnet_wr_0_V_BREADY");
    sc_trace(mVcdFile, ap_sync_continue, "ap_sync_continue");
    sc_trace(mVcdFile, ap_sync_done, "ap_sync_done");
    sc_trace(mVcdFile, ap_sync_ready, "ap_sync_ready");
    sc_trace(mVcdFile, Block_proc_U0_start_full_n, "Block_proc_U0_start_full_n");
    sc_trace(mVcdFile, Block_proc_U0_start_write, "Block_proc_U0_start_write");
#endif

    }
    mHdltvinHandle.open("fpgaconvnet_ip.hdltvin.dat");
    mHdltvoutHandle.open("fpgaconvnet_ip.hdltvout.dat");
}

fpgaconvnet_ip::~fpgaconvnet_ip() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    mHdltvinHandle << "] " << endl;
    mHdltvoutHandle << "] " << endl;
    mHdltvinHandle.close();
    mHdltvoutHandle.close();
    delete fpgaconvnet_ip_ctrl_s_axi_U;
    delete fpgaconvnet_ip_fpgaconvnet_port_wr_m_axi_U;
    delete fpgaconvnet_ip_fpgaconvnet_port_in_m_axi_U;
    delete fpgaconvnet_ip_fpgaconvnet_port_out_m_axi_U;
    delete Block_proc_U0;
}

void fpgaconvnet_ip::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void fpgaconvnet_ip::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_logic_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv32_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv1_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv3_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv2_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv4_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv64_0;
}

void fpgaconvnet_ip::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_0;
}

void fpgaconvnet_ip::thread_Block_proc_U0_ap_continue() {
    Block_proc_U0_ap_continue = ap_const_logic_1;
}

void fpgaconvnet_ip::thread_Block_proc_U0_ap_start() {
    Block_proc_U0_ap_start = ap_start.read();
}

void fpgaconvnet_ip::thread_Block_proc_U0_start_full_n() {
    Block_proc_U0_start_full_n = ap_const_logic_1;
}

void fpgaconvnet_ip::thread_Block_proc_U0_start_write() {
    Block_proc_U0_start_write = ap_const_logic_0;
}

void fpgaconvnet_ip::thread_ap_done() {
    ap_done = Block_proc_U0_ap_done.read();
}

void fpgaconvnet_ip::thread_ap_idle() {
    ap_idle = Block_proc_U0_ap_idle.read();
}

void fpgaconvnet_ip::thread_ap_ready() {
    ap_ready = Block_proc_U0_ap_ready.read();
}

void fpgaconvnet_ip::thread_ap_rst_n_inv() {
    ap_rst_n_inv =  (sc_logic) (~ap_rst_n.read());
}

void fpgaconvnet_ip::thread_ap_sync_continue() {
    ap_sync_continue = ap_const_logic_1;
}

void fpgaconvnet_ip::thread_ap_sync_done() {
    ap_sync_done = Block_proc_U0_ap_done.read();
}

void fpgaconvnet_ip::thread_ap_sync_ready() {
    ap_sync_ready = Block_proc_U0_ap_ready.read();
}

void fpgaconvnet_ip::thread_hdltv_gen() {
    const char* dump_tv = std::getenv("AP_WRITE_TV");
    if (!(dump_tv && string(dump_tv) == "on")) return;

    wait();

    mHdltvinHandle << "[ " << endl;
    mHdltvoutHandle << "[ " << endl;
    int ap_cycleNo = 0;
    while (1) {
        wait();
        const char* mComma = ap_cycleNo == 0 ? " " : ", " ;
        mHdltvinHandle << mComma << "{"  <<  " \"s_axi_ctrl_AWVALID\" :  \"" << s_axi_ctrl_AWVALID.read() << "\" ";
        mHdltvoutHandle << mComma << "{"  <<  " \"s_axi_ctrl_AWREADY\" :  \"" << s_axi_ctrl_AWREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_AWADDR\" :  \"" << s_axi_ctrl_AWADDR.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_WVALID\" :  \"" << s_axi_ctrl_WVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_WREADY\" :  \"" << s_axi_ctrl_WREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_WDATA\" :  \"" << s_axi_ctrl_WDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_WSTRB\" :  \"" << s_axi_ctrl_WSTRB.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_ARVALID\" :  \"" << s_axi_ctrl_ARVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_ARREADY\" :  \"" << s_axi_ctrl_ARREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_ARADDR\" :  \"" << s_axi_ctrl_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_RVALID\" :  \"" << s_axi_ctrl_RVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_RREADY\" :  \"" << s_axi_ctrl_RREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_RDATA\" :  \"" << s_axi_ctrl_RDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_RRESP\" :  \"" << s_axi_ctrl_RRESP.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_BVALID\" :  \"" << s_axi_ctrl_BVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"s_axi_ctrl_BREADY\" :  \"" << s_axi_ctrl_BREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"s_axi_ctrl_BRESP\" :  \"" << s_axi_ctrl_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"ap_rst_n\" :  \"" << ap_rst_n.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"interrupt\" :  \"" << interrupt.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWVALID\" :  \"" << m_axi_fpgaconvnet_port_wr_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWREADY\" :  \"" << m_axi_fpgaconvnet_port_wr_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWADDR\" :  \"" << m_axi_fpgaconvnet_port_wr_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWID\" :  \"" << m_axi_fpgaconvnet_port_wr_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWLEN\" :  \"" << m_axi_fpgaconvnet_port_wr_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWSIZE\" :  \"" << m_axi_fpgaconvnet_port_wr_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWBURST\" :  \"" << m_axi_fpgaconvnet_port_wr_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWLOCK\" :  \"" << m_axi_fpgaconvnet_port_wr_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWCACHE\" :  \"" << m_axi_fpgaconvnet_port_wr_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWPROT\" :  \"" << m_axi_fpgaconvnet_port_wr_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWQOS\" :  \"" << m_axi_fpgaconvnet_port_wr_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWREGION\" :  \"" << m_axi_fpgaconvnet_port_wr_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_AWUSER\" :  \"" << m_axi_fpgaconvnet_port_wr_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WVALID\" :  \"" << m_axi_fpgaconvnet_port_wr_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WREADY\" :  \"" << m_axi_fpgaconvnet_port_wr_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WDATA\" :  \"" << m_axi_fpgaconvnet_port_wr_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WSTRB\" :  \"" << m_axi_fpgaconvnet_port_wr_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WLAST\" :  \"" << m_axi_fpgaconvnet_port_wr_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WID\" :  \"" << m_axi_fpgaconvnet_port_wr_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_WUSER\" :  \"" << m_axi_fpgaconvnet_port_wr_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARVALID\" :  \"" << m_axi_fpgaconvnet_port_wr_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARREADY\" :  \"" << m_axi_fpgaconvnet_port_wr_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARADDR\" :  \"" << m_axi_fpgaconvnet_port_wr_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARID\" :  \"" << m_axi_fpgaconvnet_port_wr_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARLEN\" :  \"" << m_axi_fpgaconvnet_port_wr_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARSIZE\" :  \"" << m_axi_fpgaconvnet_port_wr_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARBURST\" :  \"" << m_axi_fpgaconvnet_port_wr_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARLOCK\" :  \"" << m_axi_fpgaconvnet_port_wr_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARCACHE\" :  \"" << m_axi_fpgaconvnet_port_wr_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARPROT\" :  \"" << m_axi_fpgaconvnet_port_wr_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARQOS\" :  \"" << m_axi_fpgaconvnet_port_wr_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARREGION\" :  \"" << m_axi_fpgaconvnet_port_wr_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_ARUSER\" :  \"" << m_axi_fpgaconvnet_port_wr_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RVALID\" :  \"" << m_axi_fpgaconvnet_port_wr_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RREADY\" :  \"" << m_axi_fpgaconvnet_port_wr_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RDATA\" :  \"" << m_axi_fpgaconvnet_port_wr_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RLAST\" :  \"" << m_axi_fpgaconvnet_port_wr_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RID\" :  \"" << m_axi_fpgaconvnet_port_wr_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RUSER\" :  \"" << m_axi_fpgaconvnet_port_wr_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_RRESP\" :  \"" << m_axi_fpgaconvnet_port_wr_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_BVALID\" :  \"" << m_axi_fpgaconvnet_port_wr_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_BREADY\" :  \"" << m_axi_fpgaconvnet_port_wr_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_BRESP\" :  \"" << m_axi_fpgaconvnet_port_wr_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_BID\" :  \"" << m_axi_fpgaconvnet_port_wr_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_wr_BUSER\" :  \"" << m_axi_fpgaconvnet_port_wr_BUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWVALID\" :  \"" << m_axi_fpgaconvnet_port_in_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWREADY\" :  \"" << m_axi_fpgaconvnet_port_in_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWADDR\" :  \"" << m_axi_fpgaconvnet_port_in_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWID\" :  \"" << m_axi_fpgaconvnet_port_in_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWLEN\" :  \"" << m_axi_fpgaconvnet_port_in_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWSIZE\" :  \"" << m_axi_fpgaconvnet_port_in_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWBURST\" :  \"" << m_axi_fpgaconvnet_port_in_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWLOCK\" :  \"" << m_axi_fpgaconvnet_port_in_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWCACHE\" :  \"" << m_axi_fpgaconvnet_port_in_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWPROT\" :  \"" << m_axi_fpgaconvnet_port_in_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWQOS\" :  \"" << m_axi_fpgaconvnet_port_in_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWREGION\" :  \"" << m_axi_fpgaconvnet_port_in_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_AWUSER\" :  \"" << m_axi_fpgaconvnet_port_in_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WVALID\" :  \"" << m_axi_fpgaconvnet_port_in_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WREADY\" :  \"" << m_axi_fpgaconvnet_port_in_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WDATA\" :  \"" << m_axi_fpgaconvnet_port_in_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WSTRB\" :  \"" << m_axi_fpgaconvnet_port_in_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WLAST\" :  \"" << m_axi_fpgaconvnet_port_in_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WID\" :  \"" << m_axi_fpgaconvnet_port_in_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_WUSER\" :  \"" << m_axi_fpgaconvnet_port_in_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARVALID\" :  \"" << m_axi_fpgaconvnet_port_in_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARREADY\" :  \"" << m_axi_fpgaconvnet_port_in_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARADDR\" :  \"" << m_axi_fpgaconvnet_port_in_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARID\" :  \"" << m_axi_fpgaconvnet_port_in_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARLEN\" :  \"" << m_axi_fpgaconvnet_port_in_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARSIZE\" :  \"" << m_axi_fpgaconvnet_port_in_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARBURST\" :  \"" << m_axi_fpgaconvnet_port_in_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARLOCK\" :  \"" << m_axi_fpgaconvnet_port_in_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARCACHE\" :  \"" << m_axi_fpgaconvnet_port_in_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARPROT\" :  \"" << m_axi_fpgaconvnet_port_in_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARQOS\" :  \"" << m_axi_fpgaconvnet_port_in_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARREGION\" :  \"" << m_axi_fpgaconvnet_port_in_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_ARUSER\" :  \"" << m_axi_fpgaconvnet_port_in_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RVALID\" :  \"" << m_axi_fpgaconvnet_port_in_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RREADY\" :  \"" << m_axi_fpgaconvnet_port_in_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RDATA\" :  \"" << m_axi_fpgaconvnet_port_in_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RLAST\" :  \"" << m_axi_fpgaconvnet_port_in_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RID\" :  \"" << m_axi_fpgaconvnet_port_in_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RUSER\" :  \"" << m_axi_fpgaconvnet_port_in_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_RRESP\" :  \"" << m_axi_fpgaconvnet_port_in_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_BVALID\" :  \"" << m_axi_fpgaconvnet_port_in_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_BREADY\" :  \"" << m_axi_fpgaconvnet_port_in_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_BRESP\" :  \"" << m_axi_fpgaconvnet_port_in_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_BID\" :  \"" << m_axi_fpgaconvnet_port_in_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_in_BUSER\" :  \"" << m_axi_fpgaconvnet_port_in_BUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWVALID\" :  \"" << m_axi_fpgaconvnet_port_out_AWVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWREADY\" :  \"" << m_axi_fpgaconvnet_port_out_AWREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWADDR\" :  \"" << m_axi_fpgaconvnet_port_out_AWADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWID\" :  \"" << m_axi_fpgaconvnet_port_out_AWID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWLEN\" :  \"" << m_axi_fpgaconvnet_port_out_AWLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWSIZE\" :  \"" << m_axi_fpgaconvnet_port_out_AWSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWBURST\" :  \"" << m_axi_fpgaconvnet_port_out_AWBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWLOCK\" :  \"" << m_axi_fpgaconvnet_port_out_AWLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWCACHE\" :  \"" << m_axi_fpgaconvnet_port_out_AWCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWPROT\" :  \"" << m_axi_fpgaconvnet_port_out_AWPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWQOS\" :  \"" << m_axi_fpgaconvnet_port_out_AWQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWREGION\" :  \"" << m_axi_fpgaconvnet_port_out_AWREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_AWUSER\" :  \"" << m_axi_fpgaconvnet_port_out_AWUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WVALID\" :  \"" << m_axi_fpgaconvnet_port_out_WVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WREADY\" :  \"" << m_axi_fpgaconvnet_port_out_WREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WDATA\" :  \"" << m_axi_fpgaconvnet_port_out_WDATA.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WSTRB\" :  \"" << m_axi_fpgaconvnet_port_out_WSTRB.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WLAST\" :  \"" << m_axi_fpgaconvnet_port_out_WLAST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WID\" :  \"" << m_axi_fpgaconvnet_port_out_WID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_WUSER\" :  \"" << m_axi_fpgaconvnet_port_out_WUSER.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARVALID\" :  \"" << m_axi_fpgaconvnet_port_out_ARVALID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARREADY\" :  \"" << m_axi_fpgaconvnet_port_out_ARREADY.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARADDR\" :  \"" << m_axi_fpgaconvnet_port_out_ARADDR.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARID\" :  \"" << m_axi_fpgaconvnet_port_out_ARID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARLEN\" :  \"" << m_axi_fpgaconvnet_port_out_ARLEN.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARSIZE\" :  \"" << m_axi_fpgaconvnet_port_out_ARSIZE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARBURST\" :  \"" << m_axi_fpgaconvnet_port_out_ARBURST.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARLOCK\" :  \"" << m_axi_fpgaconvnet_port_out_ARLOCK.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARCACHE\" :  \"" << m_axi_fpgaconvnet_port_out_ARCACHE.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARPROT\" :  \"" << m_axi_fpgaconvnet_port_out_ARPROT.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARQOS\" :  \"" << m_axi_fpgaconvnet_port_out_ARQOS.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARREGION\" :  \"" << m_axi_fpgaconvnet_port_out_ARREGION.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_ARUSER\" :  \"" << m_axi_fpgaconvnet_port_out_ARUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RVALID\" :  \"" << m_axi_fpgaconvnet_port_out_RVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RREADY\" :  \"" << m_axi_fpgaconvnet_port_out_RREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RDATA\" :  \"" << m_axi_fpgaconvnet_port_out_RDATA.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RLAST\" :  \"" << m_axi_fpgaconvnet_port_out_RLAST.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RID\" :  \"" << m_axi_fpgaconvnet_port_out_RID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RUSER\" :  \"" << m_axi_fpgaconvnet_port_out_RUSER.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_RRESP\" :  \"" << m_axi_fpgaconvnet_port_out_RRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_BVALID\" :  \"" << m_axi_fpgaconvnet_port_out_BVALID.read() << "\" ";
        mHdltvoutHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_BREADY\" :  \"" << m_axi_fpgaconvnet_port_out_BREADY.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_BRESP\" :  \"" << m_axi_fpgaconvnet_port_out_BRESP.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_BID\" :  \"" << m_axi_fpgaconvnet_port_out_BID.read() << "\" ";
        mHdltvinHandle << " , " <<  " \"m_axi_fpgaconvnet_port_out_BUSER\" :  \"" << m_axi_fpgaconvnet_port_out_BUSER.read() << "\" ";
        mHdltvinHandle << "}" << std::endl;
        mHdltvoutHandle << "}" << std::endl;
        ap_cycleNo++;
    }
}

}

