<stg><name>cordic_sincos_generi</name>


<trans_list>

<trans id="164" from="1" to="7">
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="1" to="2">
<condition id="49">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="2" to="3">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="3" to="4">
<condition id="52">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="3" to="5">
<condition id="60">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="4" to="5">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="5" to="6">
<condition id="55">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="7">
<condition id="59">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="6" to="5">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %t_in_read = call float @_ssdm_op_Read.ap_auto.float(float %t_in)

]]></Node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:1  %p_Val2_7 = bitcast float %t_in_read to i32

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_s = icmp eq i8 %loc_V, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_s, label %11, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_36 = icmp ult i8 %loc_V, 115

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_36, label %11, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:0  %closepath = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %tmp = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 27)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:5  %p_Result_9 = trunc i32 %p_Val2_7 to i23

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %expv_op = add i8 -62, %loc_V

]]></Node>
<StgValue><ssdm name="expv_op"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:9  %addr_V = select i1 %closepath, i8 63, i8 %expv_op

]]></Node>
<StgValue><ssdm name="addr_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %addr_V, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
_ifconv:11  %tmp_5_i_i = zext i4 %tmp_12 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="100" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:12  %ref_4oPi_table_100_V_1 = getelementptr [13 x i100]* @ref_4oPi_table_100_V, i64 0, i64 %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_100_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="100" op_0_bw="4">
<![CDATA[
_ifconv:13  %table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8">
<![CDATA[
_ifconv:14  %tmp_34 = trunc i8 %addr_V to i4

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
_ifconv:6  %p_Result_10 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %p_Result_9)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="100" op_0_bw="4">
<![CDATA[
_ifconv:13  %table_100_V = load i100* %ref_4oPi_table_100_V_1, align 16

]]></Node>
<StgValue><ssdm name="table_100_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="100" op_0_bw="4">
<![CDATA[
_ifconv:15  %tmp_7_i_i = zext i4 %tmp_34 to i100

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
_ifconv:16  %r_V = shl i100 %table_100_V, %tmp_7_i_i

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="80" op_0_bw="80" op_1_bw="100" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:17  %Med_V = call i80 @_ssdm_op_PartSelect.i80.i100.i32.i32(i100 %r_V, i32 20, i32 99)

]]></Node>
<StgValue><ssdm name="Med_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="104" op_0_bw="80">
<![CDATA[
_ifconv:18  %lhs_V = zext i80 %Med_V to i104

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="104" op_0_bw="24">
<![CDATA[
_ifconv:19  %rhs_V = zext i24 %p_Result_10 to i104

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="104" op_0_bw="104" op_1_bw="104">
<![CDATA[
_ifconv:20  %r_V_1 = mul i104 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="69" op_0_bw="69" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %p_Val2_13 = call i69 @_ssdm_op_PartSelect.i69.i104.i32.i32(i104 %r_V_1, i32 8, i32 76)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="104" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %tmp_16_i = call i3 @_ssdm_op_PartSelect.i3.i104.i32.i32(i104 %r_V_1, i32 77, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:2  %p_i_cast = add i5 3, %tmp

]]></Node>
<StgValue><ssdm name="p_i_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ifconv:3  %storemerge_i = select i1 %closepath, i5 %p_i_cast, i5 0

]]></Node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="5">
<![CDATA[
_ifconv:4  %storemerge_i_cast = sext i5 %storemerge_i to i7

]]></Node>
<StgValue><ssdm name="storemerge_i_cast"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ifconv:7  call void (...)* @_ssdm_op_SpecMemCore([13 x i100]* @ref_4oPi_table_100_V, [1 x i8]* @p_str53, [14 x i8]* @p_str57, [1 x i8]* @p_str53, i32 -1, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53, [1 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:23  %p_Val2_23 = select i1 %closepath, i3 0, i3 %tmp_16_i

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="3">
<![CDATA[
_ifconv:24  %tmp_35 = trunc i3 %p_Val2_23 to i1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
_ifconv:25  %p_Val2_i = sub i69 0, %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="69" op_0_bw="1" op_1_bw="69" op_2_bw="69">
<![CDATA[
_ifconv:26  %p_Val2_15 = select i1 %tmp_35, i69 %p_Val2_i, i69 %p_Val2_13

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="29" op_0_bw="29" op_1_bw="69" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27  %p_Result_i2_i = call i29 @_ssdm_op_PartSelect.i29.i69.i32.i32(i69 %p_Val2_15, i32 40, i32 68)

]]></Node>
<StgValue><ssdm name="p_Result_i2_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="29" op_2_bw="1">
<![CDATA[
_ifconv:28  %p_Result_11 = call i30 @_ssdm_op_BitConcatenate.i30.i29.i1(i29 %p_Result_i2_i, i1 true)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="30" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %p_Result_12 = call i30 @llvm.part.select.i30(i30 %p_Result_11, i32 29, i32 0) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ifconv:30  %p_Result_13 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 -1, i30 %p_Result_12)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:31  %val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_13, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="32">
<![CDATA[
_ifconv:32  %Mx_zeros_V = trunc i32 %val_assign to i5

]]></Node>
<StgValue><ssdm name="Mx_zeros_V"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="69" op_0_bw="5">
<![CDATA[
_ifconv:33  %tmp_17_i = zext i5 %Mx_zeros_V to i69

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="69" op_0_bw="69" op_1_bw="69">
<![CDATA[
_ifconv:34  %p_Val2_17 = shl i69 %p_Val2_15, %tmp_17_i

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="40" op_0_bw="40" op_1_bw="69" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:35  %Mx_V = call i40 @_ssdm_op_PartSelect.i40.i69.i32.i32(i69 %p_Val2_17, i32 29, i32 68)

]]></Node>
<StgValue><ssdm name="Mx_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="5">
<![CDATA[
_ifconv:36  %tmp_20_i_cast = zext i5 %Mx_zeros_V to i7

]]></Node>
<StgValue><ssdm name="tmp_20_i_cast"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:37  %Ex_V = sub i7 %storemerge_i_cast, %tmp_20_i_cast

]]></Node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
_ifconv:38  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %Ex_V, i32 6)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:39  %tmp_22_i = sub i7 0, %Ex_V

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:40  %sh_assign_2 = select i1 %isNeg, i7 %tmp_22_i, i7 %Ex_V

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:41  %sh_assign_3_cast = sext i7 %sh_assign_2 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="40" op_0_bw="32">
<![CDATA[
_ifconv:42  %tmp_23_i = zext i32 %sh_assign_3_cast to i40

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:43  %tmp_24_i = lshr i40 %Mx_V, %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
_ifconv:44  %tmp_25_i = shl i40 %Mx_V, %tmp_23_i

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
_ifconv:45  %fout_V = select i1 %isNeg, i40 %tmp_24_i, i40 %tmp_25_i

]]></Node>
<StgValue><ssdm name="fout_V"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:46  %tmp_37 = icmp slt i7 %Ex_V, -12

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:47  br i1 %tmp_37, label %ap_fixed_base.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="80" op_0_bw="40">
<![CDATA[
ap_fixed_base.exit:0  %OP1_V = zext i40 %Mx_V to i80

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
ap_fixed_base.exit:1  %p_Val2_9 = mul i80 863554413089, %OP1_V

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:2  %tmp_14 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %p_Val2_9, i32 40, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="43" op_0_bw="40">
<![CDATA[
ap_fixed_base.exit:3  %y_V = zext i40 %tmp_14 to i43

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="7">
<![CDATA[
ap_fixed_base.exit:4  %tmp_39 = trunc i7 %Ex_V to i6

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ap_fixed_base.exit:5  %yprescale_V_cast = sub i6 0, %tmp_39

]]></Node>
<StgValue><ssdm name="yprescale_V_cast"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:6  br label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="80" op_0_bw="40">
<![CDATA[
:0  %OP1_V_1 = zext i40 %fout_V to i80

]]></Node>
<StgValue><ssdm name="OP1_V_1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
:1  %p_Val2_s = mul i80 %OP1_V_1, 863554413089

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="40" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_15 = call i40 @_ssdm_op_PartSelect.i40.i80.i32.i32(i80 %p_Val2_s, i32 40, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="43" op_0_bw="40">
<![CDATA[
:3  %z_V = zext i40 %tmp_15 to i43

]]></Node>
<StgValue><ssdm name="z_V"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
:0  %p_Val2_18 = phi i43 [ %z_V, %2 ], [ %tz_V, %"operator>>.exit100.i" ]

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
:1  %p_Val2_1 = phi i43 [ 0, %2 ], [ %ty_V, %"operator>>.exit100.i" ]

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
:2  %p_Val2_2 = phi i43 [ 667681663043, %2 ], [ %tx_V, %"operator>>.exit100.i" ]

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:3  %sh_assign = phi i6 [ 0, %2 ], [ %k, %"operator>>.exit100.i" ]

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %exitcond_i = icmp eq i6 %sh_assign, -21

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 43, i64 43, i64 43)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %k = add i6 %sh_assign, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_i, label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit", label %"operator>>.exit100.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="43" op_2_bw="32">
<![CDATA[
operator>>.exit100.i:0  %d_V = call i1 @_ssdm_op_BitSelect.i1.i43.i32(i43 %p_Val2_18, i32 42)

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="43" op_0_bw="6">
<![CDATA[
operator>>.exit100.i:1  %tmp_38 = zext i6 %sh_assign to i43

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:2  %y_s_V = ashr i43 %p_Val2_1, %tmp_38

]]></Node>
<StgValue><ssdm name="y_s_V"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit100.i:3  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1)

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator>>.exit100.i:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:5  %r_V_4_i = sub i43 %p_Val2_2, %y_s_V

]]></Node>
<StgValue><ssdm name="r_V_4_i"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:6  %r_V_i2 = add i43 %p_Val2_2, %y_s_V

]]></Node>
<StgValue><ssdm name="r_V_i2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
operator>>.exit100.i:7  %tx_V = select i1 %d_V, i43 %r_V_i2, i43 %r_V_4_i

]]></Node>
<StgValue><ssdm name="tx_V"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit100.i:8  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin)

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:9  %x_s_V = ashr i43 %p_Val2_2, %tmp_38

]]></Node>
<StgValue><ssdm name="x_s_V"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit100.i:10  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu)

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator>>.exit100.i:11  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:12  %r_V_1_i = sub i43 %p_Val2_1, %x_s_V

]]></Node>
<StgValue><ssdm name="r_V_1_i"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:13  %r_V_i7 = add i43 %p_Val2_1, %x_s_V

]]></Node>
<StgValue><ssdm name="r_V_i7"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
operator>>.exit100.i:14  %ty_V = select i1 %d_V, i43 %r_V_1_i, i43 %r_V_i7

]]></Node>
<StgValue><ssdm name="ty_V"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit100.i:15  %rend4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin3)

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="6">
<![CDATA[
operator>>.exit100.i:16  %tmp_40 = zext i6 %sh_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="126" op_1_bw="64" op_2_bw="64">
<![CDATA[
operator>>.exit100.i:17  %cordic_ctab_table_12_2 = getelementptr [128 x i126]* @cordic_ctab_table_12_1, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="cordic_ctab_table_12_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="126" op_0_bw="7">
<![CDATA[
operator>>.exit100.i:18  %p_Val2_21 = load i126* %cordic_ctab_table_12_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_37" val="0"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit:0  br label %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:0  %p_0 = phi i43 [ 1099511627776, %ap_fixed_base.exit ], [ %p_Val2_2, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="43" op_0_bw="43" op_1_bw="0">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:1  %p_1 = phi i43 [ %y_V, %ap_fixed_base.exit ], [ %p_Val2_1, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:2  %p_s = phi i6 [ %yprescale_V_cast, %ap_fixed_base.exit ], [ 0, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit.loopexit" ]

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="6">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:3  %tmp_s_out = call fastcc float @scaled_fixed2ieee(i43 %p_1, i6 %p_s)

]]></Node>
<StgValue><ssdm name="tmp_s_out"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="6">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:4  %tmp_c_out = call fastcc float @scaled_fixed2ieee(i43 %p_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_c_out"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:5  %tmp_42 = xor i3 %p_Val2_23, -1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="tmp_37" val="1"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:6  %sel = select i1 %p_Result_s, i3 %tmp_42, i3 %p_Val2_23

]]></Node>
<StgValue><ssdm name="sel"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="112" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="126" op_0_bw="7">
<![CDATA[
operator>>.exit100.i:18  %p_Val2_21 = load i126* %cordic_ctab_table_12_2, align 16

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="40" op_0_bw="40" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
operator>>.exit100.i:19  %p_Val2_27_cast = call i40 @_ssdm_op_PartSelect.i40.i126.i32.i32(i126 %p_Val2_21, i32 86, i32 125)

]]></Node>
<StgValue><ssdm name="p_Val2_27_cast"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="126" op_2_bw="32">
<![CDATA[
operator>>.exit100.i:20  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_21, i32 85)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="40" op_0_bw="1">
<![CDATA[
operator>>.exit100.i:21  %tmp_46_cast = zext i1 %tmp_41 to i40

]]></Node>
<StgValue><ssdm name="tmp_46_cast"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
operator>>.exit100.i:22  %z_s_V = add i40 %tmp_46_cast, %p_Val2_27_cast

]]></Node>
<StgValue><ssdm name="z_s_V"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="43" op_0_bw="40">
<![CDATA[
operator>>.exit100.i:23  %z_s_V_cast = zext i40 %z_s_V to i43

]]></Node>
<StgValue><ssdm name="z_s_V_cast"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
operator>>.exit100.i:24  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2)

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
operator>>.exit100.i:25  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str52180) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="d_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:26  %r_V_5_i = sub i43 %p_Val2_18, %z_s_V_cast

]]></Node>
<StgValue><ssdm name="r_V_5_i"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="d_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="43" op_0_bw="43" op_1_bw="43">
<![CDATA[
operator>>.exit100.i:27  %r_V_i = add i43 %p_Val2_18, %z_s_V_cast

]]></Node>
<StgValue><ssdm name="r_V_i"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="43" op_0_bw="1" op_1_bw="43" op_2_bw="43">
<![CDATA[
operator>>.exit100.i:28  %tz_V = select i1 %d_V, i43 %r_V_i, i43 %r_V_5_i

]]></Node>
<StgValue><ssdm name="tz_V"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
operator>>.exit100.i:29  %rend9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin8)

]]></Node>
<StgValue><ssdm name="rend9"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
operator>>.exit100.i:30  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="125" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="6">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:3  %tmp_s_out = call fastcc float @scaled_fixed2ieee(i43 %p_1, i6 %p_s)

]]></Node>
<StgValue><ssdm name="tmp_s_out"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="43" op_2_bw="6">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:4  %tmp_c_out = call fastcc float @scaled_fixed2ieee(i43 %p_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_c_out"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit:7  switch i3 %sel, label %11 [
    i3 -1, label %10
    i3 1, label %4
    i3 2, label %5
    i3 3, label %6
    i3 -4, label %7
    i3 -3, label %8
    i3 -2, label %9
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_218_to_int = bitcast float %tmp_c_out to i32

]]></Node>
<StgValue><ssdm name="tmp_218_to_int"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_218_neg = xor i32 %tmp_218_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_218_neg"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_50 = bitcast i32 %tmp_218_neg to float

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_216_to_int = bitcast float %tmp_c_out to i32

]]></Node>
<StgValue><ssdm name="tmp_216_to_int"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_216_neg = xor i32 %tmp_216_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_216_neg"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_48 = bitcast i32 %tmp_216_neg to float

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_217_to_int = bitcast float %tmp_s_out to i32

]]></Node>
<StgValue><ssdm name="tmp_217_to_int"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_217_neg = xor i32 %tmp_217_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_217_neg"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_49 = bitcast i32 %tmp_217_neg to float

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_214_to_int = bitcast float %tmp_s_out to i32

]]></Node>
<StgValue><ssdm name="tmp_214_to_int"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_214_neg = xor i32 %tmp_214_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_214_neg"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_46 = bitcast i32 %tmp_214_neg to float

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:3  %tmp_215_to_int = bitcast float %tmp_c_out to i32

]]></Node>
<StgValue><ssdm name="tmp_215_to_int"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_215_neg = xor i32 %tmp_215_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_215_neg"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_47 = bitcast i32 %tmp_215_neg to float

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_213_to_int = bitcast float %tmp_c_out to i32

]]></Node>
<StgValue><ssdm name="tmp_213_to_int"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_213_neg = xor i32 %tmp_213_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_213_neg"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_45 = bitcast i32 %tmp_213_neg to float

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_212_to_int = bitcast float %tmp_s_out to i32

]]></Node>
<StgValue><ssdm name="tmp_212_to_int"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_212_neg = xor i32 %tmp_212_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_212_neg"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_44 = bitcast i32 %tmp_212_neg to float

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:0  %tmp_219_to_int = bitcast float %tmp_s_out to i32

]]></Node>
<StgValue><ssdm name="tmp_219_to_int"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_219_neg = xor i32 %tmp_219_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_219_neg"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_43 = bitcast i32 %tmp_219_neg to float

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_36" val="0"/>
<literal name="sel" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:0  %s_out_write_assign = phi float [ %tmp_43, %10 ], [ %tmp_50, %9 ], [ %tmp_48, %8 ], [ %tmp_46, %7 ], [ %tmp_s_out, %6 ], [ %tmp_c_out, %5 ], [ %tmp_c_out, %4 ], [ %t_in_read, %1 ], [ %tmp_s_out, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit" ], [ 0x7FFFFFFFE0000000, %0 ]

]]></Node>
<StgValue><ssdm name="s_out_write_assign"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0">
<![CDATA[
:1  %c_out_write_assign = phi float [ %tmp_c_out, %10 ], [ %tmp_s_out, %9 ], [ %tmp_49, %8 ], [ %tmp_47, %7 ], [ %tmp_45, %6 ], [ %tmp_44, %5 ], [ %tmp_s_out, %4 ], [ 1.000000e+00, %1 ], [ %tmp_c_out, %"cordic_circ_v1<43, 0, 0, 0, 43, 3, 43, 3>.exit" ], [ 0x7FFFFFFFE0000000, %0 ]

]]></Node>
<StgValue><ssdm name="c_out_write_assign"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:2  %mrv = insertvalue { float, float } undef, float %s_out_write_assign, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
:3  %mrv_1 = insertvalue { float, float } %mrv, float %c_out_write_assign, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64">
<![CDATA[
:4  ret { float, float } %mrv_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
