module decode7seg (input [3:0] entrada,
	output reg [0:6] saida);
	always @ (entrada)
	begin
		case (entrada)
			4'd0: saida= 7'h7E;
			4'd1: saida= 7'h30;
			4'd2: saida= 7'h6D;
			4'd3: saida= 7'h79;
			4'd4: saida= 7'h33;
			4'd5: saida= 7'h5B;
			4'd6: saida= 7'h5F;
			4'd7: saida= 7'h70;
			4'd8: saida= 7'h7F;
			4'd9: saida= 7'h73;
			4'd10: saida= 7'h77;
			4'd11: saida= 7'h1F;
			4'd12: saida= 7'h4E;
			4'd13: saida= 7'h3D;
			4'd14: saida= 7'h4F;
			4'd15: saida= 7'b01000111;
		endcase
	end
endmodule
