$date
	Thu Feb 27 10:13:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ rst $end
$var wire 1 ! out $end
$var reg 3 % curr_state [2:0] $end
$var reg 3 & next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
1$
0#
1"
0!
$end
#5
0"
#10
1"
0$
#15
0"
#20
b1 &
1"
1#
#25
0"
#30
b1 %
b10 &
1"
0#
#35
0"
#40
b10 %
b11 &
1"
1#
#45
0"
#50
b11 %
b10 &
1"
0#
#55
0"
#60
b10 %
b11 &
1"
1#
#65
0"
#70
b101 &
b11 %
1"
#75
0"
#80
1!
b101 %
b10 &
1"
0#
#85
0"
#90
b0 &
0!
b10 %
1"
#95
0"
#100
b0 %
1"
#105
0"
#110
1"
#115
0"
#120
1"
#125
0"
#130
1"
#135
0"
#140
1"
#145
0"
#150
1"
#155
0"
#160
1"
#165
0"
#170
1"
#175
0"
#180
1"
#185
0"
#190
1"
#195
0"
#200
1"
