v 20110115 2
C 40000 40000 0 0 0 title-bordered-A2.sym
T 59700 41700 9 10 1 0 0 1 1
Microcontroller I/O
T 60000 41100 9 10 1 0 0 1 1
Quadcopter Control Board
T 60100 40500 9 10 1 0 0 1 1
Ian Glen <ian@ianglen.me>
C 46900 41000 1 0 0 io.sym
{
T 47100 41600 5 10 0 0 0 0 1
device=none
T 47100 41100 5 8 1 1 0 1 1
value=SFNT_LED
T 47800 41200 5 10 0 0 0 0 1
net=SFNT_LED:1
}
C 50700 41000 1 0 0 io.sym
{
T 50900 41600 5 10 0 0 0 0 1
device=none
T 50900 41100 5 8 1 1 0 1 1
value=SBCK_LED
T 51600 41200 5 10 0 0 0 0 1
net=SBCK_LED:1
}
C 47700 45900 1 0 0 io.sym
{
T 47900 46500 5 10 0 0 0 0 1
device=none
T 47900 46000 5 8 1 1 0 1 1
value=AGRN_LED
T 48600 46100 5 10 0 0 0 0 1
net=AGRN_LED:1
}
C 45000 49200 1 0 1 io.sym
{
T 44800 49800 5 10 0 0 0 6 1
device=none
T 44800 49300 5 8 1 1 0 7 1
value=ARED_LED
T 44100 49400 5 10 0 0 0 6 1
net=ARED_LED:1
}
C 43100 41000 1 0 0 io.sym
{
T 43300 41600 5 10 0 0 0 0 1
device=none
T 43300 41100 5 8 1 1 0 1 1
value=STB_LED
T 44000 41200 5 10 0 0 0 0 1
net=STB_LED:1
}
C 57000 52400 1 0 0 ATSAM4E16CA_PWM-0.sym
{
T 57000 52400 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 57000 52400 5 1 0 0 0 0 1
footprint=LQFP100_14
T 57400 55500 5 8 1 1 0 0 1
refdes=U1
}
C 57100 48100 1 0 0 ATSAM4E16CA_PWM-1.sym
{
T 57100 48100 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 57100 48100 5 1 0 0 0 0 1
footprint=LQFP100_14
T 57500 51200 5 8 1 1 0 0 1
refdes=U1
}
C 60300 50200 1 0 0 ATSAM4E16CA_PWM-2.sym
{
T 60300 50200 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 60300 50200 5 1 0 0 0 0 1
footprint=LQFP100_14
T 60700 53600 5 8 1 1 0 0 1
refdes=U1
}
C 60500 46200 1 0 0 ATSAM4E16CA_PWM-3.sym
{
T 60500 46200 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 60500 46200 5 1 0 0 0 0 1
footprint=LQFP100_14
T 60900 49000 5 8 1 1 0 0 1
refdes=U1
}
C 56700 54100 1 0 1 io.sym
{
T 56500 54700 5 10 0 0 0 6 1
device=none
T 56500 54200 5 8 1 1 0 7 1
value=PWM1
T 56700 54100 5 10 0 0 0 0 1
netname=PWM:1
}
C 56800 50400 1 0 1 io.sym
{
T 56600 51000 5 10 0 0 0 6 1
device=none
T 56600 50500 5 8 1 1 0 7 1
value=PWM2
T 56800 50400 5 10 0 0 0 0 1
netname=PWM:2
}
C 60000 52800 1 0 1 io.sym
{
T 59800 53400 5 10 0 0 0 6 1
device=none
T 59800 52900 5 8 1 1 0 7 1
value=PWM3
T 60000 52800 5 10 0 0 0 0 1
netname=PWM:3
}
C 60200 47600 1 0 1 io.sym
{
T 60000 48200 5 10 0 0 0 6 1
device=none
T 60000 47700 5 8 1 1 0 7 1
value=PWM4
T 60200 47600 5 10 0 0 0 0 1
netname=PWM:4
}
N 56700 54200 57000 54200 4
N 56800 50500 57100 50500 4
N 60000 52900 60300 52900 4
N 60200 47700 60500 47700 4
C 45300 44200 1 0 0 ATSAM4E16CA_IO-D.sym
{
T 45300 44200 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 45300 44200 5 1 0 0 0 0 1
footprint=LQFP100_14
T 45700 49700 5 8 1 1 0 0 1
refdes=U1
}
N 45000 49300 45300 49300 4
N 47700 46000 47400 46000 4
C 41900 50000 1 0 0 ATSAM4E16CA_IO-A.sym
{
T 41900 50000 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 41900 50000 5 1 0 0 0 0 1
footprint=LQFP100_14
T 42300 55500 5 8 1 1 0 0 1
refdes=U1
}
C 47500 50300 1 0 1 ATSAM4E16CA_IO-B.sym
{
T 47500 50300 5 1 0 0 0 6 1
device=ATSAM4E16CA
T 47500 50300 5 1 0 0 0 6 1
footprint=LQFP100_14
T 46000 55500 5 8 1 1 0 6 1
refdes=U1
}
C 41600 50500 1 0 1 io.sym
{
T 41400 51100 5 10 0 0 0 6 1
device=none
T 41400 50600 5 8 1 1 0 7 1
value=IO5
T 41600 50500 5 10 0 0 0 0 1
netname=IO:5
}
C 44300 55000 1 0 0 io.sym
{
T 44500 55600 5 10 0 0 0 0 1
device=none
T 44500 55100 5 8 1 1 0 1 1
value=IO6
T 44300 55000 5 10 0 0 0 0 1
netname=IO:6
}
C 41600 52300 1 0 1 io.sym
{
T 41400 52900 5 10 0 0 0 6 1
device=none
T 41400 52400 5 8 1 1 0 7 1
value=IO4
T 41600 52300 5 10 0 0 0 0 1
netname=IO:4
}
C 47800 55000 1 0 0 io.sym
{
T 48000 55600 5 10 0 0 0 0 1
device=none
T 48000 55100 5 8 1 1 0 1 1
value=IO15
T 47800 55000 5 10 0 0 0 0 1
netname=IO:15
}
C 44300 53800 1 0 0 io.sym
{
T 44500 54400 5 10 0 0 0 0 1
device=none
T 44500 53900 5 8 1 1 0 1 1
value=IO10
T 44300 53800 5 10 0 0 0 0 1
netname=IO:10
}
C 44300 54100 1 0 0 io.sym
{
T 44500 54700 5 10 0 0 0 0 1
device=none
T 44500 54200 5 8 1 1 0 1 1
value=IO9
T 44300 54100 5 10 0 0 0 0 1
netname=IO:9
}
C 44300 54400 1 0 0 io.sym
{
T 44500 55000 5 10 0 0 0 0 1
device=none
T 44500 54500 5 8 1 1 0 1 1
value=IO8
T 44300 54400 5 10 0 0 0 0 1
netname=IO:8
}
C 44300 54700 1 0 0 io.sym
{
T 44500 55300 5 10 0 0 0 0 1
device=none
T 44500 54800 5 8 1 1 0 1 1
value=IO7
T 44300 54700 5 10 0 0 0 0 1
netname=IO:7
}
C 44300 52900 1 0 0 io.sym
{
T 44500 53500 5 10 0 0 0 0 1
device=none
T 44500 53000 5 8 1 1 0 1 1
value=IO11
T 44300 52900 5 10 0 0 0 0 1
netname=IO:11
}
C 44300 52300 1 0 0 io.sym
{
T 44500 52900 5 10 0 0 0 0 1
device=none
T 44500 52400 5 8 1 1 0 1 1
value=IO13
T 44300 52300 5 10 0 0 0 0 1
netname=IO:13
}
C 47800 51100 1 0 0 io.sym
{
T 48000 51700 5 10 0 0 0 0 1
device=none
T 48000 51200 5 8 1 1 0 1 1
value=IO16
T 47800 51100 5 10 0 0 0 0 1
netname=IO:16
}
N 41600 50600 41900 50600 4
N 44300 55100 44000 55100 4
N 41600 52400 41900 52400 4
N 47800 51200 47500 51200 4
N 47800 55100 47500 55100 4
N 44300 53900 44000 53900 4
N 44300 54200 44000 54200 4
N 44300 54500 44000 54500 4
N 44300 54800 44000 54800 4
N 44300 53000 44000 53000 4
N 44300 52400 44000 52400 4
C 44300 52000 1 0 0 io.sym
{
T 44500 52600 5 10 0 0 0 0 1
device=none
T 44500 52100 5 8 1 1 0 1 1
value=IO14
T 44300 52000 5 10 0 0 0 0 1
netname=IO:14
}
C 54600 51300 1 0 0 io.sym
{
T 54800 51900 5 10 0 0 0 0 1
device=none
T 54800 51400 5 8 1 1 0 1 1
value=ARMIO6
T 54600 51300 5 10 0 0 0 0 1
netname=ARMIO:6
}
C 54600 41800 1 0 0 io.sym
{
T 54800 42400 5 10 0 0 0 0 1
device=none
T 54800 41900 5 8 1 1 0 1 1
value=ARMIO1
T 54600 41800 5 10 0 0 0 0 1
netname=ARMIO:1
}
C 54600 49400 1 0 0 io.sym
{
T 54800 50000 5 10 0 0 0 0 1
device=none
T 54800 49500 5 8 1 1 0 1 1
value=ARMIO5
T 54600 49400 5 10 0 0 0 0 1
netname=ARMIO:5
}
C 54600 47500 1 0 0 io.sym
{
T 54800 48100 5 10 0 0 0 0 1
device=none
T 54800 47600 5 8 1 1 0 1 1
value=ARMIO4
T 54600 47500 5 10 0 0 0 0 1
netname=ARMIO:4
}
C 54600 45600 1 0 0 io.sym
{
T 54800 46200 5 10 0 0 0 0 1
device=none
T 54800 45700 5 8 1 1 0 1 1
value=ARMIO3
T 54600 45600 5 10 0 0 0 0 1
netname=ARMIO:3
}
C 54600 43700 1 0 0 io.sym
{
T 54800 44300 5 10 0 0 0 0 1
device=none
T 54800 43800 5 8 1 1 0 1 1
value=ARMIO2
T 54600 43700 5 10 0 0 0 0 1
netname=ARMIO:2
}
C 44300 52600 1 0 0 io.sym
{
T 44500 53200 5 10 0 0 0 0 1
device=none
T 44500 52700 5 8 1 1 0 1 1
value=IO12
T 44300 52600 5 10 0 0 0 0 1
netname=IO:12
}
N 44300 52100 44000 52100 4
N 44300 52700 44000 52700 4
N 52200 48400 47400 48400 4
C 54600 53200 1 0 0 io.sym
{
T 54800 53800 5 10 0 0 0 0 1
device=none
T 54800 53300 5 8 1 1 0 1 1
value=ARMIO7
T 54600 53200 5 10 0 0 0 0 1
netname=ARMIO:7
}
C 45000 45000 1 0 1 io.sym
{
T 44800 45600 5 10 0 0 0 6 1
device=none
T 44800 45100 5 8 1 1 0 7 1
value=SEN_TEMP_IO
T 45000 45000 5 10 0 0 0 0 1
netname=SEN_TEMP_IO:1
}
C 45000 45300 1 0 1 io.sym
{
T 44800 45900 5 10 0 0 0 6 1
device=none
T 44800 45400 5 8 1 1 0 7 1
value=SEN_BAT_IO
T 45000 45300 5 10 0 0 0 0 1
netname=SEN_BAT_IO:1
}
C 45000 45600 1 0 1 io.sym
{
T 44800 46200 5 10 0 0 0 6 1
device=none
T 44800 45700 5 8 1 1 0 7 1
value=RF CE
T 45000 45600 5 10 0 0 0 0 1
netname=RFCE:1
}
C 41600 54400 1 0 1 io.sym
{
T 41400 55000 5 10 0 0 0 6 1
device=none
T 41400 54500 5 8 1 1 0 7 1
value=IO3
T 41600 54400 5 10 0 0 0 0 1
netname=IO:3
}
C 45000 45900 1 0 1 io.sym
{
T 44800 46500 5 10 0 0 0 6 1
device=none
T 44800 46000 5 8 1 1 0 7 1
value=IO27
T 45000 45900 5 10 0 0 0 0 1
netname=IO:27
}
C 41600 55000 1 0 1 io.sym
{
T 41400 55600 5 10 0 0 0 6 1
device=none
T 41400 55100 5 8 1 1 0 7 1
value=IO1
T 41600 55000 5 10 0 0 0 0 1
netname=IO:1
}
C 41600 54700 1 0 1 io.sym
{
T 41400 55300 5 10 0 0 0 6 1
device=none
T 41400 54800 5 8 1 1 0 7 1
value=IO2
T 41600 54700 5 10 0 0 0 0 1
netname=IO:2
}
C 45000 46200 1 0 1 io.sym
{
T 44800 46800 5 10 0 0 0 6 1
device=none
T 44800 46300 5 8 1 1 0 7 1
value=IO26
T 45000 46200 5 10 0 0 0 0 1
netname=IO:26
}
N 45000 45100 45300 45100 4
N 45000 45400 45300 45400 4
N 45000 45700 45300 45700 4
N 41600 54500 41900 54500 4
N 45000 46000 45300 46000 4
N 41600 55100 41900 55100 4
N 41600 54800 41900 54800 4
N 45000 46300 45300 46300 4
C 45000 46800 1 0 1 io.sym
{
T 44800 47400 5 10 0 0 0 6 1
device=none
T 44800 46900 5 8 1 1 0 7 1
value=IO24
T 45000 46800 5 10 0 0 0 0 1
netname=IO:24
}
C 45000 47100 1 0 1 io.sym
{
T 44800 47700 5 10 0 0 0 6 1
device=none
T 44800 47200 5 8 1 1 0 7 1
value=IO23
T 45000 47100 5 10 0 0 0 0 1
netname=IO:23
}
C 45000 47400 1 0 1 io.sym
{
T 44800 48000 5 10 0 0 0 6 1
device=none
T 44800 47500 5 8 1 1 0 7 1
value=IO22
T 45000 47400 5 10 0 0 0 0 1
netname=IO:22
}
C 45000 47700 1 0 1 io.sym
{
T 44800 48300 5 10 0 0 0 6 1
device=none
T 44800 47800 5 8 1 1 0 7 1
value=IO21
T 45000 47700 5 10 0 0 0 0 1
netname=IO:21
}
C 45000 46500 1 0 1 io.sym
{
T 44800 47100 5 10 0 0 0 6 1
device=none
T 44800 46600 5 8 1 1 0 7 1
value=IO25
T 45000 46500 5 10 0 0 0 0 1
netname=IO:25
}
C 43100 45900 1 0 0 io.sym
{
T 43300 46500 5 10 0 0 0 0 1
device=none
T 43300 46000 5 8 1 1 0 1 1
value=ARMIO8
T 43100 45900 5 10 0 0 0 0 1
netname=ARMIO:8
}
N 45000 46600 45300 46600 4
N 45000 46900 45300 46900 4
N 45000 47200 45300 47200 4
N 45000 47500 45300 47500 4
N 45000 47800 45300 47800 4
C 45000 48000 1 0 1 io.sym
{
T 44800 48600 5 10 0 0 0 6 1
device=none
T 44800 48100 5 8 1 1 0 7 1
value=IO20
T 45000 48000 5 10 0 0 0 0 1
netname=IO:20
}
C 45000 48300 1 0 1 io.sym
{
T 44800 48900 5 10 0 0 0 6 1
device=none
T 44800 48400 5 8 1 1 0 7 1
value=IO19
T 45000 48300 5 10 0 0 0 0 1
netname=IO:19
}
C 45000 48600 1 0 1 io.sym
{
T 44800 49200 5 10 0 0 0 6 1
device=none
T 44800 48700 5 8 1 1 0 7 1
value=IO18
T 45000 48600 5 10 0 0 0 0 1
netname=IO:18
}
C 45000 48900 1 0 1 io.sym
{
T 44800 49500 5 10 0 0 0 6 1
device=none
T 44800 49000 5 8 1 1 0 7 1
value=IO17
T 45000 48900 5 10 0 0 0 0 1
netname=IO:17
}
N 45000 49000 45300 49000 4
N 45000 48700 45300 48700 4
N 45000 48400 45300 48400 4
N 45000 48100 45300 48100 4
C 53700 49800 1 0 0 transistor-NPN.sym
{
T 54600 50500 5 8 1 1 0 1 1
refdes=Q3
T 54600 50300 5 8 1 1 0 1 1
footprint=SOT23
T 54600 50100 5 8 1 1 0 1 1
device=PMBTA14
}
C 52200 50200 1 0 0 resistor.sym
{
T 52500 50600 5 10 0 0 0 0 1
device=RESISTOR
T 52400 50500 5 8 1 1 0 0 1
refdes=R5
T 52400 49800 5 8 1 1 0 0 1
value=300K
T 52400 50000 5 8 1 1 0 0 1
footprint=0805
}
N 54300 49500 54300 49800 4
N 53700 50300 53100 50300 4
N 54300 49500 54600 49500 4
C 42200 41400 1 0 0 transistor-NPN.sym
{
T 43100 42100 5 8 1 1 0 1 1
refdes=Q9
T 43100 41900 5 8 1 1 0 1 1
footprint=SOT23
T 43100 41700 5 8 1 1 0 1 1
device=PMBTA14
}
C 41000 41800 1 0 0 resistor.sym
{
T 41300 42200 5 10 0 0 0 0 1
device=RESISTOR
T 41200 42100 5 8 1 1 0 0 1
refdes=R11
T 41200 41400 5 8 1 1 0 0 1
value=300K
T 41200 41600 5 8 1 1 0 0 1
footprint=0805
}
N 42800 41100 42800 41400 4
N 42800 42400 42800 42700 4
N 42200 41900 41900 41900 4
N 42800 41100 43100 41100 4
C 46000 41400 1 0 0 transistor-NPN.sym
{
T 46900 42100 5 8 1 1 0 1 1
refdes=Q10
T 46904 42306 5 10 0 0 0 0 1
footprint=TO92
T 46900 41900 5 8 1 1 0 1 1
footprint=SOT23
T 46900 41700 5 8 1 1 0 1 1
device=PMBTA14
}
C 44800 41800 1 0 0 resistor.sym
{
T 45100 42200 5 10 0 0 0 0 1
device=RESISTOR
T 45000 42100 5 8 1 1 0 0 1
refdes=R12
T 45000 41400 5 8 1 1 0 0 1
value=300K
T 45000 41600 5 8 1 1 0 0 1
footprint=0805
}
N 46600 41100 46600 41400 4
N 46600 42400 46600 42700 4
N 46000 41900 45700 41900 4
N 46600 41100 46900 41100 4
C 49800 41400 1 0 0 transistor-NPN.sym
{
T 50700 42100 5 8 1 1 0 1 1
refdes=Q11
T 50704 42306 5 10 0 0 0 0 1
footprint=TO92
T 50700 41900 5 8 1 1 0 1 1
footprint=SOT23
T 50700 41700 5 8 1 1 0 1 1
device=PMBTA14
}
C 48600 41800 1 0 0 resistor.sym
{
T 48900 42200 5 10 0 0 0 0 1
device=RESISTOR
T 48800 42100 5 8 1 1 0 0 1
refdes=R13
T 48800 41400 5 8 1 1 0 0 1
value=300K
T 48800 41600 5 8 1 1 0 0 1
footprint=0805
}
N 50400 41100 50400 41400 4
N 50400 42400 50400 42700 4
N 49800 41900 49500 41900 4
N 50400 41100 50700 41100 4
C 53700 42200 1 0 0 transistor-NPN.sym
{
T 54600 42900 5 8 1 1 0 1 1
refdes=Q8
T 54600 42700 5 8 1 1 0 1 1
footprint=SOT23
T 54600 42500 5 8 1 1 0 1 1
device=PMBTA14
}
C 52200 42600 1 0 0 resistor.sym
{
T 52500 43000 5 10 0 0 0 0 1
device=RESISTOR
T 52400 42900 5 8 1 1 0 0 1
refdes=R10
T 52400 42200 5 8 1 1 0 0 1
value=300K
T 52400 42400 5 8 1 1 0 0 1
footprint=0805
}
N 53700 42700 53100 42700 4
C 53700 44100 1 0 0 transistor-NPN.sym
{
T 54600 44800 5 8 1 1 0 1 1
refdes=Q7
T 54600 44600 5 8 1 1 0 1 1
footprint=SOT23
T 54600 44400 5 8 1 1 0 1 1
device=PMBTA14
}
C 52200 44500 1 0 0 resistor.sym
{
T 52500 44900 5 10 0 0 0 0 1
device=RESISTOR
T 52400 44800 5 8 1 1 0 0 1
refdes=R9
T 52400 44100 5 8 1 1 0 0 1
value=300K
T 52400 44300 5 8 1 1 0 0 1
footprint=0805
}
N 54300 43800 54300 44100 4
N 53700 44600 53100 44600 4
N 54300 43800 54600 43800 4
C 53700 46000 1 0 0 transistor-NPN.sym
{
T 54600 46700 5 8 1 1 0 1 1
refdes=Q6
T 54600 46500 5 8 1 1 0 1 1
footprint=SOT23
T 54600 46300 5 8 1 1 0 1 1
footprint=PMBTA14
}
C 52200 46400 1 0 0 resistor.sym
{
T 52500 46800 5 10 0 0 0 0 1
device=RESISTOR
T 52400 46700 5 8 1 1 0 0 1
refdes=R8
T 52400 46000 5 8 1 1 0 0 1
value=300K
T 52400 46200 5 8 1 1 0 0 1
footprint=0805
}
N 54600 45700 54300 45700 4
N 53700 46500 53100 46500 4
C 53700 47900 1 0 0 transistor-NPN.sym
{
T 54600 48600 5 8 1 1 0 1 1
refdes=Q4
T 54600 48400 5 8 1 1 0 1 1
footprint=SOT23
T 54600 48200 5 8 1 1 0 1 1
device=PMBTA14
}
C 52200 48300 1 0 0 resistor.sym
{
T 52500 48700 5 10 0 0 0 0 1
device=RESISTOR
T 52400 48600 5 8 1 1 0 0 1
refdes=R6
T 52400 47900 5 8 1 1 0 0 1
value=300K
T 52400 48100 5 8 1 1 0 0 1
footprint=0805
}
N 54300 47600 54300 47900 4
N 53700 48400 53100 48400 4
N 54300 47600 54600 47600 4
C 53700 51700 1 0 0 transistor-NPN.sym
{
T 54600 52400 5 8 1 1 0 1 1
refdes=Q2
T 54600 52200 5 8 1 1 0 1 1
footprint=SOT23
T 54600 52000 5 8 1 1 0 1 1
device=PMBTA14
}
C 52200 52100 1 0 0 resistor.sym
{
T 52500 52500 5 10 0 0 0 0 1
device=RESISTOR
T 52400 52400 5 8 1 1 0 0 1
refdes=R4
T 52400 51700 5 8 1 1 0 0 1
value=300K
T 52400 51900 5 8 1 1 0 0 1
footprint=0805
}
N 54300 51400 54600 51400 4
C 53700 53600 1 0 0 transistor-NPN.sym
{
T 54600 54300 5 8 1 1 0 1 1
refdes=Q1
T 54600 54100 5 8 1 1 0 1 1
footprint=SOT23
T 54600 53900 5 8 1 1 0 1 1
device=PMBTA14
}
C 52200 54000 1 0 0 resistor.sym
{
T 52500 54400 5 10 0 0 0 0 1
device=RESISTOR
T 52400 54300 5 8 1 1 0 0 1
refdes=R3
T 52400 53600 5 8 1 1 0 0 1
value=300K
T 52400 53800 5 8 1 1 0 0 1
footprint=0805
}
N 54300 53300 54300 53600 4
N 53700 54100 53100 54100 4
N 54300 53300 54600 53300 4
C 42200 46300 1 0 0 transistor-NPN.sym
{
T 43100 47000 5 8 1 1 0 1 1
refdes=Q5
T 43100 46800 5 8 1 1 0 1 1
footprint=SOT23
T 43100 46600 5 8 1 1 0 1 1
device=PMBTA14
}
C 41000 46700 1 0 0 resistor.sym
{
T 41300 47100 5 10 0 0 0 0 1
device=RESISTOR
T 41200 47000 5 8 1 1 0 0 1
refdes=R7
T 41200 46300 5 8 1 1 0 0 1
value=300K
T 41200 46500 5 8 1 1 0 0 1
footprint=0805
}
N 42800 46000 42800 46300 4
N 42800 47300 42800 47600 4
N 42200 46800 41900 46800 4
N 42800 46000 43100 46000 4
C 42600 47600 1 0 0 power.sym
{
T 42800 47900 5 8 1 1 0 4 1
pinlabel=+3.3v
T 42600 47600 5 10 0 0 0 0 1
netname=3.3v:1
}
N 45300 44800 40700 44800 4
N 40700 44800 40700 46800 4
N 40700 46800 41000 46800 4
C 53200 55200 1 0 0 power.sym
{
T 53400 55500 5 8 1 1 0 4 1
pinlabel=+3.3v
T 53200 55200 5 10 0 0 0 0 1
netname=3.3v:1
}
N 54300 52700 54300 53000 4
N 53400 53000 54300 53000 4
N 53400 43500 53400 55200 4
N 53400 54900 54300 54900 4
N 54300 54900 54300 54600 4
N 54300 51400 54300 51700 4
N 53700 52200 53100 52200 4
N 53400 51100 54300 51100 4
N 54300 51100 54300 50800 4
N 53400 49200 54300 49200 4
N 54300 48900 54300 49200 4
N 53400 47300 54300 47300 4
N 54300 47300 54300 47000 4
N 54300 45700 54300 46000 4
N 53400 45400 54300 45400 4
N 54300 45400 54300 45100 4
N 53400 43500 54300 43500 4
N 54300 43500 54300 43200 4
N 54300 42200 54300 41900 4
N 54300 41900 54600 41900 4
N 47400 48700 51900 48700 4
N 51900 48700 51900 50300 4
N 51900 50300 52200 50300 4
N 47400 49000 51600 49000 4
N 51600 49000 51600 52200 4
N 51600 52200 52200 52200 4
N 47400 49300 51300 49300 4
N 51300 49300 51300 54100 4
N 51300 54100 52200 54100 4
N 47400 47800 51900 47800 4
N 51900 47800 51900 46500 4
N 52200 46500 51900 46500 4
N 47400 47500 51600 47500 4
N 51600 47500 51600 44600 4
N 51600 44600 52200 44600 4
N 47400 45700 51300 45700 4
N 51300 45700 51300 42700 4
N 51300 42700 52200 42700 4
C 42600 42700 1 0 0 power.sym
{
T 42800 43000 5 8 1 1 0 4 1
pinlabel=+3.3v
T 42600 42700 5 10 0 0 0 0 1
netname=3.3v:1
}
C 46400 42700 1 0 0 power.sym
{
T 46600 43000 5 8 1 1 0 4 1
pinlabel=+3.3v
T 46400 42700 5 10 0 0 0 0 1
netname=3.3v:1
}
C 50200 42700 1 0 0 power.sym
{
T 50400 43000 5 8 1 1 0 4 1
pinlabel=+3.3v
T 50200 42700 5 10 0 0 0 0 1
netname=3.3v:1
}
N 47400 44800 47700 44800 4
N 47700 44800 47700 44000 4
N 47700 44000 40700 44000 4
N 40700 44000 40700 41900 4
N 40700 41900 41000 41900 4
N 47400 45100 48000 45100 4
N 48000 45100 48000 43700 4
N 48000 43700 44500 43700 4
N 44500 43700 44500 41900 4
N 44500 41900 44800 41900 4
N 47400 45400 48300 45400 4
N 48300 45400 48300 41900 4
N 48300 41900 48600 41900 4
C 57600 42900 1 0 0 ATSAM4E16CA_AFE_12-bit.sym
{
T 57600 42900 5 1 0 0 0 0 1
device=ATSAM4E16CA
T 57600 42900 5 1 0 0 0 0 1
footprint=LQFP100_14
T 57995 46899 5 8 1 1 0 0 1
refdes=U1
}
C 57300 44600 1 0 1 io.sym
{
T 57100 45200 5 10 0 0 0 6 1
device=none
T 57100 44700 5 8 1 1 0 7 1
value=SEN_BAT
T 57300 44600 5 10 0 0 0 0 1
netname=SEN_BAT:1
}
C 57300 43700 1 0 1 io.sym
{
T 57100 44300 5 10 0 0 0 6 1
device=none
T 57100 43800 5 8 1 1 0 7 1
value=SEN_TEMP
T 57300 43700 5 10 0 0 0 0 1
netname=SEN_TEMP:1
}
N 57300 43800 57600 43800 4
N 57300 44700 57600 44700 4
