{"vcs1":{"timestamp_begin":1684264595.403992986, "rt":1.30, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684264596.790941277, "rt":1.20, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1684264598.067080108, "rt":0.46, "ut":0.21, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684264594.759283137}
{"VCS_COMP_START_TIME": 1684264594.759283137}
{"VCS_COMP_END_TIME": 1684264600.151591927}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211884}}
