Analysis & Synthesis report for sdram_fifo_axi
Tue Jul 11 14:23:59 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state
 11. State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state
 12. State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state
 13. State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component
 20. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated
 21. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p
 22. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_ggc:wrptr_g1p
 23. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp
 24. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram
 25. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14
 26. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr
 27. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp
 28. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_bwp
 29. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
 30. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18
 31. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_brp
 32. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_bwp
 33. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 34. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22
 35. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component
 36. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated
 37. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p
 38. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_ggc:wrptr_g1p
 39. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp
 40. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram
 41. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14
 42. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr
 43. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_lec:rs_brp
 44. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_lec:rs_bwp
 45. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp
 46. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5
 47. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_brp
 48. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_bwp
 49. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
 50. Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8
 51. Parameter Settings for User Entity Instance: sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component
 52. Parameter Settings for User Entity Instance: sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit
 54. Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init
 55. Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh
 56. Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write
 57. Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read
 58. dcfifo Parameter Settings by Entity Instance
 59. Port Connectivity Checks: "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read"
 60. Port Connectivity Checks: "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit"
 61. Port Connectivity Checks: "sdram_pro_sdram_ctrl:sdram_ctrl_inst"
 62. Port Connectivity Checks: "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst"
 63. Port Connectivity Checks: "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst"
 64. Port Connectivity Checks: "sdram_pro_fifo_ctrl:fifo_ctrl_inst"
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages
 67. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 11 14:23:59 2023            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; sdram_fifo_axi                                   ;
; Top-level Entity Name              ; sdram_pro_top                                    ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 938                                              ;
;     Total combinational functions  ; 774                                              ;
;     Dedicated logic registers      ; 461                                              ;
; Total registers                    ; 461                                              ;
; Total pins                         ; 214                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 32,768                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; sdram_pro_top      ; sdram_fifo_axi     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; src/sdram_model_plus.v           ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_model_plus.v      ;         ;
; src/sdram_pro_sdram_ctrl.v       ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_sdram_ctrl.v  ;         ;
; src/sdram_pro_fifo_ctrl.v        ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_fifo_ctrl.v   ;         ;
; src/sdram_pro_write.v            ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_write.v       ;         ;
; src/sdram_pro_top.v              ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_top.v         ;         ;
; src/sdram_pro_read.v             ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_read.v        ;         ;
; src/sdram_pro_init.v             ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_init.v        ;         ;
; src/sdram_pro_autorefresh.v      ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_autorefresh.v ;         ;
; src/sdram_pro_arbit.v            ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/sdram_pro_arbit.v       ;         ;
; src/defines.v                    ; yes             ; User Verilog HDL File        ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/src/defines.v               ;         ;
; ip/write_fifo.v                  ; yes             ; User Wizard-Generated File   ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/write_fifo.v             ;         ;
; ip/read_fifo.v                   ; yes             ; User Wizard-Generated File   ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/read_fifo.v              ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc               ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc          ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc               ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc             ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc            ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc             ;         ;
; db/dcfifo_prn1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_prn1.tdf          ;         ;
; db/a_gray2bin_ldb.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_gray2bin_ldb.tdf       ;         ;
; db/a_graycounter_p96.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_p96.tdf    ;         ;
; db/a_graycounter_ggc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_ggc.tdf    ;         ;
; db/a_graycounter_fgc.tdf         ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/a_graycounter_fgc.tdf    ;         ;
; db/altsyncram_pr61.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/altsyncram_pr61.tdf      ;         ;
; db/altsyncram_52f1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/altsyncram_52f1.tdf      ;         ;
; db/dffpipe_ngh.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_ngh.tdf          ;         ;
; db/dffpipe_lec.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_lec.tdf          ;         ;
; db/alt_synch_pipe_sdb.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_sdb.tdf   ;         ;
; db/dffpipe_qe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_qe9.tdf          ;         ;
; db/dffpipe_pe9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_pe9.tdf          ;         ;
; db/alt_synch_pipe_0e8.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_0e8.tdf   ;         ;
; db/dffpipe_re9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_re9.tdf          ;         ;
; db/cmpr_636.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/cmpr_636.tdf             ;         ;
; db/dcfifo_5lj1.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dcfifo_5lj1.tdf          ;         ;
; db/alt_synch_pipe_tdb.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_tdb.tdf   ;         ;
; db/dffpipe_se9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_se9.tdf          ;         ;
; db/alt_synch_pipe_1e8.tdf        ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/alt_synch_pipe_1e8.tdf   ;         ;
; db/dffpipe_te9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/db/dffpipe_te9.tdf          ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 938       ;
;                                             ;           ;
; Total combinational functions               ; 774       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 309       ;
;     -- 3 input functions                    ; 251       ;
;     -- <=2 input functions                  ; 214       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 530       ;
;     -- arithmetic mode                      ; 244       ;
;                                             ;           ;
; Total registers                             ; 461       ;
;     -- Dedicated logic registers            ; 461       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 214       ;
; Total memory bits                           ; 32768     ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; sys_rst_n ;
; Maximum fan-out                             ; 537       ;
; Total fan-out                               ; 4852      ;
; Average fan-out                             ; 3.28      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sdram_pro_top                                        ; 774 (1)           ; 461 (0)      ; 32768       ; 0            ; 0       ; 0         ; 214  ; 0            ; |sdram_pro_top                                                                                                                                                                        ; work         ;
;    |sdram_pro_fifo_ctrl:fifo_ctrl_inst|               ; 476 (293)         ; 287 (51)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst                                                                                                                                     ; work         ;
;       |read_fifo:read_fifo_inst|                      ; 89 (0)            ; 118 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst                                                                                                            ; work         ;
;          |dcfifo:dcfifo_component|                    ; 89 (0)            ; 118 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component                                                                                    ; work         ;
;             |dcfifo_5lj1:auto_generated|              ; 89 (15)           ; 118 (23)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated                                                         ; work         ;
;                |a_gray2bin_ldb:wrptr_g_gray2bin|      ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin                         ; work         ;
;                |a_gray2bin_ldb:ws_dgrp_gray2bin|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin                         ; work         ;
;                |a_graycounter_fgc:wrptr_gp|           ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp                              ; work         ;
;                |a_graycounter_p96:rdptr_g1p|          ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p                             ; work         ;
;                |alt_synch_pipe_1e8:ws_dgrp|           ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                              ; work         ;
;                   |dffpipe_te9:dffpipe8|              ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8         ; work         ;
;                |alt_synch_pipe_tdb:rs_dgwp|           ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp                              ; work         ;
;                   |dffpipe_se9:dffpipe5|              ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5         ; work         ;
;                |altsyncram_pr61:fifo_ram|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram                                ; work         ;
;                   |altsyncram_52f1:altsyncram14|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14   ; work         ;
;                |cmpr_636:rdempty_eq_comp|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:rdempty_eq_comp                                ; work         ;
;                |cmpr_636:wrfull_eq_comp|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:wrfull_eq_comp                                 ; work         ;
;                |dffpipe_ngh:rdaclr|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr                                      ; work         ;
;                |dffpipe_pe9:ws_brp|                   ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_brp                                      ; work         ;
;                |dffpipe_pe9:ws_bwp|                   ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_bwp                                      ; work         ;
;       |write_fifo:write_fifo_inst|                    ; 94 (0)            ; 118 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|                    ; 94 (0)            ; 118 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_prn1:auto_generated|              ; 94 (17)           ; 118 (23)     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated                                                       ; work         ;
;                |a_gray2bin_ldb:rdptr_g_gray2bin|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_ldb:rs_dgwp_gray2bin|      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin                       ; work         ;
;                |a_graycounter_fgc:wrptr_gp|           ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp                            ; work         ;
;                |a_graycounter_p96:rdptr_g1p|          ; 22 (22)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_0e8:ws_dgrp|           ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                            ; work         ;
;                   |dffpipe_re9:dffpipe22|             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22      ; work         ;
;                |alt_synch_pipe_sdb:rs_dgwp|           ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp                            ; work         ;
;                   |dffpipe_qe9:dffpipe18|             ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18      ; work         ;
;                |altsyncram_pr61:fifo_ram|             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram                              ; work         ;
;                   |altsyncram_52f1:altsyncram14|      ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14 ; work         ;
;                |cmpr_636:rdempty_eq_comp|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp                              ; work         ;
;                |cmpr_636:wrfull_eq_comp|              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp                               ; work         ;
;                |dffpipe_lec:rs_brp|                   ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp                                    ; work         ;
;                |dffpipe_lec:rs_bwp|                   ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_bwp                                    ; work         ;
;                |dffpipe_ngh:rdaclr|                   ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;    |sdram_pro_sdram_ctrl:sdram_ctrl_inst|             ; 297 (38)          ; 174 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst                                                                                                                                   ; work         ;
;       |sdram_pro_arbit:U_sdram_pro_arbit|             ; 12 (12)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit                                                                                                 ; work         ;
;       |sdram_pro_autorefresh:U_sdram_pro_autorefresh| ; 32 (32)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh                                                                                     ; work         ;
;       |sdram_pro_init:U_sdram_pro_init|               ; 37 (37)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init                                                                                                   ; work         ;
;       |sdram_pro_read:U_sdram_pro_read|               ; 91 (91)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read                                                                                                   ; work         ;
;       |sdram_pro_write:U_sdram_pro_write|             ; 87 (87)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write                                                                                                 ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ALTSYNCRAM   ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+------------------------------------------------------------------+
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst   ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/read_fifo.v  ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst ; D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/ip/write_fifo.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state                                                                                                                                                                  ;
+--------------------------+-------------------+------------------+------------------+------------------------+------------------------+------------------------+--------------------------+-----------------------+-------------------+---------------------+-------------------+
; Name                     ; cur_state.RD_PLUS ; cur_state.RD_END ; cur_state.RD_TRP ; cur_state.RD_PRECHARGE ; cur_state.RD_TERMINATE ; cur_state.RD_READ_DATA ; cur_state.RD_CAS_LATENCY ; cur_state.RD_READ_CMD ; cur_state.RD_TRCD ; cur_state.RD_ACTIVE ; cur_state.RD_IDLE ;
+--------------------------+-------------------+------------------+------------------+------------------------+------------------------+------------------------+--------------------------+-----------------------+-------------------+---------------------+-------------------+
; cur_state.RD_IDLE        ; 0                 ; 0                ; 0                ; 0                      ; 0                      ; 0                      ; 0                        ; 0                     ; 0                 ; 0                   ; 0                 ;
; cur_state.RD_ACTIVE      ; 0                 ; 0                ; 0                ; 0                      ; 0                      ; 0                      ; 0                        ; 0                     ; 0                 ; 1                   ; 1                 ;
; cur_state.RD_TRCD        ; 0                 ; 0                ; 0                ; 0                      ; 0                      ; 0                      ; 0                        ; 0                     ; 1                 ; 0                   ; 1                 ;
; cur_state.RD_READ_CMD    ; 0                 ; 0                ; 0                ; 0                      ; 0                      ; 0                      ; 0                        ; 1                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_CAS_LATENCY ; 0                 ; 0                ; 0                ; 0                      ; 0                      ; 0                      ; 1                        ; 0                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_READ_DATA   ; 0                 ; 0                ; 0                ; 0                      ; 0                      ; 1                      ; 0                        ; 0                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_TERMINATE   ; 0                 ; 0                ; 0                ; 0                      ; 1                      ; 0                      ; 0                        ; 0                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_PRECHARGE   ; 0                 ; 0                ; 0                ; 1                      ; 0                      ; 0                      ; 0                        ; 0                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_TRP         ; 0                 ; 0                ; 1                ; 0                      ; 0                      ; 0                      ; 0                        ; 0                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_END         ; 0                 ; 1                ; 0                ; 0                      ; 0                      ; 0                      ; 0                        ; 0                     ; 0                 ; 0                   ; 1                 ;
; cur_state.RD_PLUS        ; 1                 ; 0                ; 0                ; 0                      ; 0                      ; 0                      ; 0                        ; 0                     ; 0                 ; 0                   ; 1                 ;
+--------------------------+-------------------+------------------+------------------+------------------------+------------------------+------------------------+--------------------------+-----------------------+-------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state                                                                                                                     ;
+--------------------------+------------------+------------------------+------------------------+-------------------------+--------------------------+-------------------+---------------------+-------------------+------------------+
; Name                     ; cur_state.WR_TRP ; cur_state.WR_PRECHARGE ; cur_state.WR_TERMINATE ; cur_state.WR_WRITE_DATA ; cur_state.WR_WRITE_BEGIN ; cur_state.WR_TRCD ; cur_state.WR_ACTIVE ; cur_state.WR_IDLE ; cur_state.WR_END ;
+--------------------------+------------------+------------------------+------------------------+-------------------------+--------------------------+-------------------+---------------------+-------------------+------------------+
; cur_state.WR_IDLE        ; 0                ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                   ; 0                 ; 0                ;
; cur_state.WR_ACTIVE      ; 0                ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 1                   ; 1                 ; 0                ;
; cur_state.WR_TRCD        ; 0                ; 0                      ; 0                      ; 0                       ; 0                        ; 1                 ; 0                   ; 1                 ; 0                ;
; cur_state.WR_WRITE_BEGIN ; 0                ; 0                      ; 0                      ; 0                       ; 1                        ; 0                 ; 0                   ; 1                 ; 0                ;
; cur_state.WR_WRITE_DATA  ; 0                ; 0                      ; 0                      ; 1                       ; 0                        ; 0                 ; 0                   ; 1                 ; 0                ;
; cur_state.WR_TERMINATE   ; 0                ; 0                      ; 1                      ; 0                       ; 0                        ; 0                 ; 0                   ; 1                 ; 0                ;
; cur_state.WR_PRECHARGE   ; 0                ; 1                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                   ; 1                 ; 0                ;
; cur_state.WR_TRP         ; 1                ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                   ; 1                 ; 0                ;
; cur_state.WR_END         ; 0                ; 0                      ; 0                      ; 0                       ; 0                        ; 0                 ; 0                   ; 1                 ; 1                ;
+--------------------------+------------------+------------------------+------------------------+-------------------------+--------------------------+-------------------+---------------------+-------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state ;
+---------------------------+---------------------+-----------------------+---------------------------+-----------------------+
; Name                      ; cur_state.ATREF_END ; cur_state.ATREF_ATREF ; cur_state.ATREF_PRECHARGE ; cur_state.ATREF_IDLE  ;
+---------------------------+---------------------+-----------------------+---------------------------+-----------------------+
; cur_state.ATREF_IDLE      ; 0                   ; 0                     ; 0                         ; 0                     ;
; cur_state.ATREF_PRECHARGE ; 0                   ; 0                     ; 1                         ; 1                     ;
; cur_state.ATREF_ATREF     ; 0                   ; 1                     ; 0                         ; 1                     ;
; cur_state.ATREF_END       ; 1                   ; 0                     ; 0                         ; 1                     ;
+---------------------------+---------------------+-----------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state                                                                                                                                 ;
+-------------------------------+--------------------+-------------------------------+----------------------+-----------------------------+----------------------+-----------------------------+--------------------------+---------------------+
; Name                          ; cur_state.INIT_END ; cur_state.INIT_MODE_RESGISTER ; cur_state.INIT_Trc_2 ; cur_state.INIT_AT_REFRESH_2 ; cur_state.INIT_Trc_1 ; cur_state.INIT_AT_REFRESH_1 ; cur_state.INIT_PRECHARGE ; cur_state.INIT_IDLE ;
+-------------------------------+--------------------+-------------------------------+----------------------+-----------------------------+----------------------+-----------------------------+--------------------------+---------------------+
; cur_state.INIT_IDLE           ; 0                  ; 0                             ; 0                    ; 0                           ; 0                    ; 0                           ; 0                        ; 0                   ;
; cur_state.INIT_PRECHARGE      ; 0                  ; 0                             ; 0                    ; 0                           ; 0                    ; 0                           ; 1                        ; 1                   ;
; cur_state.INIT_AT_REFRESH_1   ; 0                  ; 0                             ; 0                    ; 0                           ; 0                    ; 1                           ; 0                        ; 1                   ;
; cur_state.INIT_Trc_1          ; 0                  ; 0                             ; 0                    ; 0                           ; 1                    ; 0                           ; 0                        ; 1                   ;
; cur_state.INIT_AT_REFRESH_2   ; 0                  ; 0                             ; 0                    ; 1                           ; 0                    ; 0                           ; 0                        ; 1                   ;
; cur_state.INIT_Trc_2          ; 0                  ; 0                             ; 1                    ; 0                           ; 0                    ; 0                           ; 0                        ; 1                   ;
; cur_state.INIT_MODE_RESGISTER ; 0                  ; 1                             ; 0                    ; 0                           ; 0                    ; 0                           ; 0                        ; 1                   ;
; cur_state.INIT_END            ; 1                  ; 0                             ; 0                    ; 0                           ; 0                    ; 0                           ; 0                        ; 1                   ;
+-------------------------------+--------------------+-------------------------------+----------------------+-----------------------------+----------------------+-----------------------------+--------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]   ; yes                                                              ; yes                                        ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_cmd[3]                                                            ; Stuck at GND due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_cmd[3]                                                          ; Stuck at GND due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_cmd[3]                                                 ; Stuck at GND due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_bank[0,1]                                              ; Stuck at VCC due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_addr[0..11]                                            ; Stuck at VCC due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_cmd[3]                                                                ; Stuck at GND due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_addr[0..2,4,5]                                                        ; Stuck at VCC due to stuck port data_in                                                         ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[2]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[1]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[0]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[3]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[4]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[5]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[6]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[7]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[8]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[9]~en                                                          ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[10]~en                                                         ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[11]~en                                                         ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[12]~en                                                         ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[13]~en                                                         ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[14]~en                                                         ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[15]~en                                                         ; Lost fanout                                                                                    ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_bwp|dffe21a[10]   ; Lost fanout                                                                                    ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_brp|dffe21a[10]   ; Lost fanout                                                                                    ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_bwp|dffe17a[10] ; Lost fanout                                                                                    ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp|dffe17a[10] ; Lost fanout                                                                                    ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_ack_d1                                                                                              ; Merged with sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_en ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_addr[3,6..10]                                                         ; Merged with sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_addr[11] ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_bank[0,1]                                                             ; Merged with sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_addr[11] ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state~4                                                                ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state~5                                                                ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state~6                                                                ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|cur_state~7                                                                ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state~4                                                              ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state~5                                                              ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|cur_state~6                                                              ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state~4                                                  ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state~5                                                  ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|cur_state~6                                                  ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state~4                                                                ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state~5                                                                ; Lost fanout                                                                                    ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cur_state~6                                                                ; Lost fanout                                                                                    ;
; Total Number of Removed Registers = 65                                                                                                          ;                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 461   ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 445   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 112   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_cmd[2]                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_cmd[2]                                                                       ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_cmd[2]                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_cmd[2]                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_cmd[1]                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_cmd[1]                                                                       ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_cmd[1]                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_cmd[1]                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_cmd[0]                                                                           ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_cmd[0]                                                                       ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh|atref_cmd[0]                                                            ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_cmd[0]                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank[0]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|init_addr[11]                                                                         ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_bank[0]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_bank[1]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_bank[1]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[0]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[0]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[1]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[1]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[2]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[2]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[3]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[3]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[4]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[4]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[5]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[6]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[6]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[7]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[7]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[8]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[8]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[9]                                                                      ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[9]                                                                    ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[10]                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[10]                                                                   ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[11]                                                                     ; 1       ;
; sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[11]                                                                   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a0   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0   ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p|sub_parity6a0 ; 1       ;
; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp|sub_parity12a0 ; 1       ;
; Total number of inverted registers = 45                                                                                                                    ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init|cnt_wait_200us[0]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_sdram_addr[5]   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write|wr_sdram_addr[8] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_addr[1]                                      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_cmd[2]                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_addr[7]                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_ggc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                                   ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                                         ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_lec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_lec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                        ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                         ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                        ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                         ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                       ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                             ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                             ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                             ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                    ;
; USE_EAB                 ; ON          ; Untyped                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                    ;
; CBXI_PARAMETER          ; dcfifo_prn1 ; Untyped                                                                                    ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                     ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                           ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                  ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                  ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                  ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                           ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                  ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                  ;
; CBXI_PARAMETER          ; dcfifo_5lj1 ; Untyped                                                                                  ;
+-------------------------+-------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; INIT           ; 00000000000000000000000000000000 ; Unsigned Binary                                                 ;
; ARBIT          ; 00000000000000000000000000000001 ; Unsigned Binary                                                 ;
; AUTO_REFRESH   ; 00000000000000000000000000000010 ; Unsigned Binary                                                 ;
; WRITE          ; 00000000000000000000000000000011 ; Unsigned Binary                                                 ;
; READ           ; 00000000000000000000000000000100 ; Unsigned Binary                                                 ;
+----------------+----------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init ;
+---------------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------+
; INIT_IDLE           ; 000   ; Unsigned Binary                                                                     ;
; INIT_PRECHARGE      ; 001   ; Unsigned Binary                                                                     ;
; INIT_AT_REFRESH_1   ; 010   ; Unsigned Binary                                                                     ;
; INIT_Trc_1          ; 011   ; Unsigned Binary                                                                     ;
; INIT_AT_REFRESH_2   ; 100   ; Unsigned Binary                                                                     ;
; INIT_Trc_2          ; 101   ; Unsigned Binary                                                                     ;
; INIT_MODE_RESGISTER ; 110   ; Unsigned Binary                                                                     ;
; INIT_END            ; 111   ; Unsigned Binary                                                                     ;
; CNT_200US           ; 10000 ; Signed Integer                                                                      ;
; CNT_TRP             ; 2     ; Signed Integer                                                                      ;
; CNT_TRC             ; 4     ; Signed Integer                                                                      ;
; CNT_TMRD            ; 3     ; Signed Integer                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------+
; ATREF_IDLE      ; 000   ; Unsigned Binary                                                                                       ;
; ATREF_PRECHARGE ; 001   ; Unsigned Binary                                                                                       ;
; ATREF_ATREF     ; 010   ; Unsigned Binary                                                                                       ;
; ATREF_END       ; 011   ; Unsigned Binary                                                                                       ;
; CNT_15US        ; 750   ; Signed Integer                                                                                        ;
; CNT_TRP         ; 2     ; Signed Integer                                                                                        ;
; CNT_TRC         ; 4     ; Signed Integer                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; WR_IDLE        ; 00000000000000000000000000000000 ; Unsigned Binary                                                 ;
; WR_ACTIVE      ; 00000000000000000000000000000001 ; Unsigned Binary                                                 ;
; WR_TRCD        ; 00000000000000000000000000000010 ; Unsigned Binary                                                 ;
; WR_WRITE_BEGIN ; 00000000000000000000000000000011 ; Unsigned Binary                                                 ;
; WR_WRITE_DATA  ; 00000000000000000000000000000100 ; Unsigned Binary                                                 ;
; WR_TERMINATE   ; 00000000000000000000000000000101 ; Unsigned Binary                                                 ;
; WR_PRECHARGE   ; 00000000000000000000000000000110 ; Unsigned Binary                                                 ;
; WR_TRP         ; 00000000000000000000000000000111 ; Unsigned Binary                                                 ;
; WR_END         ; 00000000000000000000000000001000 ; Unsigned Binary                                                 ;
; CNT_TRP        ; 2                                ; Signed Integer                                                  ;
; CNT_TRC        ; 4                                ; Signed Integer                                                  ;
+----------------+----------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read ;
+-----------------+----------------------------------+--------------------------------------------------------------+
; Parameter Name  ; Value                            ; Type                                                         ;
+-----------------+----------------------------------+--------------------------------------------------------------+
; RD_IDLE         ; 00000000000000000000000000000000 ; Unsigned Binary                                              ;
; RD_ACTIVE       ; 00000000000000000000000000000001 ; Unsigned Binary                                              ;
; RD_TRCD         ; 00000000000000000000000000000010 ; Unsigned Binary                                              ;
; RD_READ_CMD     ; 00000000000000000000000000000011 ; Unsigned Binary                                              ;
; RD_CAS_LATENCY  ; 00000000000000000000000000000100 ; Unsigned Binary                                              ;
; RD_READ_DATA    ; 00000000000000000000000000000101 ; Unsigned Binary                                              ;
; RD_TERMINATE    ; 00000000000000000000000000000110 ; Unsigned Binary                                              ;
; RD_PRECHARGE    ; 00000000000000000000000000000111 ; Unsigned Binary                                              ;
; RD_TRP          ; 00000000000000000000000000001000 ; Unsigned Binary                                              ;
; RD_END          ; 00000000000000000000000000001001 ; Unsigned Binary                                              ;
; RD_PLUS         ; 00000000000000000000000000001010 ; Unsigned Binary                                              ;
; CNT_TRP         ; 2                                ; Signed Integer                                               ;
; CNT_TRC         ; 4                                ; Signed Integer                                               ;
; CNT_CAS_LATENCY ; 3                                ; Signed Integer                                               ;
+-----------------+----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                 ;
+----------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                     ;
; Entity Instance            ; sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
; Entity Instance            ; sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component   ;
;     -- FIFO Type           ; Dual Clock                                                                            ;
;     -- LPM_WIDTH           ; 16                                                                                    ;
;     -- LPM_NUMWORDS        ; 1024                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                   ;
;     -- USE_EAB             ; ON                                                                                    ;
+----------------------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read"                        ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_data_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit"                                                                                      ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; init_addr  ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "init_addr[12..12]" will be connected to GND.  ;
; atref_addr ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "atref_addr[12..12]" will be connected to GND. ;
; wr_addr    ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "wr_addr[12..12]" will be connected to GND.    ;
; rd_addr    ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (13 bits) it drives.  Extra input bit(s) "rd_addr[12..12]" will be connected to GND.    ;
; next_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pro_sdram_ctrl:sdram_ctrl_inst"                                                                                                                                                      ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_wr_addr ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (23 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_rd_addr ; Input ; Warning  ; Input port expression (24 bits) is wider than the input port (23 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst" ;
+---------+--------+----------+-----------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                   ;
+---------+--------+----------+-----------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                    ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                    ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                    ;
+---------+--------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst" ;
+---------+--------+----------+-------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                     ;
+---------+--------+----------+-------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                      ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                      ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                      ;
+---------+--------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pro_fifo_ctrl:fifo_ctrl_inst"                                                                                                                                                           ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_rd_b_addr ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (23 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_rd_e_addr ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (23 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sdram_wr_addr   ; Output ; Warning  ; Output or bidir port (23 bits) is smaller than the port expression (24 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; sdram_rd_addr   ; Output ; Warning  ; Output or bidir port (23 bits) is smaller than the port expression (24 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jul 11 14:23:56 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_fifo_axi -c sdram_fifo_axi
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_model_plus.v
    Info (12023): Found entity 1: sdram_model_plus
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_top_tb.v
    Info (12023): Found entity 1: tb_sdram_pro_top
Warning (10274): Verilog HDL macro warning at defines.v(10): overriding existing definition for macro "WRITE", which was defined in "src/sdram_model_plus.v", line 155
Warning (10274): Verilog HDL macro warning at defines.v(11): overriding existing definition for macro "READ", which was defined in "src/sdram_model_plus.v", line 153
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_sdram_ctrl.v
    Info (12023): Found entity 1: sdram_pro_sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_pro_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_write.v
    Info (12023): Found entity 1: sdram_pro_write
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_top.v
    Info (12023): Found entity 1: sdram_pro_top
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_read.v
    Info (12023): Found entity 1: sdram_pro_read
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_init.v
    Info (12023): Found entity 1: sdram_pro_init
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_autorefresh.v
    Info (12023): Found entity 1: sdram_pro_autorefresh
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram_pro_arbit.v
    Info (12023): Found entity 1: sdram_pro_arbit
Info (12021): Found 0 design units, including 0 entities, in source file src/defines.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/write_fifo.v
    Info (12023): Found entity 1: write_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ip/read_fifo.v
    Info (12023): Found entity 1: read_fifo
Warning (10236): Verilog HDL Implicit Net warning at sdram_pro_top_tb.v(69): created implicit net for "rst_n"
Warning (10227): Verilog HDL Port Declaration warning at sdram_model_plus.v(292): data type declaration for "data_sign" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at sdram_model_plus.v(291): see declaration for object "data_sign"
Info (12127): Elaborating entity "sdram_pro_top" for the top level hierarchy
Warning (10034): Output port "sdram_clk_out" at sdram_pro_top.v(30) has no driver
Info (12128): Elaborating entity "sdram_pro_fifo_ctrl" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst"
Info (12128): Elaborating entity "write_fifo" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_prn1.tdf
    Info (12023): Found entity 1: dcfifo_prn1
Info (12128): Elaborating entity "dcfifo_prn1" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf
    Info (12023): Found entity 1: a_gray2bin_ldb
Info (12128): Elaborating entity "a_gray2bin_ldb" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf
    Info (12023): Found entity 1: a_graycounter_p96
Info (12128): Elaborating entity "a_graycounter_p96" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf
    Info (12023): Found entity 1: a_graycounter_ggc
Info (12128): Elaborating entity "a_graycounter_ggc" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_ggc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pr61.tdf
    Info (12023): Found entity 1: altsyncram_pr61
Info (12128): Elaborating entity "altsyncram_pr61" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf
    Info (12023): Found entity 1: altsyncram_52f1
Info (12128): Elaborating entity "altsyncram_52f1" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf
    Info (12023): Found entity 1: dffpipe_lec
Info (12128): Elaborating entity "dffpipe_lec" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sdb
Info (12128): Elaborating entity "alt_synch_pipe_sdb" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_636.tdf
    Info (12023): Found entity 1: cmpr_636
Info (12128): Elaborating entity "cmpr_636" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp"
Info (12128): Elaborating entity "read_fifo" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_5lj1.tdf
    Info (12023): Found entity 1: dcfifo_5lj1
Info (12128): Elaborating entity "dcfifo_5lj1" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tdb
Info (12128): Elaborating entity "alt_synch_pipe_tdb" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1e8
Info (12128): Elaborating entity "alt_synch_pipe_1e8" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8"
Info (12128): Elaborating entity "sdram_pro_sdram_ctrl" for hierarchy "sdram_pro_sdram_ctrl:sdram_ctrl_inst"
Info (12128): Elaborating entity "sdram_pro_arbit" for hierarchy "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit"
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(80): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(92): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(95): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(101): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(104): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(107): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(110): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(116): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(119): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(124): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(127): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(132): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(135): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_pro_arbit.v(139): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "sdram_pro_init" for hierarchy "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init"
Warning (10036): Verilog HDL or VHDL warning at sdram_pro_init.v(42): object "flag_mrd" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at sdram_pro_init.v(59): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "sdram_pro_autorefresh" for hierarchy "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh"
Info (12128): Elaborating entity "sdram_pro_write" for hierarchy "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write"
Warning (10230): Verilog HDL assignment warning at sdram_pro_write.v(60): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "sdram_pro_read" for hierarchy "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "sdram_wr_addr[23]" is missing source, defaulting to GND
    Warning (12110): Net "sdram_rd_addr[23]" is missing source, defaulting to GND
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read|rd_data_out[15]" feeding internal logic into a wire
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[21]~1"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[21]~1"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[22]~5"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[22]~5"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[9]~9"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]~13"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[9]~9"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]~13"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[10]~17"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1]~21"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[10]~17"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1]~21"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[11]~25"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[2]~29"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[11]~25"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[2]~29"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[12]~33"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[3]~37"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[12]~33"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[3]~37"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[13]~41"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[4]~45"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[13]~41"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[4]~45"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[14]~49"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[5]~53"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[14]~49"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[5]~53"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[15]~57"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[6]~61"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[15]~57"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[6]~61"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[16]~65"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[7]~69"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]~65"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[7]~69"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[17]~73"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[8]~77"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[17]~73"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[8]~77"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[18]~81"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[18]~81"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]~85"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[19]~85"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[20]~89"
    Warning (13310): Register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]" is converted into an equivalent circuit using register "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~_emulated" and latch "sdram_pro_fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[20]~89"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_clk_out" is stuck at GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "wr_fifo_wr_clk"
    Warning (15610): No output dependent on input pin "wr_fifo_rst"
    Warning (15610): No output dependent on input pin "rd_fifo_rd_clk"
    Warning (15610): No output dependent on input pin "rd_fifo_rst"
    Warning (15610): No output dependent on input pin "sdram_rd_b_addr[23]"
    Warning (15610): No output dependent on input pin "sdram_rd_e_addr[23]"
Info (21057): Implemented 1203 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 139 input pins
    Info (21059): Implemented 59 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 957 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings
    Info: Peak virtual memory: 4624 megabytes
    Info: Processing ended: Tue Jul 11 14:23:59 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ic/project/Sdram_Controler_pro/sdram_fifo_axi/output_files/sdram_fifo_axi.map.smsg.


