// Copyright (c) Microsoft Corporation.
// Licensed under the MIT License.

//! Resource definitions for core chipset devices.

#![forbid(unsafe_code)]

use local_clock::InspectableLocalClock;
use vm_resource::CanResolveTo;
use vm_resource::ResourceKind;

/// The PCI bus name used by the Gen1 (i440BX + PIIX4) chipset.
pub const LEGACY_CHIPSET_PCI_BUS_NAME: &str = "i440bx";

/// Resource kind for CMOS RTC time-source handles.
pub enum CmosRtcTimeSourceHandleKind {}

impl ResourceKind for CmosRtcTimeSourceHandleKind {
    const NAME: &'static str = "cmos_rtc_time_source";
}

/// Resolved runtime time source for CMOS RTC devices.
pub struct ResolvedCmosRtcTimeSource(pub Box<dyn InspectableLocalClock>);

impl CanResolveTo<ResolvedCmosRtcTimeSource> for CmosRtcTimeSourceHandleKind {
    type Input<'a> = ();
}

pub mod ipmi_kcs {
    //! Resource definitions for the IPMI KCS virtual BMC.

    use super::CmosRtcTimeSourceHandleKind;
    use ipmi_protocol::SelRecord;
    use mesh::MeshPayload;
    use vm_resource::CanResolveTo;
    use vm_resource::Resource;
    use vm_resource::ResourceId;
    use vm_resource::ResourceKind;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// AMD64 KCS data-register port.
    pub const IPMI_KCS_DATA_PORT: u16 = 0xca2;
    /// AMD64 KCS status-read/command-write port.
    pub const IPMI_KCS_STATUS_COMMAND_PORT: u16 = IPMI_KCS_DATA_PORT + 1;
    /// ARM64 KCS MMIO page base address.
    pub const IPMI_KCS_MMIO_BASE_ADDRESS_AARCH64: u64 = 0xeffe_7000;
    /// ARM64 KCS MMIO register spacing.
    pub const IPMI_KCS_MMIO_REGISTER_SPACING_AARCH64: u64 = 4;
    /// ARM64 KCS data-register address.
    pub const IPMI_KCS_MMIO_DATA_ADDRESS_AARCH64: u64 = IPMI_KCS_MMIO_BASE_ADDRESS_AARCH64;
    /// ARM64 KCS status-read/command-write address.
    pub const IPMI_KCS_MMIO_STATUS_COMMAND_ADDRESS_AARCH64: u64 =
        IPMI_KCS_MMIO_BASE_ADDRESS_AARCH64 + IPMI_KCS_MMIO_REGISTER_SPACING_AARCH64;
    /// Size of the ARM64 KCS MMIO aperture.
    pub const IPMI_KCS_MMIO_REGION_SIZE_AARCH64: u64 = 0x1000;

    /// Non-blocking sink for completed IPMI SEL records.
    pub trait SelEventSink: Send {
        /// Attempts to forward a completed SEL record, returning whether it was accepted.
        fn try_send(&mut self, record_id: u16, record: SelRecord) -> bool;
    }

    /// Resource kind for IPMI SEL event sinks.
    pub enum IpmiSelEventSinkHandleKind {}

    impl ResourceKind for IpmiSelEventSinkHandleKind {
        const NAME: &'static str = "ipmi_sel_event_sink";
    }

    /// Resolved runtime IPMI SEL event sink.
    pub struct ResolvedIpmiSelEventSink(pub Box<dyn SelEventSink>);

    impl CanResolveTo<ResolvedIpmiSelEventSink> for IpmiSelEventSinkHandleKind {
        type Input<'a> = ();
    }

    /// A handle to an AMD64 IPMI KCS virtual BMC.
    #[derive(MeshPayload)]
    pub struct IpmiKcsDeviceHandleX64 {
        /// Non-blocking sink for completed SEL records.
        pub event_sink: Resource<IpmiSelEventSinkHandleKind>,
        /// Wall-clock source used for Unix-epoch SEL timestamps.
        ///
        /// This resource supplies time to UEFI and is not dependent on a
        /// guest-visible CMOS device.
        pub time_source: Resource<CmosRtcTimeSourceHandleKind>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for IpmiKcsDeviceHandleX64 {
        const ID: &'static str = "ipmi-kcs-x64";
    }

    /// A handle to an ARM64 IPMI KCS virtual BMC.
    #[derive(MeshPayload)]
    pub struct IpmiKcsDeviceHandleAArch64 {
        /// Non-blocking sink for completed SEL records.
        pub event_sink: Resource<IpmiSelEventSinkHandleKind>,
        /// Wall-clock source used for Unix-epoch SEL timestamps.
        ///
        /// This resource supplies time to UEFI and is not dependent on a
        /// guest-visible CMOS device.
        pub time_source: Resource<CmosRtcTimeSourceHandleKind>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for IpmiKcsDeviceHandleAArch64 {
        const ID: &'static str = "ipmi-kcs-aarch64";
    }
}

pub mod cmos_rtc_time_source {
    //! Resource definitions and resolvers for CMOS RTC time sources.

    use super::CmosRtcTimeSourceHandleKind;
    use super::ResolvedCmosRtcTimeSource;
    use local_clock::LocalClockDelta;
    use local_clock::SystemTimeClock;
    use mesh::MeshPayload;
    use vm_resource::ResolveResource;
    use vm_resource::ResourceId;
    use vm_resource::declare_static_resolver;

    /// A time source backed by the host system clock with a configurable
    /// millisecond delta.
    #[derive(MeshPayload)]
    pub struct SystemTimeClockHandle {
        /// Offset from system time in milliseconds.
        pub delta_milliseconds: i64,
    }

    impl ResourceId<CmosRtcTimeSourceHandleKind> for SystemTimeClockHandle {
        const ID: &'static str = "system_time_clock";
    }

    /// Resolver for [`SystemTimeClockHandle`].
    pub struct SystemTimeClockResolver;

    declare_static_resolver! {
        SystemTimeClockResolver,
        (CmosRtcTimeSourceHandleKind, SystemTimeClockHandle),
    }

    impl ResolveResource<CmosRtcTimeSourceHandleKind, SystemTimeClockHandle>
        for SystemTimeClockResolver
    {
        type Output = ResolvedCmosRtcTimeSource;
        type Error = std::convert::Infallible;

        fn resolve(
            &self,
            resource: SystemTimeClockHandle,
            (): (),
        ) -> Result<Self::Output, Self::Error> {
            Ok(ResolvedCmosRtcTimeSource(Box::new(SystemTimeClock::new(
                LocalClockDelta::from_millis(resource.delta_milliseconds),
            ))))
        }
    }
}

pub mod i8042 {
    //! Resource definitions for the i8042 PS2 keyboard/mouse controller.

    use mesh::MeshPayload;
    use vm_resource::Resource;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;
    use vm_resource::kind::KeyboardInputHandleKind;

    /// A handle to an i8042 PS2 keyboard/mouse controller controller.
    #[derive(MeshPayload)]
    pub struct I8042DeviceHandle {
        /// The keyboard input.
        pub keyboard_input: Resource<KeyboardInputHandleKind>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for I8042DeviceHandle {
        const ID: &'static str = "i8042";
    }
}

pub mod isa_dma {
    //! Resource definitions for the generic ISA DMA controller.

    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::IsaDmaControllerHandleKind;

    /// A handle to a generic dual 8237 ISA DMA controller.
    #[derive(MeshPayload)]
    pub struct GenericIsaDmaDeviceHandle;

    impl ResourceId<IsaDmaControllerHandleKind> for GenericIsaDmaDeviceHandle {
        const ID: &'static str = "genericIsaDma";
    }
}

pub mod pic {
    //! Resource definitions for the PIC (dual 8259 Programmable Interrupt Controller).

    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// A handle to a dual 8259 PIC (Programmable Interrupt Controller) device.
    #[derive(MeshPayload)]
    pub struct PicDeviceHandle;

    impl ResourceId<ChipsetDeviceHandleKind> for PicDeviceHandle {
        const ID: &'static str = "pic";
    }
}

pub mod pit {
    //! Resource definitions for the PIT (Programmable Interval Timer).

    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// A handle to a PIT (Intel 8253/8254 Programmable Interval Timer) device.
    #[derive(MeshPayload)]
    pub struct PitDeviceHandle;

    impl ResourceId<ChipsetDeviceHandleKind> for PitDeviceHandle {
        const ID: &'static str = "pit";
    }
}

pub mod battery {
    //! Resource definitions for the battery device

    #[cfg(feature = "arbitrary")]
    use arbitrary::Arbitrary;
    use inspect::Inspect;
    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;
    /// A handle to a battery device for x64
    #[derive(MeshPayload)]
    pub struct BatteryDeviceHandleX64 {
        /// Channel to receive updated state
        pub battery_status_recv: mesh::Receiver<HostBatteryUpdate>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for BatteryDeviceHandleX64 {
        const ID: &'static str = "batteryX64";
    }

    /// A handle to a battery device for aarch64
    #[derive(MeshPayload)]
    pub struct BatteryDeviceHandleAArch64 {
        /// Channel to receive updated state
        pub battery_status_recv: mesh::Receiver<HostBatteryUpdate>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for BatteryDeviceHandleAArch64 {
        const ID: &'static str = "batteryAArch64";
    }

    /// Updated battery state from the host
    #[derive(Debug, Clone, Copy, Inspect, PartialEq, Eq, MeshPayload, Default)]
    #[cfg_attr(feature = "arbitrary", derive(Arbitrary))]
    pub struct HostBatteryUpdate {
        /// Is the battery present?
        pub battery_present: bool,
        /// Is the battery charging?
        pub charging: bool,
        /// Is the battery discharging?
        pub discharging: bool,
        /// Provides the current rate of drain in milliwatts from the battery.
        pub rate: u32,
        /// Provides the remaining battery capacity in milliwatt-hours.
        pub remaining_capacity: u32,
        /// Provides the max capacity of the battery in `milliwatt-hours`
        pub max_capacity: u32,
        /// Is ac online?
        pub ac_online: bool,
    }

    impl HostBatteryUpdate {
        /// Returns a default `HostBatteryUpdate` with the battery present and charging.
        pub fn default_present() -> Self {
            Self {
                battery_present: true,
                charging: true,
                discharging: false,
                rate: 1,
                remaining_capacity: 950,
                max_capacity: 1000,
                ac_online: true,
            }
        }
    }
}

pub mod piix4_pci_isa_bridge {
    //! Resource definitions for the PIIX4 PCI-ISA bridge device.

    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// A handle to the PIIX4 PCI-to-ISA bridge (PCI device function 0).
    #[derive(MeshPayload)]
    pub struct Piix4PciIsaBridgeDeviceHandle;

    /// The fixed BDF used by the PIIX4 PCI-ISA bridge in the Gen1 chipset.
    pub const PIIX4_PCI_ISA_BRIDGE_BDF: (u8, u8, u8) = (0, 7, 0);

    impl ResourceId<ChipsetDeviceHandleKind> for Piix4PciIsaBridgeDeviceHandle {
        const ID: &'static str = "piix4PciIsaBridge";
    }
}

pub mod ioapic {
    //! Resource definitions for the generic IO-APIC device.

    use mesh::MeshPayload;
    use std::fmt;
    use std::fmt::Debug;
    use vm_resource::CanResolveTo;
    use vm_resource::Resource;
    use vm_resource::ResourceId;
    use vm_resource::ResourceKind;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// The number of IO-APIC entries used by the platform.
    pub const IOAPIC_NUM_ENTRIES: u8 = 24;

    /// Trait allowing the IO-APIC device to assert VM interrupts.
    pub trait IoApicRouting: Send + Sync {
        /// Asserts virtual interrupt line `irq`.
        fn assert(&self, irq: u8);
        /// Sets the MSI parameters to use when virtual interrupt line `irq` is
        /// asserted.
        fn set_route(&self, irq: u8, request: Option<(u64, u32)>);
    }

    impl Debug for dyn IoApicRouting {
        fn fmt(&self, f: &mut fmt::Formatter<'_>) -> fmt::Result {
            f.pad("IoApicRouting")
        }
    }

    /// Resource kind for resolving IO-APIC routing implementations.
    pub enum IoApicRoutingHandleKind {}

    impl ResourceKind for IoApicRoutingHandleKind {
        const NAME: &'static str = "ioapic_routing";
    }

    /// Resolved IO-APIC routing implementation.
    ///
    /// Wraps `Box<dyn IoApicRouting>` in a newtype to avoid lifetime issues
    /// with `async_trait` and `CanResolveTo`.
    pub struct ResolvedIoApicRouting(pub Box<dyn IoApicRouting>);

    impl CanResolveTo<ResolvedIoApicRouting> for IoApicRoutingHandleKind {
        type Input<'a> = ();
    }

    /// A handle to a generic IO-APIC device.
    #[derive(MeshPayload)]
    pub struct GenericIoApicDeviceHandle {
        /// Resource for resolving the IoApicRouting implementation.
        pub routing: Resource<IoApicRoutingHandleKind>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for GenericIoApicDeviceHandle {
        const ID: &'static str = "generic-ioapic";
    }
}

pub mod piix4_uhci {
    //! Resource definitions for the PIIX4 USB UHCI stub device.

    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// A handle to the PIIX4 USB UHCI stub controller.
    #[derive(MeshPayload)]
    pub struct Piix4PciUsbUhciStubDeviceHandle;

    /// The fixed BDF used by the PIIX4 USB UHCI stub in the Gen1 chipset.
    pub const PIIX4_PCI_USB_UHCI_STUB_BDF: (u8, u8, u8) = (0, 7, 2);

    impl ResourceId<ChipsetDeviceHandleKind> for Piix4PciUsbUhciStubDeviceHandle {
        const ID: &'static str = "piix4PciUsbUhciStub";
    }
}

pub mod hyperv_guest_watchdog {
    //! Resource definitions for the Hyper-V guest watchdog device.

    use mesh::MeshPayload;
    use vm_resource::ResourceId;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// Default base port IO address for the Hyper-V guest watchdog register window.
    pub const DEFAULT_WDAT_PORT_BASE: u16 = 0x30;

    /// A handle to the Hyper-V guest watchdog device.
    #[derive(MeshPayload)]
    pub struct HyperVGuestWatchdogDeviceHandle {
        /// Base port IO address for the watchdog register window.
        pub port_base: u16,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for HyperVGuestWatchdogDeviceHandle {
        const ID: &'static str = "hyperv_guest_watchdog";
    }
}

pub mod pm {
    //! Resource definitions for power management devices.

    use mesh::MeshPayload;
    use vm_resource::CanResolveTo;
    use vm_resource::Resource;
    use vm_resource::ResourceId;
    use vm_resource::ResourceKind;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// Interface to enable/disable hypervisor PM timer assist.
    pub trait PmTimerAssist: Send + Sync {
        /// Sets the port of the PM timer assist, or disables it if `None`.
        fn set(&self, port: Option<u16>);
    }

    /// Resolved PM timer assist, wrapping a boxed trait object.
    pub struct ResolvedPmTimerAssist(pub Box<dyn PmTimerAssist>);

    /// Resource kind for PM timer assist implementations.
    pub enum PmTimerAssistHandleKind {}

    impl ResourceKind for PmTimerAssistHandleKind {
        const NAME: &'static str = "pm_timer_assist";
    }

    impl CanResolveTo<ResolvedPmTimerAssist> for PmTimerAssistHandleKind {
        type Input<'a> = ();
    }

    /// A handle to the Hyper-V power management device (non-PCI, ACPI/PIO).
    #[derive(MeshPayload)]
    pub struct HyperVPowerManagementDeviceHandle {
        /// IRQ line triggered on ACPI power event.
        pub acpi_irq: u32,
        /// Base port IO address of the device's dynamic register region.
        pub pio_base: u16,
        /// Optional PM timer assist resource.
        pub pm_timer_assist: Option<Resource<PmTimerAssistHandleKind>>,
    }

    impl ResourceId<ChipsetDeviceHandleKind> for HyperVPowerManagementDeviceHandle {
        const ID: &'static str = "hyperv_power_management";
    }

    /// A handle to the PIIX4 power management device (PCI function 3).
    #[derive(MeshPayload)]
    pub struct Piix4PowerManagementDeviceHandle {
        /// Optional PM timer assist resource.
        pub pm_timer_assist: Option<Resource<PmTimerAssistHandleKind>>,
    }

    /// The fixed BDF used by the PIIX4 PM device in the Gen1 chipset.
    pub const PIIX4_PM_BDF: (u8, u8, u8) = (0, 7, 3);

    /// Default PIO base address for the PM dynamic register region.
    ///
    /// This value must match what is reported by the firmware (FADT).
    pub const DEFAULT_PM_PIO_BASE: u16 = acpi_spec::hyperv::DEFAULT_PM_PIO_BASE;

    /// Default ACPI IRQ line for the Hyper-V power management device.
    pub const DEFAULT_ACPI_IRQ: u32 = acpi_spec::hyperv::DEFAULT_ACPI_IRQ;

    impl ResourceId<ChipsetDeviceHandleKind> for Piix4PowerManagementDeviceHandle {
        const ID: &'static str = "piix4_power_management";
    }
}

pub mod i440bx_host_pci_bridge {
    //! Resource definitions for the i440BX Host-PCI Bridge.

    use memory_range::MemoryRange;
    use mesh::MeshPayload;
    use vm_resource::CanResolveTo;
    use vm_resource::Resource;
    use vm_resource::ResourceId;
    use vm_resource::ResourceKind;
    use vm_resource::kind::ChipsetDeviceHandleKind;

    /// Memory mapping state for a GPA range managed by the i440BX PAM registers.
    #[derive(Default, Copy, Clone, Debug, PartialEq, Eq)]
    pub enum GpaState {
        /// Reads and writes go to RAM.
        #[default]
        Writable,
        /// Reads go to RAM, writes go to MMIO.
        WriteProtected,
        /// Reads go to ROM, writes go to RAM.
        WriteOnly,
        /// Reads and writes go to MMIO.
        Mmio,
    }

    /// A trait to adjust GPA memory range mappings.
    ///
    /// This is called when the i440BX PAM (Physical Address Management) PCI
    /// configuration registers are modified, or for VGA memory.
    pub trait AdjustGpaRange: Send {
        /// Adjusts a memory range's mapping state.
        fn adjust_gpa_range(&mut self, range: MemoryRange, state: GpaState);
    }

    /// Resolved platform-specific [`AdjustGpaRange`] implementation.
    pub struct ResolvedAdjustGpaRange(pub Box<dyn AdjustGpaRange>);

    /// Resource kind for platform-specific [`AdjustGpaRange`] implementations.
    pub enum AdjustGpaRangeHandleKind {}

    impl ResourceKind for AdjustGpaRangeHandleKind {
        const NAME: &'static str = "i440bx_adjust_gpa_range";
    }

    impl CanResolveTo<ResolvedAdjustGpaRange> for AdjustGpaRangeHandleKind {
        type Input<'a> = ();
    }

    /// A handle to an i440BX Host-PCI Bridge device.
    #[derive(MeshPayload)]
    pub struct I440BxHostPciBridgeDeviceHandle {
        /// Platform-specific implementation of GPA range adjustment.
        pub adjust_gpa_range: Resource<AdjustGpaRangeHandleKind>,
    }

    /// The fixed BDF used by the i440BX Host-PCI Bridge in the Gen1 chipset.
    pub const I440BX_HOST_PCI_BRIDGE_BDF: (u8, u8, u8) = (0, 0, 0);

    impl ResourceId<ChipsetDeviceHandleKind> for I440BxHostPciBridgeDeviceHandle {
        const ID: &'static str = "i440bx-host-pci-bridge";
    }
}
