$date
	Sun Jul  7 14:26:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! OUT $end
$var reg 8 " digit [7:0] $end
$scope module DUT $end
$var wire 8 # digit [7:0] $end
$var wire 1 ! OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111 #
b11111111 "
1!
$end
#5000
0!
b1010010 "
b1010010 #
#10000
b1000000 "
b1000000 #
#15000
b11111 "
b11111 #
#20000
1!
b0 "
b0 #
#25000
b11 "
b11 #
#30000
b110 "
b110 #
#35000
b11111100 "
b11111100 #
#40000
1!
b11000 "
b11000 #
#45000
b110110 "
b110110 #
#50000
0!
b10001100 "
b10001100 #
#55000
