{"tech_lib": {"cap_tab": "/home/eda/TSMCHOME/digital/Back_End/lef/tcbn40lpbwp_120c/techfiles/captable/cln40lp_1p06m+alrdl_4x1z_typical.captab", "search_path": "/home/eda/TSMCHOME/digital/Front_End/timing_power_noise/ECSM/tcbn40lpbwp_120b", "library": "tcbn40lpbwptc_ecsm.lib", "lef_lib": "/home/eda/TSMCHOME/digital/Back_End/lef/tcbn40lpbwp_120c/lef/HVH_0d5_0/tcbn40lpbwp_6lm4X1ZRDL.lef", "cds_lib": "/home/eda/TSMCHOME/cds.lib", "sim_vlog": "/home/eda/TSMCHOME/digital/Front_End/verilog/tcbn40lpbwp_120a/tcbn40lpbwp.v"}, "design": {"synth_module": "core_top", "sim_module": "simd_top_testbench", "tcf_path": "simd_top_testbench.inst_simd_top.inst_core_top", "testbench": ["/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/testbench/simd_top_testbench.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_imem.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_dmem.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_dmem.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_imem.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/simd_top.v"], "hdls": ["/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_rf.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/my_isolation.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_rf.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/core_top.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_agu.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_ex.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_id.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_wb.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_top.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_if.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/cp_bypass.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_agu.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_wb.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_top.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_bypass.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_id.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_ex.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_array_id.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_array_top.v", "/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/verilog/pe_array_if.v"], "hdl_dirs": ["/home/shahnawaz/simd-toolchain/benchmark/vector/rotate/RTL/define"]}}