# verilog_bits_paper
//ripple counter part is wrong .// should be made from d ff
