# Zybo_Processor_Simulation

This is a Processor Simulation of RISC instruction on Zybo Board. 
Vivado Version: 2016.4 

This is a hard lab assignment of Rutgers Electrical & Computer Engineering Embedded System Class 2017 Fall
Around 15 out of 30 students managed to demo it. 

Lab manual is provided as: Lab 5 Manual.pdf

Vivado Project File: Lab5.xpr

Constraint File: ZYBO_Master.xdc
