##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CLK_24MHz
		4.2::Critical Path Report for CLK_500kHz
		4.3::Critical Path Report for Clock_1
		4.4::Critical Path Report for clock_motor
		4.5::Critical Path Report for soundUART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CLK_500kHz(routed):R vs. CLK_24MHz:R)
		5.2::Critical Path Report for (CLK_500kHz(routed):F vs. CLK_24MHz:R)
		5.3::Critical Path Report for (CLK_24MHz:R vs. CLK_24MHz:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (CLK_500kHz:R vs. CLK_500kHz:R)
		5.6::Critical Path Report for (soundUART_IntClock:R vs. soundUART_IntClock:R)
		5.7::Critical Path Report for (clock_motor:R vs. clock_motor:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_SAR_1_theACLK                  | N/A                   | Target: 1.59 MHz   | 
Clock: ADC_SAR_1_theACLK(fixed-function)  | N/A                   | Target: 1.59 MHz   | 
Clock: CLK_24MHz                          | Frequency: 51.67 MHz  | Target: 25.50 MHz  | 
Clock: CLK_500kHz                         | Frequency: 63.89 MHz  | Target: 0.50 MHz   | 
Clock: CLK_500kHz(routed)                 | N/A                   | Target: 0.50 MHz   | 
Clock: Clock_1                            | Frequency: 42.63 MHz  | Target: 12.75 MHz  | 
Clock: CyBUS_CLK                          | N/A                   | Target: 51.00 MHz  | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 51.00 MHz  | 
Clock: CyPLL_OUT                          | N/A                   | Target: 51.00 MHz  | 
Clock: clock_motor                        | Frequency: 88.89 MHz  | Target: 0.05 MHz   | 
Clock: soundUART_IntClock                 | Frequency: 52.49 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CLK_24MHz           CLK_24MHz           39215.7          19861       N/A              N/A         N/A              N/A         N/A              N/A         
CLK_500kHz          CLK_500kHz          2e+006           1984347     N/A              N/A         N/A              N/A         N/A              N/A         
CLK_500kHz(routed)  CLK_24MHz           39215.7          18191       N/A              N/A         N/A              N/A         19607.8          -1416       
Clock_1             Clock_1             78431.4          54971       N/A              N/A         N/A              N/A         N/A              N/A         
clock_motor         clock_motor         2e+007           19988750    N/A              N/A         N/A              N/A         N/A              N/A         
soundUART_IntClock  soundUART_IntClock  1.30196e+007     13000557    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
echo_1(0)_PAD  27950         CLK_24MHz:R       
echo_2(0)_PAD  27710         CLK_24MHz:R       
echo_3(0)_PAD  30140         CLK_24MHz:R       
echo_4(0)_PAD  29344         CLK_24MHz:R       


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase      
---------------  ------------  --------------------  
Data(0)_PAD      32761         Clock_1:R             
Pin_pwm1(0)_PAD  23729         clock_motor:R         
Pin_pwm2(0)_PAD  23848         clock_motor:R         
Tx_1(0)_PAD      31193         soundUART_IntClock:R  
trigger(0)_PAD   23203         CLK_500kHz:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CLK_24MHz
***************************************
Clock: CLK_24MHz
Frequency: 51.67 MHz | Target: 25.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     34986

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15125
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q                macrocell26     1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0             macrocell6      2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell6      3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   3102   9995  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  15125  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  15125  19861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CLK_500kHz
****************************************
Clock: CLK_500kHz
Frequency: 63.89 MHz | Target: 0.50 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2793   6293  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11423  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11423  1984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 42.63 MHz | Target: 12.75 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:CurrentBit\/main_4
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 54971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19950
-------------------------------------   ----- 
End-of-path arrival time (ps)           19950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q         macrocell22     1250   1250  54971  RISE       1
\NP:Neo:DPTH_select_2\/main_0  macrocell5      3637   4887  54971  RISE       1
\NP:Neo:DPTH_select_2\/q       macrocell5      3350   8237  54971  RISE       1
\NP:Neo:DPTH:u0\/cs_addr_2     datapathcell1   2302  10538  54971  RISE       1
\NP:Neo:DPTH:u0\/so_comb       datapathcell1   7120  17658  54971  RISE       1
\NP:Neo:CurrentBit\/main_4     macrocell25     2292  19950  54971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock_motor
*****************************************
Clock: clock_motor
Frequency: 88.89 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  19988750  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_1          macrocell16     2789   5079  19988750  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell16     3350   8429  19988750  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10750  19988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for soundUART_IntClock
************************************************
Clock: soundUART_IntClock
Frequency: 52.49 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13000557p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                      macrocell42     1250   1250  13000557  RISE       1
\soundUART:BUART:counter_load_not\/main_0           macrocell18     6031   7281  13000557  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell18     3350  10631  13000557  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2230  12861  13000557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CLK_500kHz(routed):R vs. CLK_24MHz:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 18191p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CLK_500kHz(routed):R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              34986

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16794
-------------------------------------   ----- 
End-of-path arrival time (ps)           16794
 
Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0      0   COMP  RISE       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell9       5693   5693  18191  RISE       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell9       3350   9043  18191  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell2    2622  11664  18191  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2    5130  16794  18191  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3       0  16794  18191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CLK_500kHz(routed):F vs. CLK_24MHz:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -1416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#27)   1019608
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1015378

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         16794
-------------------------------------   ------- 
End-of-path arrival time (ps)           1016794
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell9       5693  1005693  -1416  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell9       3350  1009043  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell2    2622  1011664  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2    5130  1016794  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3       0  1016794  -1416  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (CLK_24MHz:R vs. CLK_24MHz:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 19861p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     34986

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15125
-------------------------------------   ----- 
End-of-path arrival time (ps)           15125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q                macrocell26     1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0             macrocell6      2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell6      3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   3102   9995  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2   5130  15125  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3      0  15125  19861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:CurrentBit\/main_4
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 54971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19950
-------------------------------------   ----- 
End-of-path arrival time (ps)           19950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q         macrocell22     1250   1250  54971  RISE       1
\NP:Neo:DPTH_select_2\/main_0  macrocell5      3637   4887  54971  RISE       1
\NP:Neo:DPTH_select_2\/q       macrocell5      3350   8237  54971  RISE       1
\NP:Neo:DPTH:u0\/cs_addr_2     datapathcell1   2302  10538  54971  RISE       1
\NP:Neo:DPTH:u0\/so_comb       datapathcell1   7120  17658  54971  RISE       1
\NP:Neo:CurrentBit\/main_4     macrocell25     2292  19950  54971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1


5.5::Critical Path Report for (CLK_500kHz:R vs. CLK_500kHz:R)
*************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2793   6293  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11423  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11423  1984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (soundUART_IntClock:R vs. soundUART_IntClock:R)
*****************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13000557p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                      macrocell42     1250   1250  13000557  RISE       1
\soundUART:BUART:counter_load_not\/main_0           macrocell18     6031   7281  13000557  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell18     3350  10631  13000557  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2230  12861  13000557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1


5.7::Critical Path Report for (clock_motor:R vs. clock_motor:R)
***************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  19988750  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_1          macrocell16     2789   5079  19988750  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell16     3350   8429  19988750  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10750  19988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -1416p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#27)   1019608
- Setup time                                                   -4230
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1015378

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         16794
-------------------------------------   ------- 
End-of-path arrival time (ps)           1016794
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell9       5693  1005693  -1416  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell9       3350  1009043  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell2    2622  1011664  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell2    5130  1016794  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ci         datapathcell3       0  1016794  -1416  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 1754p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#27)   1019608
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1013418

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         11664
-------------------------------------   ------- 
End-of-path arrival time (ps)           1011664
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell9       5693  1005693  -1416  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell9       3350  1009043  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell2    2622  1011664   1754  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 1755p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#27)   1019608
- Setup time                                                   -6190
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1013418

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                         11663
-------------------------------------   ------- 
End-of-path arrival time (ps)           1011663
 
Data path
pin name                                               model name      delay       AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_2                                      clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_enable\/main_6          macrocell9       5693  1005693  -1416  FALL       1
\pulseCounter:CounterUDB:count_enable\/q               macrocell9       3350  1009043  -1416  FALL       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell3    2620  1011663   1755  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ClockBlock/dclk_2
Path End       : \pulseCounter:CounterUDB:count_stored_i\/main_4
Capture Clock  : \pulseCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 10405p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CLK_500kHz(routed):F#1 vs. CLK_24MHz:R#27)   1019608
- Setup time                                                   -3510
----------------------------------------------------------   ------- 
End-of-path required time (ps)                               1016098

Launch Clock Arrival Time                   1000000
+ Clock path delay                            0
+ Data path delay                          5693
-------------------------------------   ------- 
End-of-path arrival time (ps)           1005693
 
Data path
pin name                                         model name      delay       AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -------  -----  ----  ------
ClockBlock/dclk_2                                clockblockcell      0  1000000   COMP  FALL       1
\pulseCounter:CounterUDB:count_stored_i\/main_4  macrocell29      5693  1005693  10405  FALL       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:count_stored_i\/clock_0           macrocell29         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 23031p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     33026

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q                macrocell26     1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0             macrocell6      2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell6      3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell2   3102   9995  23031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 23157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     33026

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9869
-------------------------------------   ---- 
End-of-path arrival time (ps)           9869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q                macrocell26     1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0             macrocell6      2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                  macrocell6      3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell3   2977   9869  23157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u0\/f0_load
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 26091p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     36086

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9995
-------------------------------------   ---- 
End-of-path arrival time (ps)           9995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q              macrocell26     1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0           macrocell6      2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                macrocell6      3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/f0_load  datapathcell2   3102   9995  26091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sC16:counterdp:u1\/f0_load
Capture Clock  : \pulseCounter:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 26217p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     36086

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9869
-------------------------------------   ---- 
End-of-path arrival time (ps)           9869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q              macrocell26     1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0           macrocell6      2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q                macrocell6      3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/f0_load  datapathcell3   2977   9869  26217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/clock          datapathcell3       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 26880p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     38716

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell2   1600   1600  26880  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell3      0   1600  26880  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell3   2270   3870  26880  RISE       1
\pulseCounter:CounterUDB:status_0\/main_0             macrocell7      2302   6172  26880  RISE       1
\pulseCounter:CounterUDB:status_0\/q                  macrocell7      3350   9522  26880  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2314  11836  26880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 27230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     38716

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11486
-------------------------------------   ----- 
End-of-path arrival time (ps)           11486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell2   1240   1240  27230  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell3      0   1240  27230  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell3   2270   3510  27230  RISE       1
\pulseCounter:CounterUDB:status_2\/main_0             macrocell8      2305   5815  27230  RISE       1
\pulseCounter:CounterUDB:status_2\/q                  macrocell8      3350   9165  27230  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_2     statusicell1    2320  11486  27230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:prevCapture\/q
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 28712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     38716

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10004
-------------------------------------   ----- 
End-of-path arrival time (ps)           10004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:prevCapture\/q            macrocell26    1250   1250  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/main_0         macrocell6     2292   3542  19861  RISE       1
\pulseCounter:CounterUDB:hwCapture\/q              macrocell6     3350   6892  19861  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_4  statusicell1   3112  10004  28712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1
Path End       : \pulseCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \pulseCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 29534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     35706

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6172
-------------------------------------   ---- 
End-of-path arrival time (ps)           6172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/cl1       datapathcell2   1600   1600  26880  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1i      datapathcell3      0   1600  26880  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/cl1_comb  datapathcell3   2270   3870  26880  RISE       1
\pulseCounter:CounterUDB:prevCompare\/main_0          macrocell28     2302   6172  29534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCompare\/clock_0              macrocell28         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \pulseCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \pulseCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 29654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     38716

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9062
-------------------------------------   ---- 
End-of-path arrival time (ps)           9062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/z0       datapathcell2    760    760  29654  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell3      0    760  29654  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell3   2740   3500  29654  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    5562   9062  29654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sSTSReg:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0
Path End       : \pulseCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \pulseCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 29890p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     35706

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u0\/clock          datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\pulseCounter:CounterUDB:sC16:counterdp:u0\/ce0       datapathcell2   1240   1240  27230  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0i      datapathcell3      0   1240  27230  RISE       1
\pulseCounter:CounterUDB:sC16:counterdp:u1\/ce0_comb  datapathcell3   2270   3510  27230  RISE       1
\pulseCounter:CounterUDB:overflow_reg_i\/main_0       macrocell27     2305   5815  29890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:overflow_reg_i\/clock_0           macrocell27         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_395/q
Path End       : \pulseCounter:CounterUDB:prevCapture\/main_0
Capture Clock  : \pulseCounter:CounterUDB:prevCapture\/clock_0
Path slack     : 32168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CLK_24MHz:R#1 vs. CLK_24MHz:R#2)   39216
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     35706

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_395/clock_0                                            macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_395/q                                     macrocell30   1250   1250  19866  RISE       1
\pulseCounter:CounterUDB:prevCapture\/main_0  macrocell26   2287   3537  32168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\pulseCounter:CounterUDB:prevCapture\/clock_0              macrocell26         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:CurrentBit\/main_4
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 54971p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19950
-------------------------------------   ----- 
End-of-path arrival time (ps)           19950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q         macrocell22     1250   1250  54971  RISE       1
\NP:Neo:DPTH_select_2\/main_0  macrocell5      3637   4887  54971  RISE       1
\NP:Neo:DPTH_select_2\/q       macrocell5      3350   8237  54971  RISE       1
\NP:Neo:DPTH:u0\/cs_addr_2     datapathcell1   2302  10538  54971  RISE       1
\NP:Neo:DPTH:u0\/so_comb       datapathcell1   7120  17658  54971  RISE       1
\NP:Neo:CurrentBit\/main_4     macrocell25     2292  19950  54971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:BITCNT:Counter7\/load
Capture Clock  : \NP:Neo:BITCNT:Counter7\/clock
Path slack     : 59295p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -5360
--------------------------------------------   ----- 
End-of-path required time (ps)                 73071

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13777
-------------------------------------   ----- 
End-of-path arrival time (ps)           13777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q         macrocell24   1250   1250  59295  RISE       1
\NP:Neo:LoadCounter\/main_2    macrocell2    5528   6778  59295  RISE       1
\NP:Neo:LoadCounter\/q         macrocell2    3350  10128  59295  RISE       1
\NP:Neo:BITCNT:Counter7\/load  count7cell    3649  13777  59295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:BITCNT:Counter7\/clock                             count7cell          0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:OFFTime:Counter7\/load
Capture Clock  : \NP:Neo:OFFTime:Counter7\/clock
Path slack     : 60887p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -5360
--------------------------------------------   ----- 
End-of-path required time (ps)                 73071

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12184
-------------------------------------   ----- 
End-of-path arrival time (ps)           12184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q                    macrocell24   1250   1250  59295  RISE       1
\NP:Neo:ReloadPulsewidthCounters\/main_2  macrocell3    4015   5265  60887  RISE       1
\NP:Neo:ReloadPulsewidthCounters\/q       macrocell3    3350   8615  60887  RISE       1
\NP:Neo:OFFTime:Counter7\/load            count7cell    3569  12184  60887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:OFFTime:Counter7\/clock                            count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:DPTH:u0\/cs_addr_2
Capture Clock  : \NP:Neo:DPTH:u0\/clock
Path slack     : 61603p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 72141

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q         macrocell22     1250   1250  54971  RISE       1
\NP:Neo:DPTH_select_2\/main_0  macrocell5      3637   4887  54971  RISE       1
\NP:Neo:DPTH_select_2\/q       macrocell5      3350   8237  54971  RISE       1
\NP:Neo:DPTH:u0\/cs_addr_2     datapathcell1   2302  10538  61603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:ONTime:Counter7\/load
Capture Clock  : \NP:Neo:ONTime:Counter7\/clock
Path slack     : 61809p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -5360
--------------------------------------------   ----- 
End-of-path required time (ps)                 73071

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11262
-------------------------------------   ----- 
End-of-path arrival time (ps)           11262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q                    macrocell24   1250   1250  59295  RISE       1
\NP:Neo:ReloadPulsewidthCounters\/main_2  macrocell3    4015   5265  60887  RISE       1
\NP:Neo:ReloadPulsewidthCounters\/q       macrocell3    3350   8615  60887  RISE       1
\NP:Neo:ONTime:Counter7\/load             count7cell    2647  11262  61809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:ONTime:Counter7\/clock                             count7cell          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:BITCNT:Counter7\/enable
Capture Clock  : \NP:Neo:BITCNT:Counter7\/clock
Path slack     : 62338p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 74371

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12034
-------------------------------------   ----- 
End-of-path arrival time (ps)           12034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q                    macrocell24   1250   1250  59295  RISE       1
\NP:Neo:ReloadPulsewidthCounters\/main_2  macrocell3    4015   5265  60887  RISE       1
\NP:Neo:ReloadPulsewidthCounters\/q       macrocell3    3350   8615  60887  RISE       1
\NP:Neo:BITCNT:Counter7\/enable           count7cell    3418  12034  62338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:BITCNT:Counter7\/clock                             count7cell          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:OFFTime:Counter7\/enable
Capture Clock  : \NP:Neo:OFFTime:Counter7\/clock
Path slack     : 62536p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 74371

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q                    macrocell23   1250   1250  55714  RISE       1
\NP:Neo:EnablePulseWidthCounters\/main_1  macrocell4    3984   5234  62536  RISE       1
\NP:Neo:EnablePulseWidthCounters\/q       macrocell4    3350   8584  62536  RISE       1
\NP:Neo:OFFTime:Counter7\/enable          count7cell    3251  11836  62536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:OFFTime:Counter7\/clock                            count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:ONTime:Counter7\/enable
Capture Clock  : \NP:Neo:ONTime:Counter7\/clock
Path slack     : 63456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 74371

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10915
-------------------------------------   ----- 
End-of-path arrival time (ps)           10915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q                    macrocell23   1250   1250  55714  RISE       1
\NP:Neo:EnablePulseWidthCounters\/main_1  macrocell4    3984   5234  62536  RISE       1
\NP:Neo:EnablePulseWidthCounters\/q       macrocell4    3350   8584  62536  RISE       1
\NP:Neo:ONTime:Counter7\/enable           count7cell    2331  10915  63456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:ONTime:Counter7\/clock                             count7cell          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:DPTH:u0\/cs_addr_0
Capture Clock  : \NP:Neo:DPTH:u0\/clock
Path slack     : 67791p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 72141

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                    model name     delay     AT  slack  edge  Fanout
--------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q      macrocell24     1250   1250  59295  RISE       1
\NP:Neo:DPTH:u0\/cs_addr_0  datapathcell1   3101   4351  67791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:DPTH:u0\/cs_addr_1
Capture Clock  : \NP:Neo:DPTH:u0\/clock
Path slack     : 67987p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -6290
--------------------------------------------   ----- 
End-of-path required time (ps)                 72141

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                    model name     delay     AT  slack  edge  Fanout
--------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q      macrocell23     1250   1250  55714  RISE       1
\NP:Neo:DPTH:u0\/cs_addr_1  datapathcell1   2904   4154  67987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:DPTH:u0\/f0_blk_stat_comb
Path End       : \NP:Neo:MainState_0\/main_7
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 69040p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5882
-------------------------------------   ---- 
End-of-path arrival time (ps)           5882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1

Data path
pin name                           model name     delay     AT  slack  edge  Fanout
---------------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:DPTH:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  69040  RISE       1
\NP:Neo:MainState_0\/main_7        macrocell24     2302   5882  69040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:DPTH:u0\/z1_comb
Path End       : \NP:Neo:MainState_2\/main_3
Capture Clock  : \NP:Neo:MainState_2\/clock_0
Path slack     : 69184p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5737
-------------------------------------   ---- 
End-of-path arrival time (ps)           5737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:DPTH:u0\/z1_comb     datapathcell1   2220   2220  69184  RISE       1
\NP:Neo:MainState_2\/main_3  macrocell22     3517   5737  69184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:CurrentBit\/q
Path End       : \NP:Neo:CurrentBit\/main_3
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 69497p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:CurrentBit\/q       macrocell25   1250   1250  69497  RISE       1
\NP:Neo:CurrentBit\/main_3  macrocell25   4174   5424  69497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:MainState_2\/main_1
Capture Clock  : \NP:Neo:MainState_2\/clock_0
Path slack     : 69687p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q       macrocell23   1250   1250  55714  RISE       1
\NP:Neo:MainState_2\/main_1  macrocell22   3984   5234  69687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:MainState_2\/main_2
Capture Clock  : \NP:Neo:MainState_2\/clock_0
Path slack     : 69815p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q       macrocell24   1250   1250  59295  RISE       1
\NP:Neo:MainState_2\/main_2  macrocell22   3857   5107  69815  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:ONTime:Counter7\/tc
Path End       : \NP:Neo:MainState_0\/main_3
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 69964p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4957
-------------------------------------   ---- 
End-of-path arrival time (ps)           4957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:ONTime:Counter7\/clock                             count7cell          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:ONTime:Counter7\/tc  count7cell    2050   2050  69964  RISE       1
\NP:Neo:MainState_0\/main_3  macrocell24   2907   4957  69964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:MainState_1\/main_0
Capture Clock  : \NP:Neo:MainState_1\/clock_0
Path slack     : 70011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q       macrocell22   1250   1250  54971  RISE       1
\NP:Neo:MainState_1\/main_0  macrocell23   3660   4910  70011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:CurrentBit\/main_0
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 70011p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q      macrocell22   1250   1250  54971  RISE       1
\NP:Neo:CurrentBit\/main_0  macrocell25   3660   4910  70011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:MainState_0\/main_0
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70035p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q       macrocell22   1250   1250  54971  RISE       1
\NP:Neo:MainState_0\/main_0  macrocell24   3637   4887  70035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:BITCNT:Counter7\/tc
Path End       : \NP:Neo:MainState_0\/main_8
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70048p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:BITCNT:Counter7\/clock                             count7cell          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:BITCNT:Counter7\/tc  count7cell    2050   2050  70048  RISE       1
\NP:Neo:MainState_0\/main_8  macrocell24   2824   4874  70048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:CurrentBit\/q
Path End       : \NP:Neo:MainState_0\/main_4
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70068p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4854
-------------------------------------   ---- 
End-of-path arrival time (ps)           4854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:CurrentBit\/q        macrocell25   1250   1250  69497  RISE       1
\NP:Neo:MainState_0\/main_4  macrocell24   3604   4854  70068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:BITCNT:Counter7\/tc
Path End       : \NP:Neo:MainState_1\/main_4
Capture Clock  : \NP:Neo:MainState_1\/clock_0
Path slack     : 70073p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:BITCNT:Counter7\/clock                             count7cell          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:BITCNT:Counter7\/tc  count7cell    2050   2050  70048  RISE       1
\NP:Neo:MainState_1\/main_4  macrocell23   2798   4848  70073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:DPTH:u0\/z1_comb
Path End       : \NP:Neo:MainState_0\/main_6
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70100p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:DPTH:u0\/z1_comb     datapathcell1   2220   2220  69184  RISE       1
\NP:Neo:MainState_0\/main_6  macrocell24     2601   4821  70100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:DPTH:u0\/z1_comb
Path End       : \NP:Neo:MainState_1\/main_3
Capture Clock  : \NP:Neo:MainState_1\/clock_0
Path slack     : 70109p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4812
-------------------------------------   ---- 
End-of-path arrival time (ps)           4812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:DPTH:u0\/clock                                     datapathcell1       0      0  RISE       1

Data path
pin name                     model name     delay     AT  slack  edge  Fanout
---------------------------  -------------  -----  -----  -----  ----  ------
\NP:Neo:DPTH:u0\/z1_comb     datapathcell1   2220   2220  69184  RISE       1
\NP:Neo:MainState_1\/main_3  macrocell23     2592   4812  70109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:OFFTime:Counter7\/tc
Path End       : \NP:Neo:MainState_0\/main_5
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70530p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:OFFTime:Counter7\/clock                            count7cell          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:OFFTime:Counter7\/tc  count7cell    2050   2050  70530  RISE       1
\NP:Neo:MainState_0\/main_5   macrocell24   2341   4391  70530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:MainState_0\/main_2
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70583p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q       macrocell24   1250   1250  59295  RISE       1
\NP:Neo:MainState_0\/main_2  macrocell24   3089   4339  70583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:MainState_1\/main_2
Capture Clock  : \NP:Neo:MainState_1\/clock_0
Path slack     : 70726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q       macrocell24   1250   1250  59295  RISE       1
\NP:Neo:MainState_1\/main_2  macrocell23   2945   4195  70726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_0\/q
Path End       : \NP:Neo:CurrentBit\/main_2
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 70726p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_0\/q      macrocell24   1250   1250  59295  RISE       1
\NP:Neo:CurrentBit\/main_2  macrocell25   2945   4195  70726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:MainState_1\/main_1
Capture Clock  : \NP:Neo:MainState_1\/clock_0
Path slack     : 70773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q       macrocell23   1250   1250  55714  RISE       1
\NP:Neo:MainState_1\/main_1  macrocell23   2898   4148  70773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:CurrentBit\/main_1
Capture Clock  : \NP:Neo:CurrentBit\/clock_0
Path slack     : 70773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4148
-------------------------------------   ---- 
End-of-path arrival time (ps)           4148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q      macrocell23   1250   1250  55714  RISE       1
\NP:Neo:CurrentBit\/main_1  macrocell25   2898   4148  70773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:CurrentBit\/clock_0                                macrocell25         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_1\/q
Path End       : \NP:Neo:MainState_0\/main_1
Capture Clock  : \NP:Neo:MainState_0\/clock_0
Path slack     : 70777p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_1\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_1\/q       macrocell23   1250   1250  55714  RISE       1
\NP:Neo:MainState_0\/main_1  macrocell24   2894   4144  70777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_0\/clock_0                               macrocell24         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \NP:Neo:MainState_2\/q
Path End       : \NP:Neo:MainState_2\/main_0
Capture Clock  : \NP:Neo:MainState_2\/clock_0
Path slack     : 71088p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   78431
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 74921

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3833
-------------------------------------   ---- 
End-of-path arrival time (ps)           3833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\NP:Neo:MainState_2\/q       macrocell22   1250   1250  54971  RISE       1
\NP:Neo:MainState_2\/main_0  macrocell22   2583   3833  71088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\NP:Neo:MainState_2\/clock_0                               macrocell22         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1984347p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -4230
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11423
-------------------------------------   ----- 
End-of-path arrival time (ps)           11423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2793   6293  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   5130  11423  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0  11423  1984347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1987647p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6293
-------------------------------------   ---- 
End-of-path arrival time (ps)           6293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2793   6293  1987647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1987653p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6287
-------------------------------------   ---- 
End-of-path arrival time (ps)           6287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    760    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    760  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   2740   3500  1984347  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2787   6287  1987653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 1989391p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4549
-------------------------------------   ---- 
End-of-path arrival time (ps)           4549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  1986091  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3299   4549  1989391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 1989407p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -6060
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4533
-------------------------------------   ---- 
End-of-path arrival time (ps)           4533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q         macrocell31     1250   1250  1986091  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3283   4533  1989407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_142/main_1
Capture Clock  : Net_142/clock_0
Path slack     : 1990438p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6052
-------------------------------------   ---- 
End-of-path arrival time (ps)           6052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1520   1520  1990438  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1520  1990438  RISE       1
\triggerPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   2230   3750  1990438  RISE       1
Net_142/main_1                              macrocell32     2302   6052  1990438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_142/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:runmode_enable\/q
Path End       : Net_142/main_0
Capture Clock  : Net_142/clock_0
Path slack     : 1991966p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:runmode_enable\/q  macrocell31   1250   1250  1986091  RISE       1
Net_142/main_0                        macrocell32   3274   4524  1991966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_142/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \triggerPWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \triggerPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \triggerPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 1992940p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CLK_500kHz:R#1 vs. CLK_500kHz:R#2)   2000000
- Setup time                                           -3510
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:genblk1:ctrlreg\/clock                  controlcell2        0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\triggerPWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  1992940  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/main_0      macrocell31    2340   3550  1992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\triggerPWM:PWMUDB:runmode_enable\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13000557p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013418

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12861
-------------------------------------   ----- 
End-of-path arrival time (ps)           12861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                      macrocell42     1250   1250  13000557  RISE       1
\soundUART:BUART:counter_load_not\/main_0           macrocell18     6031   7281  13000557  RISE       1
\soundUART:BUART:counter_load_not\/q                macrocell18     3350  10631  13000557  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2230  12861  13000557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:TxSts\/status_0
Capture Clock  : \soundUART:BUART:sTX:TxSts\/clock
Path slack     : 13005662p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13019108

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q        macrocell42    1250   1250  13000557  RISE       1
\soundUART:BUART:tx_status_0\/main_0  macrocell19    6577   7827  13005662  RISE       1
\soundUART:BUART:tx_status_0\/q       macrocell19    3350  11177  13005662  RISE       1
\soundUART:BUART:sTX:TxSts\/status_0  statusicell4   2269  13446  13005662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxSts\/clock                          statusicell4        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13005779p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013598

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7819
-------------------------------------   ---- 
End-of-path arrival time (ps)           7819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q                macrocell42     1250   1250  13000557  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   6569   7819  13005779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_2\/main_1
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13006996p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9102
-------------------------------------   ---- 
End-of-path arrival time (ps)           9102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell43   1250   1250  13003035  RISE       1
\soundUART:BUART:tx_state_2\/main_1  macrocell44   7852   9102  13006996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_1\/main_1
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13007575p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8523
-------------------------------------   ---- 
End-of-path arrival time (ps)           8523
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell43   1250   1250  13003035  RISE       1
\soundUART:BUART:tx_state_1\/main_1  macrocell42   7273   8523  13007575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:txn\/main_4
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13008417p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7681
-------------------------------------   ---- 
End-of-path arrival time (ps)           7681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q  macrocell44   1250   1250  13000708  RISE       1
\soundUART:BUART:txn\/main_4    macrocell41   6431   7681  13008417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \soundUART:BUART:tx_state_0\/main_3
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13008705p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7393
-------------------------------------   ---- 
End-of-path arrival time (ps)           7393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13006542  RISE       1
\soundUART:BUART:tx_state_0\/main_3                  macrocell43     3813   7393  13008705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008784p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013598

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4814
-------------------------------------   ---- 
End-of-path arrival time (ps)           4814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q                macrocell43     1250   1250  13003035  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3564   4814  13008784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \soundUART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13008838p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13013598

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4760
-------------------------------------   ---- 
End-of-path arrival time (ps)           4760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13003606  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   4570   4760  13008838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_1
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13008980p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q      macrocell43   1250   1250  13003035  RISE       1
\soundUART:BUART:tx_bitclk\/main_1  macrocell45   5868   7118  13008980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \soundUART:BUART:txn\/main_3
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13009488p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13009488  RISE       1
\soundUART:BUART:txn\/main_3                macrocell41     2240   6610  13009488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:txn\/main_1
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13009561p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q  macrocell42   1250   1250  13000557  RISE       1
\soundUART:BUART:txn\/main_1    macrocell41   5287   6537  13009561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_0\/main_0
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13009564p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell42   1250   1250  13000557  RISE       1
\soundUART:BUART:tx_state_0\/main_0  macrocell43   5284   6534  13009564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_0\/main_4
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13009718p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6380
-------------------------------------   ---- 
End-of-path arrival time (ps)           6380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell44   1250   1250  13000708  RISE       1
\soundUART:BUART:tx_state_0\/main_4  macrocell43   5130   6380  13009718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_2\/main_2
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13009740p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6358
-------------------------------------   ---- 
End-of-path arrival time (ps)           6358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13003606  RISE       1
\soundUART:BUART:tx_state_2\/main_2               macrocell44     6168   6358  13009740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_bitclk\/main_2
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13010307p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13003606  RISE       1
\soundUART:BUART:tx_bitclk\/main_2                macrocell45     5600   5790  13010307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_1\/main_2
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13010697p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13003606  RISE       1
\soundUART:BUART:tx_state_1\/main_2               macrocell42     5211   5401  13010697  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:tx_state_2\/main_4
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13011123p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4975
-------------------------------------   ---- 
End-of-path arrival time (ps)           4975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13011123  RISE       1
\soundUART:BUART:tx_state_2\/main_4               macrocell44     4785   4975  13011123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_0\/main_5
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13011135p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell45   1250   1250  13011135  RISE       1
\soundUART:BUART:tx_state_0\/main_5  macrocell43   3713   4963  13011135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:txn\/main_6
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13011136p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q  macrocell45   1250   1250  13011135  RISE       1
\soundUART:BUART:txn\/main_6   macrocell41   3712   4962  13011136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:txn\/main_2
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13011295p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4802
-------------------------------------   ---- 
End-of-path arrival time (ps)           4802
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q  macrocell43   1250   1250  13003035  RISE       1
\soundUART:BUART:txn\/main_2    macrocell41   3552   4802  13011295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_0\/q
Path End       : \soundUART:BUART:tx_state_0\/main_1
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13011687p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4410
-------------------------------------   ---- 
End-of-path arrival time (ps)           4410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_0\/q       macrocell43   1250   1250  13003035  RISE       1
\soundUART:BUART:tx_state_0\/main_1  macrocell43   3160   4410  13011687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:tx_state_1\/main_4
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13011695p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4403
-------------------------------------   ---- 
End-of-path arrival time (ps)           4403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13011123  RISE       1
\soundUART:BUART:tx_state_1\/main_4               macrocell42     4213   4403  13011695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_1\/main_3
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13011732p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell44   1250   1250  13000708  RISE       1
\soundUART:BUART:tx_state_1\/main_3  macrocell42   3115   4365  13011732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_3
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13011745p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q      macrocell44   1250   1250  13000708  RISE       1
\soundUART:BUART:tx_bitclk\/main_3  macrocell45   3103   4353  13011745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_2\/main_0
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13011776p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell42   1250   1250  13000557  RISE       1
\soundUART:BUART:tx_state_2\/main_0  macrocell44   3072   4322  13011776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_bitclk\/main_0
Capture Clock  : \soundUART:BUART:tx_bitclk\/clock_0
Path slack     : 13011779p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4319
-------------------------------------   ---- 
End-of-path arrival time (ps)           4319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q      macrocell42   1250   1250  13000557  RISE       1
\soundUART:BUART:tx_bitclk\/main_0  macrocell45   3069   4319  13011779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_2\/q
Path End       : \soundUART:BUART:tx_state_2\/main_3
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13011875p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4223
-------------------------------------   ---- 
End-of-path arrival time (ps)           4223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_2\/q       macrocell44   1250   1250  13000708  RISE       1
\soundUART:BUART:tx_state_2\/main_3  macrocell44   2973   4223  13011875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_state_1\/q
Path End       : \soundUART:BUART:tx_state_1\/main_0
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13011912p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_state_1\/q       macrocell42   1250   1250  13000557  RISE       1
\soundUART:BUART:tx_state_1\/main_0  macrocell42   2936   4186  13011912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_2\/main_5
Capture Clock  : \soundUART:BUART:tx_state_2\/clock_0
Path slack     : 13011941p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell45   1250   1250  13011135  RISE       1
\soundUART:BUART:tx_state_2\/main_5  macrocell44   2907   4157  13011941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_2\/clock_0                       macrocell44         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:tx_bitclk\/q
Path End       : \soundUART:BUART:tx_state_1\/main_5
Capture Clock  : \soundUART:BUART:tx_state_1\/clock_0
Path slack     : 13011943p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_bitclk\/clock_0                        macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:tx_bitclk\/q        macrocell45   1250   1250  13011135  RISE       1
\soundUART:BUART:tx_state_1\/main_5  macrocell42   2905   4155  13011943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_1\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:txn\/q
Path End       : \soundUART:BUART:txn\/main_0
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13012176p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\soundUART:BUART:txn\/q       macrocell41   1250   1250  13012176  RISE       1
\soundUART:BUART:txn\/main_0  macrocell41   2672   3922  13012176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \soundUART:BUART:tx_state_0\/main_2
Capture Clock  : \soundUART:BUART:tx_state_0\/clock_0
Path slack     : 13012232p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13003606  RISE       1
\soundUART:BUART:tx_state_0\/main_2               macrocell43     3676   3866  13012232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:tx_state_0\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \soundUART:BUART:txn\/main_5
Capture Clock  : \soundUART:BUART:txn\/clock_0
Path slack     : 13013363p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (soundUART_IntClock:R#1 vs. soundUART_IntClock:R#2)   13019608
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13016098

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2735
-------------------------------------   ---- 
End-of-path arrival time (ps)           2735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13011123  RISE       1
\soundUART:BUART:txn\/main_5                      macrocell41     2545   2735  13013363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\soundUART:BUART:txn\/clock_0                              macrocell41         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988750p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10750
-------------------------------------   ----- 
End-of-path arrival time (ps)           10750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell7   2290   2290  19988750  RISE       1
\motorPWM_2:PWMUDB:status_2\/main_1          macrocell16     2789   5079  19988750  RISE       1
\motorPWM_2:PWMUDB:status_2\/q               macrocell16     3350   8429  19988750  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2320  10750  19988750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motorPWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19988753p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10747
-------------------------------------   ----- 
End-of-path arrival time (ps)           10747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  19988753  RISE       1
\motorPWM_1:PWMUDB:status_2\/main_1          macrocell14     2792   5082  19988753  RISE       1
\motorPWM_1:PWMUDB:status_2\/q               macrocell14     3350   8432  19988753  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  10747  19988753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988851p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290  19988750  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2799   5089  19988851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19988858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5082
-------------------------------------   ---- 
End-of-path arrival time (ps)           5082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  19988753  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2792   5082  19988858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989581p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:runmode_enable\/q        macrocell33     1250   1250  19989488  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3109   4359  19989581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 19989765p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -6060
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q        macrocell37     1250   1250  19989505  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   2925   4175  19989765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991179p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991179  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/main_0    macrocell34     2801   5311  19991179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \motorPWM_1:PWMUDB:status_0\/clock_0
Path slack     : 19991187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991179  RISE       1
\motorPWM_1:PWMUDB:status_0\/main_1        macrocell35     2793   5303  19991187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_173/main_1
Capture Clock  : Net_173/clock_0
Path slack     : 19991187p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell6       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  19991179  RISE       1
Net_173/main_1                             macrocell36     2793   5303  19991187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 19991379p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  19991379  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/main_0    macrocell38     2601   5111  19991379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/clock_0                   macrocell38         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motorPWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \motorPWM_2:PWMUDB:status_0\/clock_0
Path slack     : 19991388p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  19991379  RISE       1
\motorPWM_2:PWMUDB:status_0\/main_1        macrocell39     2592   5102  19991388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1540/main_1
Capture Clock  : Net_1540/clock_0
Path slack     : 19991388p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/clock                     datapathcell7       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  19991379  RISE       1
Net_1540/main_1                            macrocell40     2592   5102  19991388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1540/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_1540/main_0
Capture Clock  : Net_1540/clock_0
Path slack     : 19992167p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  19989505  RISE       1
Net_1540/main_0                       macrocell40   3073   4323  19992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1540/clock_0                                           macrocell40         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_173/main_0
Capture Clock  : Net_173/clock_0
Path slack     : 19992262p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  19989488  RISE       1
Net_173/main_0                        macrocell36   2978   4228  19992262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_173/clock_0                                            macrocell36         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:prevCompare1\/q
Path End       : \motorPWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:status_0\/clock_0
Path slack     : 19992924p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:prevCompare1\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  19992924  RISE       1
\motorPWM_2:PWMUDB:status_0\/main_0  macrocell39   2316   3566  19992924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992931p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk1:ctrlreg\/clock                  controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  19992931  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/main_0      macrocell37    2349   3559  19992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:runmode_enable\/clock_0                 macrocell37         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:prevCompare1\/q
Path End       : \motorPWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:status_0\/clock_0
Path slack     : 19992944p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:prevCompare1\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  19992944  RISE       1
\motorPWM_1:PWMUDB:status_0\/main_0  macrocell35   2296   3546  19992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motorPWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motorPWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992957p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk1:ctrlreg\/clock                  controlcell3        0      0  RISE       1

Data path
pin name                                       model name    delay     AT     slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  19992957  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/main_0      macrocell33    2323   3533  19992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_2:PWMUDB:status_0\/q
Path End       : \motorPWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19994082p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:status_0\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_2:PWMUDB:status_0\/q               macrocell39    1250   1250  19994082  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell3   4168   5418  19994082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_2:PWMUDB:genblk8:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motorPWM_1:PWMUDB:status_0\/q
Path End       : \motorPWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motorPWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995942p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (clock_motor:R#1 vs. clock_motor:R#2)   20000000
- Setup time                                               -500
----------------------------------------------------   -------- 
End-of-path required time (ps)                         19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:status_0\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\motorPWM_1:PWMUDB:status_0\/q               macrocell35    1250   1250  19995942  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2308   3558  19995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\motorPWM_1:PWMUDB:genblk8:stsreg\/clock                   statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

