{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726870654335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726870654335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 17:17:34 2024 " "Processing started: Fri Sep 20 17:17:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726870654335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870654335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdateNewPro -c TamaguchiUpdateNewPro " "Command: quartus_map --read_settings_files=on --write_settings_files=off TamaguchiUpdateNewPro -c TamaguchiUpdateNewPro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870654335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726870654849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726870654850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador7seg " "Found entity 1: Temporizador7seg" {  } { { "Temporizador.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bssd.v 1 1 " "Found 1 design units, including 1 entities, in source file bssd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "bssd.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/bssd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_luz.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_luz.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensor_luz " "Found entity 1: sensor_luz" {  } { { "sensor_luz.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/sensor_luz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonicsensor.v 1 1 " "Found 1 design units, including 1 entities, in source file ultrasonicsensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 UltrasonicSensor " "Found entity 1: UltrasonicSensor" {  } { { "UltrasonicSensor.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/UltrasonicSensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673715 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "visualizacion_personalizada.v(146) " "Verilog HDL information at visualizacion_personalizada.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726870673717 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "visualizacion_personalizada.v(169) " "Verilog HDL information at visualizacion_personalizada.v(169): always construct contains both blocking and non-blocking assignments" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726870673718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "visualizacion_personalizada.v 1 1 " "Found 1 design units, including 1 entities, in source file visualizacion_personalizada.v" { { "Info" "ISGN_ENTITY_NAME" "1 visualizacion_personalizada " "Found entity 1: visualizacion_personalizada" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tamaguchiupdatenewpro.v 1 1 " "Found 1 design units, including 1 entities, in source file tamaguchiupdatenewpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 TamaguchiUpdateNewPro " "Found entity 1: TamaguchiUpdateNewPro" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726870673723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870673723 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst TamaguchiUpdateNewPro.v(23) " "Verilog HDL Implicit Net warning at TamaguchiUpdateNewPro.v(23): created implicit net for \"rst\"" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TamaguchiUpdateNewPro " "Elaborating entity \"TamaguchiUpdateNewPro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726870673792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensor_luz sensor_luz:fnsba " "Elaborating entity \"sensor_luz\" for hierarchy \"sensor_luz:fnsba\"" {  } { { "TamaguchiUpdateNewPro.v" "fnsba" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_fsm control_fsm:modulo_principal " "Elaborating entity \"control_fsm\" for hierarchy \"control_fsm:modulo_principal\"" {  } { { "TamaguchiUpdateNewPro.v" "modulo_principal" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673797 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(91) " "Verilog HDL assignment warning at control_fsm.v(91): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673799 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(92) " "Verilog HDL assignment warning at control_fsm.v(92): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673800 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(93) " "Verilog HDL assignment warning at control_fsm.v(93): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673800 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(94) " "Verilog HDL assignment warning at control_fsm.v(94): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673800 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(95) " "Verilog HDL assignment warning at control_fsm.v(95): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673800 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(147) " "Verilog HDL assignment warning at control_fsm.v(147): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673801 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(148) " "Verilog HDL assignment warning at control_fsm.v(148): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673801 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(149) " "Verilog HDL assignment warning at control_fsm.v(149): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673802 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(167) " "Verilog HDL assignment warning at control_fsm.v(167): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673802 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(185) " "Verilog HDL assignment warning at control_fsm.v(185): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673803 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(202) " "Verilog HDL assignment warning at control_fsm.v(202): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673803 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_fsm.v(220) " "Verilog HDL assignment warning at control_fsm.v(220): truncated value with size 32 to match size of target (4)" {  } { { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673804 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador7seg control_fsm:modulo_principal\|Temporizador7seg:temporizador_inst " "Elaborating entity \"Temporizador7seg\" for hierarchy \"control_fsm:modulo_principal\|Temporizador7seg:temporizador_inst\"" {  } { { "control_fsm.v" "temporizador_inst" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673829 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Temporizador.v(61) " "Verilog HDL assignment warning at Temporizador.v(61): truncated value with size 32 to match size of target (4)" {  } { { "Temporizador.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/Temporizador.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673832 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal|Temporizador7seg:temporizador_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Temporizador.v(65) " "Verilog HDL assignment warning at Temporizador.v(65): truncated value with size 32 to match size of target (6)" {  } { { "Temporizador.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/Temporizador.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673832 "|TamaguchiUpdateNewPro|control_fsm:modulo_principal|Temporizador7seg:temporizador_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg control_fsm:modulo_principal\|Temporizador7seg:temporizador_inst\|BCDtoSSeg:visualizador " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"control_fsm:modulo_principal\|Temporizador7seg:temporizador_inst\|BCDtoSSeg:visualizador\"" {  } { { "Temporizador.v" "visualizador" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/Temporizador.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UltrasonicSensor UltrasonicSensor:dhaissdnas " "Elaborating entity \"UltrasonicSensor\" for hierarchy \"UltrasonicSensor:dhaissdnas\"" {  } { { "TamaguchiUpdateNewPro.v" "dhaissdnas" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_end UltrasonicSensor.v(10) " "Verilog HDL or VHDL warning at UltrasonicSensor.v(10): object \"echo_end\" assigned a value but never read" {  } { { "UltrasonicSensor.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/UltrasonicSensor.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726870673840 "|TamaguchiUpdateNewPro|UltrasonicSensor:dhaissdnas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UltrasonicSensor.v(23) " "Verilog HDL assignment warning at UltrasonicSensor.v(23): truncated value with size 32 to match size of target (20)" {  } { { "UltrasonicSensor.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/UltrasonicSensor.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673841 "|TamaguchiUpdateNewPro|UltrasonicSensor:dhaissdnas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "visualizacion_personalizada visualizacion_personalizada:diahdias " "Elaborating entity \"visualizacion_personalizada\" for hierarchy \"visualizacion_personalizada:diahdias\"" {  } { { "TamaguchiUpdateNewPro.v" "diahdias" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870673842 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 visualizacion_personalizada.v(132) " "Verilog HDL assignment warning at visualizacion_personalizada.v(132): truncated value with size 32 to match size of target (13)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673848 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "72 0 63 visualizacion_personalizada.v(202) " "Verilog HDL warning at visualizacion_personalizada.v(202): number of words (72) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 202 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1726870673857 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 visualizacion_personalizada.v(218) " "Verilog HDL assignment warning at visualizacion_personalizada.v(218): truncated value with size 32 to match size of target (3)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673862 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 visualizacion_personalizada.v(243) " "Verilog HDL assignment warning at visualizacion_personalizada.v(243): truncated value with size 32 to match size of target (7)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673862 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 visualizacion_personalizada.v(249) " "Verilog HDL assignment warning at visualizacion_personalizada.v(249): truncated value with size 32 to match size of target (16)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673863 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 visualizacion_personalizada.v(253) " "Verilog HDL assignment warning at visualizacion_personalizada.v(253): truncated value with size 32 to match size of target (4)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673863 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "visualizacion_personalizada.v(234) " "Verilog HDL Case Statement information at visualizacion_personalizada.v(234): all case item expressions in this case statement are onehot" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 234 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726870673863 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 visualizacion_personalizada.v(269) " "Verilog HDL assignment warning at visualizacion_personalizada.v(269): truncated value with size 16 to match size of target (8)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673863 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 visualizacion_personalizada.v(339) " "Verilog HDL assignment warning at visualizacion_personalizada.v(339): truncated value with size 32 to match size of target (16)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673866 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "visualizacion_personalizada.v(266) " "Verilog HDL Case Statement information at visualizacion_personalizada.v(266): all case item expressions in this case statement are onehot" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 266 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1726870673866 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 visualizacion_personalizada.v(350) " "Verilog HDL assignment warning at visualizacion_personalizada.v(350): truncated value with size 32 to match size of target (1)" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726870673917 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.data_a 0 visualizacion_personalizada.v(83) " "Net \"config_memory.data_a\" at visualizacion_personalizada.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726870674037 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.waddr_a 0 visualizacion_personalizada.v(83) " "Net \"config_memory.waddr_a\" at visualizacion_personalizada.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726870674041 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.data_a 0 visualizacion_personalizada.v(84) " "Net \"cgram_addrs.data_a\" at visualizacion_personalizada.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726870674042 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.waddr_a 0 visualizacion_personalizada.v(84) " "Net \"cgram_addrs.waddr_a\" at visualizacion_personalizada.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726870674043 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.we_a 0 visualizacion_personalizada.v(83) " "Net \"config_memory.we_a\" at visualizacion_personalizada.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726870674045 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.we_a 0 visualizacion_personalizada.v(84) " "Net \"cgram_addrs.we_a\" at visualizacion_personalizada.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "visualizacion_personalizada.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1726870674046 "|TamaguchiUpdateNewPro|visualizacion_personalizada:diahdias"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "visualizacion_personalizada:diahdias\|cgram_addrs " "RAM logic \"visualizacion_personalizada:diahdias\|cgram_addrs\" is uninferred due to inappropriate RAM size" {  } { { "visualizacion_personalizada.v" "cgram_addrs" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 84 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726870676188 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "visualizacion_personalizada:diahdias\|config_memory " "RAM logic \"visualizacion_personalizada:diahdias\|config_memory\" is uninferred due to inappropriate RAM size" {  } { { "visualizacion_personalizada.v" "config_memory" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/visualizacion_personalizada.v" 83 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1726870676188 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1726870676188 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 C:/Users/diego/Documents/TamaguchiUpdateNewPro/db/TamaguchiUpdateNewPro.ram0_visualizacion_personalizada_5cff4f0b.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"C:/Users/diego/Documents/TamaguchiUpdateNewPro/db/TamaguchiUpdateNewPro.ram0_visualizacion_personalizada_5cff4f0b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726870676189 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Temporizador.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/Temporizador.v" 55 -1 0 } } { "control_fsm.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/control_fsm.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726870676992 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726870676992 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[0\] GND " "Pin \"anodos\[0\]\" is stuck at GND" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726870677714 "|TamaguchiUpdateNewPro|anodos[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "anodos\[1\] VCC " "Pin \"anodos\[1\]\" is stuck at VCC" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726870677714 "|TamaguchiUpdateNewPro|anodos[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "TamaguchiUpdateNewPro.v" "" { Text "C:/Users/diego/Documents/TamaguchiUpdateNewPro/TamaguchiUpdateNewPro.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726870677714 "|TamaguchiUpdateNewPro|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726870677714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726870677858 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726870679840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/diego/Documents/TamaguchiUpdateNewPro/output_files/TamaguchiUpdateNewPro.map.smsg " "Generated suppressed messages file C:/Users/diego/Documents/TamaguchiUpdateNewPro/output_files/TamaguchiUpdateNewPro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870679911 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726870680102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726870680102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "808 " "Implemented 808 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726870680244 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726870680244 ""} { "Info" "ICUT_CUT_TM_LCELLS" "778 " "Implemented 778 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726870680244 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726870680244 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726870680272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 17:18:00 2024 " "Processing ended: Fri Sep 20 17:18:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726870680272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726870680272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726870680272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726870680272 ""}
