
mb_working_jonas_sd_card.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000196f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  080198c8  080198c8  000298c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801a140  0801a140  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  0801a140  0801a140  0002a140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801a148  0801a148  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801a148  0801a148  0002a148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801a14c  0801a14c  0002a14c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0801a150  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016e00  200001fc  0801a34c  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  20016ffc  0801a34c  00036ffc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c3a4  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007572  00000000  00000000  0006c5d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002768  00000000  00000000  00073b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002410  00000000  00000000  000762b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000dc73  00000000  00000000  000786c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002860b  00000000  00000000  00086333  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001053af  00000000  00000000  000ae93e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b3ced  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b26c  00000000  00000000  001b3d68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001fc 	.word	0x200001fc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080198b0 	.word	0x080198b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000200 	.word	0x20000200
 800020c:	080198b0 	.word	0x080198b0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b972 	b.w	8000f34 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	4688      	mov	r8, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14b      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4615      	mov	r5, r2
 8000c7a:	d967      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0720 	rsb	r7, r2, #32
 8000c86:	fa01 f302 	lsl.w	r3, r1, r2
 8000c8a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c8e:	4095      	lsls	r5, r2
 8000c90:	ea47 0803 	orr.w	r8, r7, r3
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ca0:	fa1f fc85 	uxth.w	ip, r5
 8000ca4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ca8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cac:	fb07 f10c 	mul.w	r1, r7, ip
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18eb      	adds	r3, r5, r3
 8000cb6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cba:	f080 811b 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8118 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cc4:	3f02      	subs	r7, #2
 8000cc6:	442b      	add	r3, r5
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cdc:	45a4      	cmp	ip, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8107 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	f240 8104 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	442c      	add	r4, r5
 8000cf4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cf8:	eba4 040c 	sub.w	r4, r4, ip
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	b11e      	cbz	r6, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c6 4300 	strd	r4, r3, [r6]
 8000d08:	4639      	mov	r1, r7
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0xbe>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80eb 	beq.w	8000eee <__udivmoddi4+0x286>
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d1e:	4638      	mov	r0, r7
 8000d20:	4639      	mov	r1, r7
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f783 	clz	r7, r3
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d147      	bne.n	8000dbe <__udivmoddi4+0x156>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0xd0>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80fa 	bhi.w	8000f2c <__udivmoddi4+0x2c4>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	4698      	mov	r8, r3
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d0e0      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000d46:	e9c6 4800 	strd	r4, r8, [r6]
 8000d4a:	e7dd      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000d4c:	b902      	cbnz	r2, 8000d50 <__udivmoddi4+0xe8>
 8000d4e:	deff      	udf	#255	; 0xff
 8000d50:	fab2 f282 	clz	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f040 808f 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d5a:	1b49      	subs	r1, r1, r5
 8000d5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d60:	fa1f f885 	uxth.w	r8, r5
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb08 f10c 	mul.w	r1, r8, ip
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7c:	18eb      	adds	r3, r5, r3
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4299      	cmp	r1, r3
 8000d86:	f200 80cd 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d98:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x14c>
 8000da4:	192c      	adds	r4, r5, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x14a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80b6 	bhi.w	8000f1e <__udivmoddi4+0x2b6>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e79f      	b.n	8000cfe <__udivmoddi4+0x96>
 8000dbe:	f1c7 0c20 	rsb	ip, r7, #32
 8000dc2:	40bb      	lsls	r3, r7
 8000dc4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dc8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dcc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dd0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dd4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dd8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	fbb3 f9f8 	udiv	r9, r3, r8
 8000de2:	0c2c      	lsrs	r4, r5, #16
 8000de4:	fb08 3319 	mls	r3, r8, r9, r3
 8000de8:	fa1f fa8e 	uxth.w	sl, lr
 8000dec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000df0:	fb09 f40a 	mul.w	r4, r9, sl
 8000df4:	429c      	cmp	r4, r3
 8000df6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dfa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1e 0303 	adds.w	r3, lr, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	f080 8087 	bcs.w	8000f1a <__udivmoddi4+0x2b2>
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	f240 8084 	bls.w	8000f1a <__udivmoddi4+0x2b2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4473      	add	r3, lr
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	b2ad      	uxth	r5, r5
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3310 	mls	r3, r8, r0, r3
 8000e24:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e28:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e2c:	45a2      	cmp	sl, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1e 0404 	adds.w	r4, lr, r4
 8000e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e38:	d26b      	bcs.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3a:	45a2      	cmp	sl, r4
 8000e3c:	d969      	bls.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4474      	add	r4, lr
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	eba4 040a 	sub.w	r4, r4, sl
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c2      	mov	sl, r8
 8000e52:	464b      	mov	r3, r9
 8000e54:	d354      	bcc.n	8000f00 <__udivmoddi4+0x298>
 8000e56:	d051      	beq.n	8000efc <__udivmoddi4+0x294>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d069      	beq.n	8000f30 <__udivmoddi4+0x2c8>
 8000e5c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e60:	eb64 0403 	sbc.w	r4, r4, r3
 8000e64:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e68:	40fd      	lsrs	r5, r7
 8000e6a:	40fc      	lsrs	r4, r7
 8000e6c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e70:	e9c6 5400 	strd	r5, r4, [r6]
 8000e74:	2700      	movs	r7, #0
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e80:	4095      	lsls	r5, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	fa21 f303 	lsr.w	r3, r1, r3
 8000e8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e8e:	4338      	orrs	r0, r7
 8000e90:	0c01      	lsrs	r1, r0, #16
 8000e92:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e96:	fa1f f885 	uxth.w	r8, r5
 8000e9a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb07 f308 	mul.w	r3, r7, r8
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x256>
 8000eae:	1869      	adds	r1, r5, r1
 8000eb0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000eb4:	d22f      	bcs.n	8000f16 <__udivmoddi4+0x2ae>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d92d      	bls.n	8000f16 <__udivmoddi4+0x2ae>
 8000eba:	3f02      	subs	r7, #2
 8000ebc:	4429      	add	r1, r5
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	b281      	uxth	r1, r0
 8000ec2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ece:	fb00 f308 	mul.w	r3, r0, r8
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x27e>
 8000ed6:	1869      	adds	r1, r5, r1
 8000ed8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000edc:	d217      	bcs.n	8000f0e <__udivmoddi4+0x2a6>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d915      	bls.n	8000f0e <__udivmoddi4+0x2a6>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4429      	add	r1, r5
 8000ee6:	1ac9      	subs	r1, r1, r3
 8000ee8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eec:	e73b      	b.n	8000d66 <__udivmoddi4+0xfe>
 8000eee:	4637      	mov	r7, r6
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	e709      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef4:	4607      	mov	r7, r0
 8000ef6:	e6e7      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fb      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000efc:	4541      	cmp	r1, r8
 8000efe:	d2ab      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f04:	eb69 020e 	sbc.w	r2, r9, lr
 8000f08:	3801      	subs	r0, #1
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	e7a4      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	e7e9      	b.n	8000ee6 <__udivmoddi4+0x27e>
 8000f12:	4618      	mov	r0, r3
 8000f14:	e795      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f16:	4667      	mov	r7, ip
 8000f18:	e7d1      	b.n	8000ebe <__udivmoddi4+0x256>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	e77c      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	442c      	add	r4, r5
 8000f22:	e747      	b.n	8000db4 <__udivmoddi4+0x14c>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	442b      	add	r3, r5
 8000f2a:	e72f      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	e708      	b.n	8000d42 <__udivmoddi4+0xda>
 8000f30:	4637      	mov	r7, r6
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0xa0>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <init_env>:
#include <Helper_Functions/env.h>

void init_env(env *env) {
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
	/* init constants */
	env->p_g = PRESSURE_REFERENCE; // ISA reference pressure at sea level [Pa]
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a05      	ldr	r2, [pc, #20]	; (8000f58 <init_env+0x20>)
 8000f44:	601a      	str	r2, [r3, #0]
	env->T_g = 15.0 + T_0; // ISA reference temperature at sea level [K]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <init_env+0x24>)
 8000f4a:	605a      	str	r2, [r3, #4]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	47c5e680 	.word	0x47c5e680
 8000f5c:	43901333 	.word	0x43901333

08000f60 <update_env>:
void calibrate_env(env *env, float p_g, float T_g) {
	env->T_g = T_g + T_0; // input is temperature in °C
	env->p_g = p_g; //
}

void update_env(env *env, float T) {
 8000f60:	b590      	push	{r4, r7, lr}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	ed87 0a00 	vstr	s0, [r7]
	env->T = T + T_0; // input is temperature in °C and property is temperature in °K
 8000f6c:	6838      	ldr	r0, [r7, #0]
 8000f6e:	f7ff fb0b 	bl	8000588 <__aeabi_f2d>
 8000f72:	a317      	add	r3, pc, #92	; (adr r3, 8000fd0 <update_env+0x70>)
 8000f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f78:	f7ff f9a8 	bl	80002cc <__adddf3>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	460c      	mov	r4, r1
 8000f80:	4618      	mov	r0, r3
 8000f82:	4621      	mov	r1, r4
 8000f84:	f7ff fe08 	bl	8000b98 <__aeabi_d2f>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
	env->C = powf(GAMMA * R_0 * env->T, 0.5);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff faf8 	bl	8000588 <__aeabi_f2d>
 8000f98:	a30f      	add	r3, pc, #60	; (adr r3, 8000fd8 <update_env+0x78>)
 8000f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9e:	f7ff fb4b 	bl	8000638 <__aeabi_dmul>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	460c      	mov	r4, r1
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	4621      	mov	r1, r4
 8000faa:	f7ff fdf5 	bl	8000b98 <__aeabi_d2f>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8000fb4:	ee00 3a10 	vmov	s0, r3
 8000fb8:	f017 f892 	bl	80180e0 <powf>
 8000fbc:	eef0 7a40 	vmov.f32	s15, s0
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd90      	pop	{r4, r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	66666666 	.word	0x66666666
 8000fd4:	40711266 	.word	0x40711266
 8000fd8:	2f9873ff 	.word	0x2f9873ff
 8000fdc:	40791e2f 	.word	0x40791e2f

08000fe0 <mach_number>:

float mach_number(env *env, float V_x) {
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	ed87 0a00 	vstr	s0, [r7]
	float mach_number = fabsf(V_x) / env->C;
 8000fec:	edd7 7a00 	vldr	s15, [r7]
 8000ff0:	eef0 6ae7 	vabs.f32	s13, s15
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	ed93 7a03 	vldr	s14, [r3, #12]
 8000ffa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ffe:	edc7 7a03 	vstr	s15, [r7, #12]
	return mach_number;
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	ee07 3a90 	vmov	s15, r3
}
 8001008:	eeb0 0a67 	vmov.f32	s0, s15
 800100c:	3714      	adds	r7, #20
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <pressure2altitudeAGL>:

void pressure2altitudeAGL(env *env, int n, float p[n], bool p_active[n], float h[n]) {
 8001018:	b5b0      	push	{r4, r5, r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
 8001024:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < n; i++) {
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
 800102a:	e043      	b.n	80010b4 <pressure2altitudeAGL+0x9c>
		if (p_active[i]) {
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	683a      	ldr	r2, [r7, #0]
 8001030:	4413      	add	r3, r2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d03a      	beq.n	80010ae <pressure2altitudeAGL+0x96>
			/* original implementation */
			h[i] = env->T_g / T_GRAD * (1 - powf(p[i] / env->p_g, R_0 * T_GRAD / GRAVITATION));
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff faa3 	bl	8000588 <__aeabi_f2d>
 8001042:	a322      	add	r3, pc, #136	; (adr r3, 80010cc <pressure2altitudeAGL+0xb4>)
 8001044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001048:	f7ff fc20 	bl	800088c <__aeabi_ddiv>
 800104c:	4603      	mov	r3, r0
 800104e:	460c      	mov	r4, r1
 8001050:	4625      	mov	r5, r4
 8001052:	461c      	mov	r4, r3
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	687a      	ldr	r2, [r7, #4]
 800105a:	4413      	add	r3, r2
 800105c:	ed93 7a00 	vldr	s14, [r3]
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	edd3 7a00 	vldr	s15, [r3]
 8001066:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800106a:	eddf 0a17 	vldr	s1, [pc, #92]	; 80010c8 <pressure2altitudeAGL+0xb0>
 800106e:	eeb0 0a66 	vmov.f32	s0, s13
 8001072:	f017 f835 	bl	80180e0 <powf>
 8001076:	eeb0 7a40 	vmov.f32	s14, s0
 800107a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800107e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001082:	ee17 0a90 	vmov	r0, s15
 8001086:	f7ff fa7f 	bl	8000588 <__aeabi_f2d>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4620      	mov	r0, r4
 8001090:	4629      	mov	r1, r5
 8001092:	f7ff fad1 	bl	8000638 <__aeabi_dmul>
 8001096:	4603      	mov	r3, r0
 8001098:	460c      	mov	r4, r1
 800109a:	4618      	mov	r0, r3
 800109c:	4621      	mov	r1, r4
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80010a4:	18d4      	adds	r4, r2, r3
 80010a6:	f7ff fd77 	bl	8000b98 <__aeabi_d2f>
 80010aa:	4603      	mov	r3, r0
 80010ac:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < n; i++) {
 80010ae:	697b      	ldr	r3, [r7, #20]
 80010b0:	3301      	adds	r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	697a      	ldr	r2, [r7, #20]
 80010b6:	68bb      	ldr	r3, [r7, #8]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	dbb7      	blt.n	800102c <pressure2altitudeAGL+0x14>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// h[i] = env->T_g / T_GRAD * (1 - expf(logf(p[i] / env->p_g) * R_0 * env->T_grad / GRAVITATION);
		}
	}
}
 80010bc:	bf00      	nop
 80010be:	3718      	adds	r7, #24
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bdb0      	pop	{r4, r5, r7, pc}
 80010c4:	f3af 8000 	nop.w
 80010c8:	3e42d5e2 	.word	0x3e42d5e2
 80010cc:	76c8b439 	.word	0x76c8b439
 80010d0:	3f7a9fbe 	.word	0x3f7a9fbe
 80010d4:	00000000 	.word	0x00000000

080010d8 <altitudeAGL2pressure>:

void altitudeAGL2pressure(env *env, int n, float h[n], bool h_active[n], float p[n]) {
 80010d8:	b5b0      	push	{r4, r5, r7, lr}
 80010da:	ed2d 8b02 	vpush	{d8}
 80010de:	b086      	sub	sp, #24
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	60f8      	str	r0, [r7, #12]
 80010e4:	60b9      	str	r1, [r7, #8]
 80010e6:	607a      	str	r2, [r7, #4]
 80010e8:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < n; i++) {
 80010ea:	2300      	movs	r3, #0
 80010ec:	617b      	str	r3, [r7, #20]
 80010ee:	e047      	b.n	8001180 <altitudeAGL2pressure+0xa8>
		if (h_active[i]) {
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	683a      	ldr	r2, [r7, #0]
 80010f4:	4413      	add	r3, r2
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d03e      	beq.n	800117a <altitudeAGL2pressure+0xa2>
			/* original implementation */
			p[i] = env->p_g * powf((1 - T_GRAD * h[i] / env->T_g), GRAVITATION / (R_0 * T_GRAD));
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	ed93 8a00 	vldr	s16, [r3]
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fa3b 	bl	8000588 <__aeabi_f2d>
 8001112:	a323      	add	r3, pc, #140	; (adr r3, 80011a0 <altitudeAGL2pressure+0xc8>)
 8001114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001118:	f7ff fa8e 	bl	8000638 <__aeabi_dmul>
 800111c:	4603      	mov	r3, r0
 800111e:	460c      	mov	r4, r1
 8001120:	4625      	mov	r5, r4
 8001122:	461c      	mov	r4, r3
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	4618      	mov	r0, r3
 800112a:	f7ff fa2d 	bl	8000588 <__aeabi_f2d>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4620      	mov	r0, r4
 8001134:	4629      	mov	r1, r5
 8001136:	f7ff fba9 	bl	800088c <__aeabi_ddiv>
 800113a:	4603      	mov	r3, r0
 800113c:	460c      	mov	r4, r1
 800113e:	461a      	mov	r2, r3
 8001140:	4623      	mov	r3, r4
 8001142:	f04f 0000 	mov.w	r0, #0
 8001146:	4914      	ldr	r1, [pc, #80]	; (8001198 <altitudeAGL2pressure+0xc0>)
 8001148:	f7ff f8be 	bl	80002c8 <__aeabi_dsub>
 800114c:	4603      	mov	r3, r0
 800114e:	460c      	mov	r4, r1
 8001150:	4618      	mov	r0, r3
 8001152:	4621      	mov	r1, r4
 8001154:	f7ff fd20 	bl	8000b98 <__aeabi_d2f>
 8001158:	4603      	mov	r3, r0
 800115a:	eddf 0a10 	vldr	s1, [pc, #64]	; 800119c <altitudeAGL2pressure+0xc4>
 800115e:	ee00 3a10 	vmov	s0, r3
 8001162:	f016 ffbd 	bl	80180e0 <powf>
 8001166:	eef0 7a40 	vmov.f32	s15, s0
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001170:	4413      	add	r3, r2
 8001172:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001176:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < n; i++) {
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	3301      	adds	r3, #1
 800117e:	617b      	str	r3, [r7, #20]
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	429a      	cmp	r2, r3
 8001186:	dbb3      	blt.n	80010f0 <altitudeAGL2pressure+0x18>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// p[i] = env->p_g * expf(logf(1 - env->T_grad * h[i] / env->T_g) * GRAVITATION / (R_0 * env->T_grad));
		}
	}
}
 8001188:	bf00      	nop
 800118a:	3718      	adds	r7, #24
 800118c:	46bd      	mov	sp, r7
 800118e:	ecbd 8b02 	vpop	{d8}
 8001192:	bdb0      	pop	{r4, r5, r7, pc}
 8001194:	f3af 8000 	nop.w
 8001198:	3ff00000 	.word	0x3ff00000
 800119c:	40a82ed4 	.word	0x40a82ed4
 80011a0:	76c8b439 	.word	0x76c8b439
 80011a4:	3f7a9fbe 	.word	0x3f7a9fbe

080011a8 <altitude_gradient>:

float altitude_gradient(env *env, float p) {
 80011a8:	b5b0      	push	{r4, r5, r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	ed87 0a00 	vstr	s0, [r7]
	/* computes the altitude gradient per infitesimal change in pressure (dh/dp) at a specified pressure */
	/* original implementation */
	float h_grad = -R_0 * T_GRAD / (GRAVITATION * env->p_g) * powf(p / env->p_g, R_0 * T_GRAD / R_0 - 1);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff f9e5 	bl	8000588 <__aeabi_f2d>
 80011be:	a31f      	add	r3, pc, #124	; (adr r3, 800123c <altitude_gradient+0x94>)
 80011c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c4:	f7ff fa38 	bl	8000638 <__aeabi_dmul>
 80011c8:	4603      	mov	r3, r0
 80011ca:	460c      	mov	r4, r1
 80011cc:	461a      	mov	r2, r3
 80011ce:	4623      	mov	r3, r4
 80011d0:	a11c      	add	r1, pc, #112	; (adr r1, 8001244 <altitude_gradient+0x9c>)
 80011d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011d6:	f7ff fb59 	bl	800088c <__aeabi_ddiv>
 80011da:	4603      	mov	r3, r0
 80011dc:	460c      	mov	r4, r1
 80011de:	4625      	mov	r5, r4
 80011e0:	461c      	mov	r4, r3
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ed97 7a00 	vldr	s14, [r7]
 80011ec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011f0:	eddf 0a11 	vldr	s1, [pc, #68]	; 8001238 <altitude_gradient+0x90>
 80011f4:	eeb0 0a66 	vmov.f32	s0, s13
 80011f8:	f016 ff72 	bl	80180e0 <powf>
 80011fc:	ee10 3a10 	vmov	r3, s0
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f9c1 	bl	8000588 <__aeabi_f2d>
 8001206:	4602      	mov	r2, r0
 8001208:	460b      	mov	r3, r1
 800120a:	4620      	mov	r0, r4
 800120c:	4629      	mov	r1, r5
 800120e:	f7ff fa13 	bl	8000638 <__aeabi_dmul>
 8001212:	4603      	mov	r3, r0
 8001214:	460c      	mov	r4, r1
 8001216:	4618      	mov	r0, r3
 8001218:	4621      	mov	r1, r4
 800121a:	f7ff fcbd 	bl	8000b98 <__aeabi_d2f>
 800121e:	4603      	mov	r3, r0
 8001220:	60fb      	str	r3, [r7, #12]
	/* adapted implementation which can possibly speed up calculation and should have the same results */
	// float h_grad = - env->R * env->T_g / (env->g * env->p_g) * expf(logf(p / env->p_g) * (env->R * env->T_grad / env->R - 1));
	return h_grad;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	ee07 3a90 	vmov	s15, r3
}
 8001228:	eeb0 0a67 	vmov.f32	s0, s15
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bdb0      	pop	{r4, r5, r7, pc}
 8001232:	bf00      	nop
 8001234:	f3af 8000 	nop.w
 8001238:	bf7e5604 	.word	0xbf7e5604
 800123c:	3a92a305 	.word	0x3a92a305
 8001240:	40239d01 	.word	0x40239d01
 8001244:	bdb0d017 	.word	0xbdb0d017
 8001248:	bffddabb 	.word	0xbffddabb

0800124c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800124c:	b590      	push	{r4, r7, lr}
 800124e:	b09d      	sub	sp, #116	; 0x74
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001252:	f003 fe16 	bl	8004e82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001256:	f000 f915 	bl	8001484 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  (DBGMCU)->APB1FZ = 0x7E01BFF;
 800125a:	4b61      	ldr	r3, [pc, #388]	; (80013e0 <main+0x194>)
 800125c:	4a61      	ldr	r2, [pc, #388]	; (80013e4 <main+0x198>)
 800125e:	609a      	str	r2, [r3, #8]
  (DBGMCU)->APB2FZ = 0x70003;
 8001260:	4b5f      	ldr	r3, [pc, #380]	; (80013e0 <main+0x194>)
 8001262:	4a61      	ldr	r2, [pc, #388]	; (80013e8 <main+0x19c>)
 8001264:	60da      	str	r2, [r3, #12]
  init_env(&global_env);
 8001266:	4861      	ldr	r0, [pc, #388]	; (80013ec <main+0x1a0>)
 8001268:	f7ff fe66 	bl	8000f38 <init_env>
  reset_flight_phase_detection(&global_flight_phase_detection);
 800126c:	4860      	ldr	r0, [pc, #384]	; (80013f0 <main+0x1a4>)
 800126e:	f002 fa59 	bl	8003724 <reset_flight_phase_detection>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001272:	f000 fabf 	bl	80017f4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001276:	f000 fa97 	bl	80017a8 <MX_DMA_Init>
  MX_SPI3_Init();
 800127a:	f000 fa25 	bl	80016c8 <MX_SPI3_Init>
  MX_SPI1_Init();
 800127e:	f000 f9b3 	bl	80015e8 <MX_SPI1_Init>
  MX_SDMMC1_SD_Init();
 8001282:	f000 f991 	bl	80015a8 <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 8001286:	f000 f9e7 	bl	8001658 <MX_SPI2_Init>
  MX_FATFS_Init();
 800128a:	f00c f993 	bl	800d5b4 <MX_FATFS_Init>
  MX_UART7_Init();
 800128e:	f000 fa53 	bl	8001738 <MX_UART7_Init>
  /* USER CODE BEGIN 2 */
  MX_USB_DEVICE_Init();
 8001292:	f014 ff93 	bl	80161bc <MX_USB_DEVICE_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001296:	f010 ff4f 	bl	8012138 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  /* Sensor Board 1 Mutex */
   const osMutexAttr_t sb1_mutex_attr = {
 800129a:	4b56      	ldr	r3, [pc, #344]	; (80013f4 <main+0x1a8>)
 800129c:	f107 0460 	add.w	r4, r7, #96	; 0x60
 80012a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
     osMutexPrioInherit,                       // attr_bits
     NULL,                                     // memory for control block
     0U                                        // size for control block
   };

   sb1_mutex = osMutexNew(&sb1_mutex_attr);
 80012a6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80012aa:	4618      	mov	r0, r3
 80012ac:	f011 f916 	bl	80124dc <osMutexNew>
 80012b0:	4602      	mov	r2, r0
 80012b2:	4b51      	ldr	r3, [pc, #324]	; (80013f8 <main+0x1ac>)
 80012b4:	601a      	str	r2, [r3, #0]

   /* Sensor Board 2 Mutex */
    const osMutexAttr_t sb2_mutex_attr = {
 80012b6:	4b51      	ldr	r3, [pc, #324]	; (80013fc <main+0x1b0>)
 80012b8:	f107 0450 	add.w	r4, r7, #80	; 0x50
 80012bc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012be:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      osMutexPrioInherit,                       // attr_bits
      NULL,                                     // memory for control block
      0U                                        // size for control block
    };

    sb2_mutex = osMutexNew(&sb2_mutex_attr);
 80012c2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80012c6:	4618      	mov	r0, r3
 80012c8:	f011 f908 	bl	80124dc <osMutexNew>
 80012cc:	4602      	mov	r2, r0
 80012ce:	4b4c      	ldr	r3, [pc, #304]	; (8001400 <main+0x1b4>)
 80012d0:	601a      	str	r2, [r3, #0]

    /* Sensor Board 3 Mutex */
     const osMutexAttr_t sb3_mutex_attr = {
 80012d2:	4b4c      	ldr	r3, [pc, #304]	; (8001404 <main+0x1b8>)
 80012d4:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80012d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012da:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       osMutexPrioInherit,    					 // attr_bits
       NULL,                                     // memory for control block
       0U                                        // size for control block
     };

     sb3_mutex = osMutexNew(&sb3_mutex_attr);
 80012de:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012e2:	4618      	mov	r0, r3
 80012e4:	f011 f8fa 	bl	80124dc <osMutexNew>
 80012e8:	4602      	mov	r2, r0
 80012ea:	4b47      	ldr	r3, [pc, #284]	; (8001408 <main+0x1bc>)
 80012ec:	601a      	str	r2, [r3, #0]

     /* State Estimation Output Mutex */
      const osMutexAttr_t state_est_mutex_attr = {
 80012ee:	4b47      	ldr	r3, [pc, #284]	; (800140c <main+0x1c0>)
 80012f0:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80012f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        osMutexPrioInherit,    					 // attr_bits
        NULL,                                     // memory for control block
        0U                                        // size for control block
      };

      state_est_mutex = osMutexNew(&state_est_mutex_attr);
 80012fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80012fe:	4618      	mov	r0, r3
 8001300:	f011 f8ec 	bl	80124dc <osMutexNew>
 8001304:	4602      	mov	r2, r0
 8001306:	4b42      	ldr	r3, [pc, #264]	; (8001410 <main+0x1c4>)
 8001308:	601a      	str	r2, [r3, #0]

      /* Controller Output Mutex */
       const osMutexAttr_t controller_mutex_attr = {
 800130a:	4b42      	ldr	r3, [pc, #264]	; (8001414 <main+0x1c8>)
 800130c:	f107 0420 	add.w	r4, r7, #32
 8001310:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001312:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
         osMutexPrioInherit,    					 // attr_bits
         NULL,                                     // memory for control block
         0U                                        // size for control block
       };

       controller_mutex = osMutexNew(&controller_mutex_attr);
 8001316:	f107 0320 	add.w	r3, r7, #32
 800131a:	4618      	mov	r0, r3
 800131c:	f011 f8de 	bl	80124dc <osMutexNew>
 8001320:	4602      	mov	r2, r0
 8001322:	4b3d      	ldr	r3, [pc, #244]	; (8001418 <main+0x1cc>)
 8001324:	601a      	str	r2, [r3, #0]

      /* FSM Output Mutex */
       const osMutexAttr_t fsm_mutex_attr = {
 8001326:	4b3d      	ldr	r3, [pc, #244]	; (800141c <main+0x1d0>)
 8001328:	f107 0410 	add.w	r4, r7, #16
 800132c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800132e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
         osMutexPrioInherit,    					 // attr_bits
         NULL,                                     // memory for control block
         0U                                        // size for control block
       };

       fsm_mutex = osMutexNew(&fsm_mutex_attr);
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	4618      	mov	r0, r3
 8001338:	f011 f8d0 	bl	80124dc <osMutexNew>
 800133c:	4602      	mov	r2, r0
 800133e:	4b38      	ldr	r3, [pc, #224]	; (8001420 <main+0x1d4>)
 8001340:	601a      	str	r2, [r3, #0]

       /* Environment Mutex */
        const osMutexAttr_t environment_mutex_attr = {
 8001342:	4b38      	ldr	r3, [pc, #224]	; (8001424 <main+0x1d8>)
 8001344:	463c      	mov	r4, r7
 8001346:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001348:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
          osMutexPrioInherit,    					 // attr_bits
          NULL,                                     // memory for control block
          0U                                        // size for control block
        };

        environment_mutex = osMutexNew(&environment_mutex_attr);
 800134c:	463b      	mov	r3, r7
 800134e:	4618      	mov	r0, r3
 8001350:	f011 f8c4 	bl	80124dc <osMutexNew>
 8001354:	4602      	mov	r2, r0
 8001356:	4b34      	ldr	r3, [pc, #208]	; (8001428 <main+0x1dc>)
 8001358:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  log_queue = osMessageQueueNew(LOG_QUEUE_SIZE, sizeof(log_entry_t), NULL);
 800135a:	2200      	movs	r2, #0
 800135c:	2196      	movs	r1, #150	; 0x96
 800135e:	2080      	movs	r0, #128	; 0x80
 8001360:	f011 fbc6 	bl	8012af0 <osMessageQueueNew>
 8001364:	4602      	mov	r2, r0
 8001366:	4b31      	ldr	r3, [pc, #196]	; (800142c <main+0x1e0>)
 8001368:	601a      	str	r2, [r3, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800136a:	4a31      	ldr	r2, [pc, #196]	; (8001430 <main+0x1e4>)
 800136c:	2100      	movs	r1, #0
 800136e:	4831      	ldr	r0, [pc, #196]	; (8001434 <main+0x1e8>)
 8001370:	f010 ffa0 	bl	80122b4 <osThreadNew>
 8001374:	4602      	mov	r2, r0
 8001376:	4b30      	ldr	r3, [pc, #192]	; (8001438 <main+0x1ec>)
 8001378:	601a      	str	r2, [r3, #0]

  /* creation of task_state_est */
  task_state_estHandle = osThreadNew(vTaskStateEst, NULL, &task_state_est_attributes);
 800137a:	4a30      	ldr	r2, [pc, #192]	; (800143c <main+0x1f0>)
 800137c:	2100      	movs	r1, #0
 800137e:	4830      	ldr	r0, [pc, #192]	; (8001440 <main+0x1f4>)
 8001380:	f010 ff98 	bl	80122b4 <osThreadNew>
 8001384:	4602      	mov	r2, r0
 8001386:	4b2f      	ldr	r3, [pc, #188]	; (8001444 <main+0x1f8>)
 8001388:	601a      	str	r2, [r3, #0]

  /* creation of task_controller */
  task_controllerHandle = osThreadNew(vTaskController, NULL, &task_controller_attributes);
 800138a:	4a2f      	ldr	r2, [pc, #188]	; (8001448 <main+0x1fc>)
 800138c:	2100      	movs	r1, #0
 800138e:	482f      	ldr	r0, [pc, #188]	; (800144c <main+0x200>)
 8001390:	f010 ff90 	bl	80122b4 <osThreadNew>
 8001394:	4602      	mov	r2, r0
 8001396:	4b2e      	ldr	r3, [pc, #184]	; (8001450 <main+0x204>)
 8001398:	601a      	str	r2, [r3, #0]

  /* creation of task_sens_read */
  task_sens_readHandle = osThreadNew(vTaskSensRead, NULL, &task_sens_read_attributes);
 800139a:	4a2e      	ldr	r2, [pc, #184]	; (8001454 <main+0x208>)
 800139c:	2100      	movs	r1, #0
 800139e:	482e      	ldr	r0, [pc, #184]	; (8001458 <main+0x20c>)
 80013a0:	f010 ff88 	bl	80122b4 <osThreadNew>
 80013a4:	4602      	mov	r2, r0
 80013a6:	4b2d      	ldr	r3, [pc, #180]	; (800145c <main+0x210>)
 80013a8:	601a      	str	r2, [r3, #0]

  /* creation of task_sd_card */
  task_sd_cardHandle = osThreadNew(vTaskSdCard, NULL, &task_sd_card_attributes);
 80013aa:	4a2d      	ldr	r2, [pc, #180]	; (8001460 <main+0x214>)
 80013ac:	2100      	movs	r1, #0
 80013ae:	482d      	ldr	r0, [pc, #180]	; (8001464 <main+0x218>)
 80013b0:	f010 ff80 	bl	80122b4 <osThreadNew>
 80013b4:	4602      	mov	r2, r0
 80013b6:	4b2c      	ldr	r3, [pc, #176]	; (8001468 <main+0x21c>)
 80013b8:	601a      	str	r2, [r3, #0]

  /* creation of task_motor_cont */
  task_motor_contHandle = osThreadNew(vTaskMotorCont, NULL, &task_motor_cont_attributes);
 80013ba:	4a2c      	ldr	r2, [pc, #176]	; (800146c <main+0x220>)
 80013bc:	2100      	movs	r1, #0
 80013be:	482c      	ldr	r0, [pc, #176]	; (8001470 <main+0x224>)
 80013c0:	f010 ff78 	bl	80122b4 <osThreadNew>
 80013c4:	4602      	mov	r2, r0
 80013c6:	4b2b      	ldr	r3, [pc, #172]	; (8001474 <main+0x228>)
 80013c8:	601a      	str	r2, [r3, #0]

  /* creation of tas_fsm */
  tas_fsmHandle = osThreadNew(vTaskFSM, NULL, &tas_fsm_attributes);
 80013ca:	4a2b      	ldr	r2, [pc, #172]	; (8001478 <main+0x22c>)
 80013cc:	2100      	movs	r1, #0
 80013ce:	482b      	ldr	r0, [pc, #172]	; (800147c <main+0x230>)
 80013d0:	f010 ff70 	bl	80122b4 <osThreadNew>
 80013d4:	4602      	mov	r2, r0
 80013d6:	4b2a      	ldr	r3, [pc, #168]	; (8001480 <main+0x234>)
 80013d8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80013da:	f010 ff03 	bl	80121e4 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013de:	e7fe      	b.n	80013de <main+0x192>
 80013e0:	e0042000 	.word	0xe0042000
 80013e4:	07e01bff 	.word	0x07e01bff
 80013e8:	00070003 	.word	0x00070003
 80013ec:	2000030c 	.word	0x2000030c
 80013f0:	2000031c 	.word	0x2000031c
 80013f4:	08019938 	.word	0x08019938
 80013f8:	2000aac0 	.word	0x2000aac0
 80013fc:	08019954 	.word	0x08019954
 8001400:	20014dc8 	.word	0x20014dc8
 8001404:	08019970 	.word	0x08019970
 8001408:	2000ab24 	.word	0x2000ab24
 800140c:	08019990 	.word	0x08019990
 8001410:	2000ab28 	.word	0x2000ab28
 8001414:	080199b4 	.word	0x080199b4
 8001418:	2000aab4 	.word	0x2000aab4
 800141c:	080199d0 	.word	0x080199d0
 8001420:	2000887c 	.word	0x2000887c
 8001424:	080199f4 	.word	0x080199f4
 8001428:	200089c4 	.word	0x200089c4
 800142c:	20010ca8 	.word	0x20010ca8
 8001430:	08019e84 	.word	0x08019e84
 8001434:	080018d1 	.word	0x080018d1
 8001438:	20008878 	.word	0x20008878
 800143c:	08019ea8 	.word	0x08019ea8
 8001440:	08003e71 	.word	0x08003e71
 8001444:	2000aabc 	.word	0x2000aabc
 8001448:	08019ecc 	.word	0x08019ecc
 800144c:	08003021 	.word	0x08003021
 8001450:	20014dc4 	.word	0x20014dc4
 8001454:	08019ef0 	.word	0x08019ef0
 8001458:	08003cbd 	.word	0x08003cbd
 800145c:	20008a4c 	.word	0x20008a4c
 8001460:	08019f14 	.word	0x08019f14
 8001464:	08003929 	.word	0x08003929
 8001468:	20008964 	.word	0x20008964
 800146c:	08019f38 	.word	0x08019f38
 8001470:	08003755 	.word	0x08003755
 8001474:	2000aab8 	.word	0x2000aab8
 8001478:	08019f5c 	.word	0x08019f5c
 800147c:	080033b1 	.word	0x080033b1
 8001480:	2000aac4 	.word	0x2000aac4

08001484 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b0b4      	sub	sp, #208	; 0xd0
 8001488:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800148a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800148e:	2230      	movs	r2, #48	; 0x30
 8001490:	2100      	movs	r1, #0
 8001492:	4618      	mov	r0, r3
 8001494:	f015 fc19 	bl	8016cca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001498:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014a8:	f107 0308 	add.w	r3, r7, #8
 80014ac:	2284      	movs	r2, #132	; 0x84
 80014ae:	2100      	movs	r1, #0
 80014b0:	4618      	mov	r0, r3
 80014b2:	f015 fc0a 	bl	8016cca <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014b6:	4b39      	ldr	r3, [pc, #228]	; (800159c <SystemClock_Config+0x118>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ba:	4a38      	ldr	r2, [pc, #224]	; (800159c <SystemClock_Config+0x118>)
 80014bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014c0:	6413      	str	r3, [r2, #64]	; 0x40
 80014c2:	4b36      	ldr	r3, [pc, #216]	; (800159c <SystemClock_Config+0x118>)
 80014c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ca:	607b      	str	r3, [r7, #4]
 80014cc:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80014ce:	4b34      	ldr	r3, [pc, #208]	; (80015a0 <SystemClock_Config+0x11c>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014d6:	4a32      	ldr	r2, [pc, #200]	; (80015a0 <SystemClock_Config+0x11c>)
 80014d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	4b30      	ldr	r3, [pc, #192]	; (80015a0 <SystemClock_Config+0x11c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014e6:	603b      	str	r3, [r7, #0]
 80014e8:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014ea:	2301      	movs	r3, #1
 80014ec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014f8:	2302      	movs	r3, #2
 80014fa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001502:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001506:	2304      	movs	r3, #4
 8001508:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 168;
 800150c:	23a8      	movs	r3, #168	; 0xa8
 800150e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001512:	2302      	movs	r3, #2
 8001514:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001518:	2307      	movs	r3, #7
 800151a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800151e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001522:	4618      	mov	r0, r3
 8001524:	f005 fd1e 	bl	8006f64 <HAL_RCC_OscConfig>
 8001528:	4603      	mov	r3, r0
 800152a:	2b00      	cmp	r3, #0
 800152c:	d001      	beq.n	8001532 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800152e:	f000 f9eb 	bl	8001908 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001532:	230f      	movs	r3, #15
 8001534:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001538:	2302      	movs	r3, #2
 800153a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001544:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001548:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800154c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001550:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001554:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8001558:	2105      	movs	r1, #5
 800155a:	4618      	mov	r0, r3
 800155c:	f005 ffa6 	bl	80074ac <HAL_RCC_ClockConfig>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001566:	f000 f9cf 	bl	8001908 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7|RCC_PERIPHCLK_SDMMC1
 800156a:	4b0e      	ldr	r3, [pc, #56]	; (80015a4 <SystemClock_Config+0x120>)
 800156c:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 800156e:	2300      	movs	r3, #0
 8001570:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001572:	2300      	movs	r3, #0
 8001574:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001578:	2300      	movs	r3, #0
 800157a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800157e:	f107 0308 	add.w	r3, r7, #8
 8001582:	4618      	mov	r0, r3
 8001584:	f006 f9bc 	bl	8007900 <HAL_RCCEx_PeriphCLKConfig>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <SystemClock_Config+0x10e>
  {
    Error_Handler();
 800158e:	f000 f9bb 	bl	8001908 <Error_Handler>
  }
}
 8001592:	bf00      	nop
 8001594:	37d0      	adds	r7, #208	; 0xd0
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
 800159a:	bf00      	nop
 800159c:	40023800 	.word	0x40023800
 80015a0:	40007000 	.word	0x40007000
 80015a4:	00a01000 	.word	0x00a01000

080015a8 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 80015ac:	4b0c      	ldr	r3, [pc, #48]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015ae:	4a0d      	ldr	r2, [pc, #52]	; (80015e4 <MX_SDMMC1_SD_Init+0x3c>)
 80015b0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80015b2:	4b0b      	ldr	r3, [pc, #44]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80015b8:	4b09      	ldr	r3, [pc, #36]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80015be:	4b08      	ldr	r3, [pc, #32]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80015c4:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80015d0:	4b03      	ldr	r3, [pc, #12]	; (80015e0 <MX_SDMMC1_SD_Init+0x38>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80015d6:	bf00      	nop
 80015d8:	46bd      	mov	sp, r7
 80015da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015de:	4770      	bx	lr
 80015e0:	200089c8 	.word	0x200089c8
 80015e4:	40012c00 	.word	0x40012c00

080015e8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <MX_SPI1_Init+0x68>)
 80015ee:	4a19      	ldr	r2, [pc, #100]	; (8001654 <MX_SPI1_Init+0x6c>)
 80015f0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80015f2:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_SPI1_Init+0x68>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_SPI1_Init+0x68>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_SPI1_Init+0x68>)
 8001600:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001604:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001606:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_SPI1_Init+0x68>)
 8001608:	2200      	movs	r2, #0
 800160a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800160c:	4b10      	ldr	r3, [pc, #64]	; (8001650 <MX_SPI1_Init+0x68>)
 800160e:	2200      	movs	r2, #0
 8001610:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 8001612:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_SPI1_Init+0x68>)
 8001614:	2200      	movs	r2, #0
 8001616:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001618:	4b0d      	ldr	r3, [pc, #52]	; (8001650 <MX_SPI1_Init+0x68>)
 800161a:	2200      	movs	r2, #0
 800161c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800161e:	4b0c      	ldr	r3, [pc, #48]	; (8001650 <MX_SPI1_Init+0x68>)
 8001620:	2200      	movs	r2, #0
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001624:	4b0a      	ldr	r3, [pc, #40]	; (8001650 <MX_SPI1_Init+0x68>)
 8001626:	2200      	movs	r2, #0
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800162a:	4b09      	ldr	r3, [pc, #36]	; (8001650 <MX_SPI1_Init+0x68>)
 800162c:	2207      	movs	r2, #7
 800162e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001630:	4b07      	ldr	r3, [pc, #28]	; (8001650 <MX_SPI1_Init+0x68>)
 8001632:	2200      	movs	r2, #0
 8001634:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <MX_SPI1_Init+0x68>)
 8001638:	2200      	movs	r2, #0
 800163a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800163c:	4804      	ldr	r0, [pc, #16]	; (8001650 <MX_SPI1_Init+0x68>)
 800163e:	f008 f80b 	bl	8009658 <HAL_SPI_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8001648:	f000 f95e 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20010c44 	.word	0x20010c44
 8001654:	40013000 	.word	0x40013000

08001658 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800165c:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <MX_SPI2_Init+0x68>)
 800165e:	4a19      	ldr	r2, [pc, #100]	; (80016c4 <MX_SPI2_Init+0x6c>)
 8001660:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8001662:	4b17      	ldr	r3, [pc, #92]	; (80016c0 <MX_SPI2_Init+0x68>)
 8001664:	2200      	movs	r2, #0
 8001666:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001668:	4b15      	ldr	r3, [pc, #84]	; (80016c0 <MX_SPI2_Init+0x68>)
 800166a:	2200      	movs	r2, #0
 800166c:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800166e:	4b14      	ldr	r3, [pc, #80]	; (80016c0 <MX_SPI2_Init+0x68>)
 8001670:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001674:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001676:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <MX_SPI2_Init+0x68>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <MX_SPI2_Init+0x68>)
 800167e:	2200      	movs	r2, #0
 8001680:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 8001682:	4b0f      	ldr	r3, [pc, #60]	; (80016c0 <MX_SPI2_Init+0x68>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001688:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <MX_SPI2_Init+0x68>)
 800168a:	2200      	movs	r2, #0
 800168c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <MX_SPI2_Init+0x68>)
 8001690:	2200      	movs	r2, #0
 8001692:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001694:	4b0a      	ldr	r3, [pc, #40]	; (80016c0 <MX_SPI2_Init+0x68>)
 8001696:	2200      	movs	r2, #0
 8001698:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800169a:	4b09      	ldr	r3, [pc, #36]	; (80016c0 <MX_SPI2_Init+0x68>)
 800169c:	2207      	movs	r2, #7
 800169e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80016a0:	4b07      	ldr	r3, [pc, #28]	; (80016c0 <MX_SPI2_Init+0x68>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80016a6:	4b06      	ldr	r3, [pc, #24]	; (80016c0 <MX_SPI2_Init+0x68>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80016ac:	4804      	ldr	r0, [pc, #16]	; (80016c0 <MX_SPI2_Init+0x68>)
 80016ae:	f007 ffd3 	bl	8009658 <HAL_SPI_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_SPI2_Init+0x64>
  {
    Error_Handler();
 80016b8:	f000 f926 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20008880 	.word	0x20008880
 80016c4:	40003800 	.word	0x40003800

080016c8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <MX_SPI3_Init+0x68>)
 80016ce:	4a19      	ldr	r2, [pc, #100]	; (8001734 <MX_SPI3_Init+0x6c>)
 80016d0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 80016d2:	4b17      	ldr	r3, [pc, #92]	; (8001730 <MX_SPI3_Init+0x68>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80016d8:	4b15      	ldr	r3, [pc, #84]	; (8001730 <MX_SPI3_Init+0x68>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80016de:	4b14      	ldr	r3, [pc, #80]	; (8001730 <MX_SPI3_Init+0x68>)
 80016e0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80016e4:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016e6:	4b12      	ldr	r3, [pc, #72]	; (8001730 <MX_SPI3_Init+0x68>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016ec:	4b10      	ldr	r3, [pc, #64]	; (8001730 <MX_SPI3_Init+0x68>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 80016f2:	4b0f      	ldr	r3, [pc, #60]	; (8001730 <MX_SPI3_Init+0x68>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016f8:	4b0d      	ldr	r3, [pc, #52]	; (8001730 <MX_SPI3_Init+0x68>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80016fe:	4b0c      	ldr	r3, [pc, #48]	; (8001730 <MX_SPI3_Init+0x68>)
 8001700:	2200      	movs	r2, #0
 8001702:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001704:	4b0a      	ldr	r3, [pc, #40]	; (8001730 <MX_SPI3_Init+0x68>)
 8001706:	2200      	movs	r2, #0
 8001708:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800170a:	4b09      	ldr	r3, [pc, #36]	; (8001730 <MX_SPI3_Init+0x68>)
 800170c:	2207      	movs	r2, #7
 800170e:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <MX_SPI3_Init+0x68>)
 8001712:	2200      	movs	r2, #0
 8001714:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001716:	4b06      	ldr	r3, [pc, #24]	; (8001730 <MX_SPI3_Init+0x68>)
 8001718:	2200      	movs	r2, #0
 800171a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800171c:	4804      	ldr	r0, [pc, #16]	; (8001730 <MX_SPI3_Init+0x68>)
 800171e:	f007 ff9b 	bl	8009658 <HAL_SPI_Init>
 8001722:	4603      	mov	r3, r0
 8001724:	2b00      	cmp	r3, #0
 8001726:	d001      	beq.n	800172c <MX_SPI3_Init+0x64>
  {
    Error_Handler();
 8001728:	f000 f8ee 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	2000aa50 	.word	0x2000aa50
 8001734:	40003c00 	.word	0x40003c00

08001738 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 800173c:	4b18      	ldr	r3, [pc, #96]	; (80017a0 <MX_UART7_Init+0x68>)
 800173e:	4a19      	ldr	r2, [pc, #100]	; (80017a4 <MX_UART7_Init+0x6c>)
 8001740:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001742:	4b17      	ldr	r3, [pc, #92]	; (80017a0 <MX_UART7_Init+0x68>)
 8001744:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001748:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 800174a:	4b15      	ldr	r3, [pc, #84]	; (80017a0 <MX_UART7_Init+0x68>)
 800174c:	2200      	movs	r2, #0
 800174e:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001750:	4b13      	ldr	r3, [pc, #76]	; (80017a0 <MX_UART7_Init+0x68>)
 8001752:	2200      	movs	r2, #0
 8001754:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001756:	4b12      	ldr	r3, [pc, #72]	; (80017a0 <MX_UART7_Init+0x68>)
 8001758:	2200      	movs	r2, #0
 800175a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 800175c:	4b10      	ldr	r3, [pc, #64]	; (80017a0 <MX_UART7_Init+0x68>)
 800175e:	220c      	movs	r2, #12
 8001760:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001762:	4b0f      	ldr	r3, [pc, #60]	; (80017a0 <MX_UART7_Init+0x68>)
 8001764:	2200      	movs	r2, #0
 8001766:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001768:	4b0d      	ldr	r3, [pc, #52]	; (80017a0 <MX_UART7_Init+0x68>)
 800176a:	2200      	movs	r2, #0
 800176c:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800176e:	4b0c      	ldr	r3, [pc, #48]	; (80017a0 <MX_UART7_Init+0x68>)
 8001770:	2200      	movs	r2, #0
 8001772:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 8001774:	4b0a      	ldr	r3, [pc, #40]	; (80017a0 <MX_UART7_Init+0x68>)
 8001776:	2230      	movs	r2, #48	; 0x30
 8001778:	625a      	str	r2, [r3, #36]	; 0x24
  huart7.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <MX_UART7_Init+0x68>)
 800177c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001780:	639a      	str	r2, [r3, #56]	; 0x38
  huart7.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 8001782:	4b07      	ldr	r3, [pc, #28]	; (80017a0 <MX_UART7_Init+0x68>)
 8001784:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001788:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_UART_Init(&huart7) != HAL_OK)
 800178a:	4805      	ldr	r0, [pc, #20]	; (80017a0 <MX_UART7_Init+0x68>)
 800178c:	f009 f81c 	bl	800a7c8 <HAL_UART_Init>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <MX_UART7_Init+0x62>
  {
    Error_Handler();
 8001796:	f000 f8b7 	bl	8001908 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200088e4 	.word	0x200088e4
 80017a4:	40007800 	.word	0x40007800

080017a8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80017ae:	4b10      	ldr	r3, [pc, #64]	; (80017f0 <MX_DMA_Init+0x48>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	4a0f      	ldr	r2, [pc, #60]	; (80017f0 <MX_DMA_Init+0x48>)
 80017b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017b8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ba:	4b0d      	ldr	r3, [pc, #52]	; (80017f0 <MX_DMA_Init+0x48>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80017c6:	2200      	movs	r2, #0
 80017c8:	2105      	movs	r1, #5
 80017ca:	203b      	movs	r0, #59	; 0x3b
 80017cc:	f003 fc60 	bl	8005090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80017d0:	203b      	movs	r0, #59	; 0x3b
 80017d2:	f003 fc79 	bl	80050c8 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80017d6:	2200      	movs	r2, #0
 80017d8:	2105      	movs	r1, #5
 80017da:	2045      	movs	r0, #69	; 0x45
 80017dc:	f003 fc58 	bl	8005090 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80017e0:	2045      	movs	r0, #69	; 0x45
 80017e2:	f003 fc71 	bl	80050c8 <HAL_NVIC_EnableIRQ>

}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800

080017f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b08c      	sub	sp, #48	; 0x30
 80017f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017fa:	f107 031c 	add.w	r3, r7, #28
 80017fe:	2200      	movs	r2, #0
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	605a      	str	r2, [r3, #4]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	60da      	str	r2, [r3, #12]
 8001808:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800180a:	4b2f      	ldr	r3, [pc, #188]	; (80018c8 <MX_GPIO_Init+0xd4>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	4a2e      	ldr	r2, [pc, #184]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001810:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001814:	6313      	str	r3, [r2, #48]	; 0x30
 8001816:	4b2c      	ldr	r3, [pc, #176]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800181e:	61bb      	str	r3, [r7, #24]
 8001820:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001822:	4b29      	ldr	r3, [pc, #164]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	4a28      	ldr	r2, [pc, #160]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	6313      	str	r3, [r2, #48]	; 0x30
 800182e:	4b26      	ldr	r3, [pc, #152]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	f003 0304 	and.w	r3, r3, #4
 8001836:	617b      	str	r3, [r7, #20]
 8001838:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800183a:	4b23      	ldr	r3, [pc, #140]	; (80018c8 <MX_GPIO_Init+0xd4>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	4a22      	ldr	r2, [pc, #136]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001840:	f043 0301 	orr.w	r3, r3, #1
 8001844:	6313      	str	r3, [r2, #48]	; 0x30
 8001846:	4b20      	ldr	r3, [pc, #128]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184a:	f003 0301 	and.w	r3, r3, #1
 800184e:	613b      	str	r3, [r7, #16]
 8001850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001852:	4b1d      	ldr	r3, [pc, #116]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001856:	4a1c      	ldr	r2, [pc, #112]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001858:	f043 0302 	orr.w	r3, r3, #2
 800185c:	6313      	str	r3, [r2, #48]	; 0x30
 800185e:	4b1a      	ldr	r3, [pc, #104]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	f003 0302 	and.w	r3, r3, #2
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800186a:	4b17      	ldr	r3, [pc, #92]	; (80018c8 <MX_GPIO_Init+0xd4>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a16      	ldr	r2, [pc, #88]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001870:	f043 0310 	orr.w	r3, r3, #16
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b14      	ldr	r3, [pc, #80]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0310 	and.w	r3, r3, #16
 800187e:	60bb      	str	r3, [r7, #8]
 8001880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001882:	4b11      	ldr	r3, [pc, #68]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001886:	4a10      	ldr	r2, [pc, #64]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001888:	f043 0308 	orr.w	r3, r3, #8
 800188c:	6313      	str	r3, [r2, #48]	; 0x30
 800188e:	4b0e      	ldr	r3, [pc, #56]	; (80018c8 <MX_GPIO_Init+0xd4>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001892:	f003 0308 	and.w	r3, r3, #8
 8001896:	607b      	str	r3, [r7, #4]
 8001898:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	2108      	movs	r1, #8
 800189e:	480b      	ldr	r0, [pc, #44]	; (80018cc <MX_GPIO_Init+0xd8>)
 80018a0:	f004 f96e 	bl	8005b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80018a4:	2308      	movs	r3, #8
 80018a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a8:	2301      	movs	r3, #1
 80018aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018b0:	2300      	movs	r3, #0
 80018b2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80018b4:	f107 031c 	add.w	r3, r7, #28
 80018b8:	4619      	mov	r1, r3
 80018ba:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_GPIO_Init+0xd8>)
 80018bc:	f003 ffb6 	bl	800582c <HAL_GPIO_Init>

}
 80018c0:	bf00      	nop
 80018c2:	3730      	adds	r7, #48	; 0x30
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40020800 	.word	0x40020800

080018d0 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 80018d8:	f014 fc70 	bl	80161bc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80018dc:	2001      	movs	r0, #1
 80018de:	f010 fd8f 	bl	8012400 <osDelay>
 80018e2:	e7fb      	b.n	80018dc <StartDefaultTask+0xc>

080018e4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a04      	ldr	r2, [pc, #16]	; (8001904 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d101      	bne.n	80018fa <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80018f6:	f003 fad1 	bl	8004e9c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018fa:	bf00      	nop
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40010000 	.word	0x40010000

08001908 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <eye>:
#include "math_utils.h"


void eye(int dim, float A[dim][dim]) {
 8001916:	b490      	push	{r4, r7}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
 8001920:	6878      	ldr	r0, [r7, #4]
 8001922:	1e43      	subs	r3, r0, #1
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	4603      	mov	r3, r0
 8001928:	4619      	mov	r1, r3
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	f04f 0400 	mov.w	r4, #0
 8001936:	0154      	lsls	r4, r2, #5
 8001938:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800193c:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < dim; i++){
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	e02b      	b.n	800199c <eye+0x86>
        for(int j = 0; j < dim; j++){
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
 8001948:	e021      	b.n	800198e <eye+0x78>
            if (i == j){
 800194a:	693a      	ldr	r2, [r7, #16]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	429a      	cmp	r2, r3
 8001950:	d10d      	bne.n	800196e <eye+0x58>
				A[i][j] = 1;
 8001952:	4602      	mov	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	fb03 f302 	mul.w	r3, r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	441a      	add	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	e00c      	b.n	8001988 <eye+0x72>
			} else {
				A[i][j] = 0;
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	fb03 f302 	mul.w	r3, r3, r2
 8001976:	009b      	lsls	r3, r3, #2
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	441a      	add	r2, r3
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4413      	add	r3, r2
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
        for(int j = 0; j < dim; j++){
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	3301      	adds	r3, #1
 800198c:	617b      	str	r3, [r7, #20]
 800198e:	697a      	ldr	r2, [r7, #20]
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	429a      	cmp	r2, r3
 8001994:	dbd9      	blt.n	800194a <eye+0x34>
	for(int i = 0; i < dim; i++){
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	3301      	adds	r3, #1
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693a      	ldr	r2, [r7, #16]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	dbcf      	blt.n	8001944 <eye+0x2e>
			}
        }
    }
}
 80019a4:	bf00      	nop
 80019a6:	3718      	adds	r7, #24
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc90      	pop	{r4, r7}
 80019ac:	4770      	bx	lr

080019ae <transpose>:

void transpose(int m, int n, float A[m][n], float A_T[n][m]) {
 80019ae:	b4b0      	push	{r4, r5, r7}
 80019b0:	b089      	sub	sp, #36	; 0x24
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	60f8      	str	r0, [r7, #12]
 80019b6:	60b9      	str	r1, [r7, #8]
 80019b8:	607a      	str	r2, [r7, #4]
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	68b8      	ldr	r0, [r7, #8]
 80019be:	1e43      	subs	r3, r0, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	4603      	mov	r3, r0
 80019c4:	4619      	mov	r1, r3
 80019c6:	f04f 0200 	mov.w	r2, #0
 80019ca:	f04f 0300 	mov.w	r3, #0
 80019ce:	f04f 0400 	mov.w	r4, #0
 80019d2:	0154      	lsls	r4, r2, #5
 80019d4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80019d8:	014b      	lsls	r3, r1, #5
 80019da:	68fd      	ldr	r5, [r7, #12]
 80019dc:	1e6b      	subs	r3, r5, #1
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	462b      	mov	r3, r5
 80019e2:	4619      	mov	r1, r3
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	f04f 0400 	mov.w	r4, #0
 80019f0:	0154      	lsls	r4, r2, #5
 80019f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80019f6:	014b      	lsls	r3, r1, #5
	/* Get Transpose */
	for(int i = 0; i < m; i++){
 80019f8:	2300      	movs	r3, #0
 80019fa:	61bb      	str	r3, [r7, #24]
 80019fc:	e022      	b.n	8001a44 <transpose+0x96>
		for(int j = 0; j < n; j++){
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
 8001a02:	e018      	b.n	8001a36 <transpose+0x88>
			A_T[j][i] = A[i][j];
 8001a04:	4602      	mov	r2, r0
 8001a06:	69bb      	ldr	r3, [r7, #24]
 8001a08:	fb03 f302 	mul.w	r3, r3, r2
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	441a      	add	r2, r3
 8001a12:	4629      	mov	r1, r5
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	fb03 f301 	mul.w	r3, r3, r1
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	6839      	ldr	r1, [r7, #0]
 8001a1e:	4419      	add	r1, r3
 8001a20:	69fb      	ldr	r3, [r7, #28]
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	4413      	add	r3, r2
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	009b      	lsls	r3, r3, #2
 8001a2c:	440b      	add	r3, r1
 8001a2e:	601a      	str	r2, [r3, #0]
		for(int j = 0; j < n; j++){
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	3301      	adds	r3, #1
 8001a34:	61fb      	str	r3, [r7, #28]
 8001a36:	69fa      	ldr	r2, [r7, #28]
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	dbe2      	blt.n	8001a04 <transpose+0x56>
	for(int i = 0; i < m; i++){
 8001a3e:	69bb      	ldr	r3, [r7, #24]
 8001a40:	3301      	adds	r3, #1
 8001a42:	61bb      	str	r3, [r7, #24]
 8001a44:	69ba      	ldr	r2, [r7, #24]
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	dbd8      	blt.n	80019fe <transpose+0x50>
		}
	}
}
 8001a4c:	bf00      	nop
 8001a4e:	3724      	adds	r7, #36	; 0x24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bcb0      	pop	{r4, r5, r7}
 8001a54:	4770      	bx	lr

08001a56 <vecadd>:

void vecadd(int n, float a[n], float b[n], float c[n]) {
 8001a56:	b480      	push	{r7}
 8001a58:	b087      	sub	sp, #28
 8001a5a:	af00      	add	r7, sp, #0
 8001a5c:	60f8      	str	r0, [r7, #12]
 8001a5e:	60b9      	str	r1, [r7, #8]
 8001a60:	607a      	str	r2, [r7, #4]
 8001a62:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < n; i++){
 8001a64:	2300      	movs	r3, #0
 8001a66:	617b      	str	r3, [r7, #20]
 8001a68:	e016      	b.n	8001a98 <vecadd+0x42>
		c[i] = a[i] + b[i];
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	009b      	lsls	r3, r3, #2
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	4413      	add	r3, r2
 8001a72:	ed93 7a00 	vldr	s14, [r3]
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	edd3 7a00 	vldr	s15, [r3]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	683a      	ldr	r2, [r7, #0]
 8001a88:	4413      	add	r3, r2
 8001a8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a8e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < n; i++){
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	3301      	adds	r3, #1
 8001a96:	617b      	str	r3, [r7, #20]
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	dbe4      	blt.n	8001a6a <vecadd+0x14>
	}
}
 8001aa0:	bf00      	nop
 8001aa2:	371c      	adds	r7, #28
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <vecsub>:

void vecsub(int n, float a[n], float b[n], float c[n]) {
 8001aac:	b480      	push	{r7}
 8001aae:	b087      	sub	sp, #28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
 8001ab8:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < n; i++){
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e016      	b.n	8001aee <vecsub+0x42>
		c[i] = a[i] - b[i];
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	68ba      	ldr	r2, [r7, #8]
 8001ac6:	4413      	add	r3, r2
 8001ac8:	ed93 7a00 	vldr	s14, [r3]
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	edd3 7a00 	vldr	s15, [r3]
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	4413      	add	r3, r2
 8001ae0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ae4:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < n; i++){
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	3301      	adds	r3, #1
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	697a      	ldr	r2, [r7, #20]
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	dbe4      	blt.n	8001ac0 <vecsub+0x14>
	}
}
 8001af6:	bf00      	nop
 8001af8:	371c      	adds	r7, #28
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr

08001b02 <matadd>:

void matadd(int m, int n, float A[m][n], float B[m][n], float C[m][n]) {
 8001b02:	b4f0      	push	{r4, r5, r6, r7}
 8001b04:	b08a      	sub	sp, #40	; 0x28
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	60f8      	str	r0, [r7, #12]
 8001b0a:	60b9      	str	r1, [r7, #8]
 8001b0c:	607a      	str	r2, [r7, #4]
 8001b0e:	603b      	str	r3, [r7, #0]
 8001b10:	68b8      	ldr	r0, [r7, #8]
 8001b12:	1e43      	subs	r3, r0, #1
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
 8001b16:	4603      	mov	r3, r0
 8001b18:	4619      	mov	r1, r3
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	f04f 0300 	mov.w	r3, #0
 8001b22:	f04f 0400 	mov.w	r4, #0
 8001b26:	0154      	lsls	r4, r2, #5
 8001b28:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b2c:	014b      	lsls	r3, r1, #5
 8001b2e:	68bd      	ldr	r5, [r7, #8]
 8001b30:	1e6b      	subs	r3, r5, #1
 8001b32:	61bb      	str	r3, [r7, #24]
 8001b34:	462b      	mov	r3, r5
 8001b36:	4619      	mov	r1, r3
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	f04f 0400 	mov.w	r4, #0
 8001b44:	0154      	lsls	r4, r2, #5
 8001b46:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b4a:	014b      	lsls	r3, r1, #5
 8001b4c:	68be      	ldr	r6, [r7, #8]
 8001b4e:	1e73      	subs	r3, r6, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	4633      	mov	r3, r6
 8001b54:	4619      	mov	r1, r3
 8001b56:	f04f 0200 	mov.w	r2, #0
 8001b5a:	f04f 0300 	mov.w	r3, #0
 8001b5e:	f04f 0400 	mov.w	r4, #0
 8001b62:	0154      	lsls	r4, r2, #5
 8001b64:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001b68:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	61fb      	str	r3, [r7, #28]
 8001b6e:	e032      	b.n	8001bd6 <matadd+0xd4>
        for(int j = 0; j < n; j++){
 8001b70:	2300      	movs	r3, #0
 8001b72:	623b      	str	r3, [r7, #32]
 8001b74:	e028      	b.n	8001bc8 <matadd+0xc6>
            C[i][j] =  A[i][j] + B[i][j];
 8001b76:	4602      	mov	r2, r0
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	fb03 f302 	mul.w	r3, r3, r2
 8001b7e:	009b      	lsls	r3, r3, #2
 8001b80:	687a      	ldr	r2, [r7, #4]
 8001b82:	441a      	add	r2, r3
 8001b84:	6a3b      	ldr	r3, [r7, #32]
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	ed93 7a00 	vldr	s14, [r3]
 8001b8e:	462a      	mov	r2, r5
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	fb03 f302 	mul.w	r3, r3, r2
 8001b96:	009b      	lsls	r3, r3, #2
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	441a      	add	r2, r3
 8001b9c:	6a3b      	ldr	r3, [r7, #32]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	4413      	add	r3, r2
 8001ba2:	edd3 7a00 	vldr	s15, [r3]
 8001ba6:	4632      	mov	r2, r6
 8001ba8:	69fb      	ldr	r3, [r7, #28]
 8001baa:	fb03 f302 	mul.w	r3, r3, r2
 8001bae:	009b      	lsls	r3, r3, #2
 8001bb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001bb2:	441a      	add	r2, r3
 8001bb4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bb8:	6a3b      	ldr	r3, [r7, #32]
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	4413      	add	r3, r2
 8001bbe:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8001bc2:	6a3b      	ldr	r3, [r7, #32]
 8001bc4:	3301      	adds	r3, #1
 8001bc6:	623b      	str	r3, [r7, #32]
 8001bc8:	6a3a      	ldr	r2, [r7, #32]
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	dbd2      	blt.n	8001b76 <matadd+0x74>
	for(int i = 0; i < m; i++){
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	61fb      	str	r3, [r7, #28]
 8001bd6:	69fa      	ldr	r2, [r7, #28]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	dbc8      	blt.n	8001b70 <matadd+0x6e>
        }
    }
}
 8001bde:	bf00      	nop
 8001be0:	3728      	adds	r7, #40	; 0x28
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bcf0      	pop	{r4, r5, r6, r7}
 8001be6:	4770      	bx	lr

08001be8 <matsub>:

void matsub(int m, int n, float A[m][n], float B[m][n], float C[m][n]) {
 8001be8:	b4f0      	push	{r4, r5, r6, r7}
 8001bea:	b08a      	sub	sp, #40	; 0x28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
 8001bf4:	603b      	str	r3, [r7, #0]
 8001bf6:	68b8      	ldr	r0, [r7, #8]
 8001bf8:	1e43      	subs	r3, r0, #1
 8001bfa:	627b      	str	r3, [r7, #36]	; 0x24
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4619      	mov	r1, r3
 8001c00:	f04f 0200 	mov.w	r2, #0
 8001c04:	f04f 0300 	mov.w	r3, #0
 8001c08:	f04f 0400 	mov.w	r4, #0
 8001c0c:	0154      	lsls	r4, r2, #5
 8001c0e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c12:	014b      	lsls	r3, r1, #5
 8001c14:	68bd      	ldr	r5, [r7, #8]
 8001c16:	1e6b      	subs	r3, r5, #1
 8001c18:	61bb      	str	r3, [r7, #24]
 8001c1a:	462b      	mov	r3, r5
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	f04f 0200 	mov.w	r2, #0
 8001c22:	f04f 0300 	mov.w	r3, #0
 8001c26:	f04f 0400 	mov.w	r4, #0
 8001c2a:	0154      	lsls	r4, r2, #5
 8001c2c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c30:	014b      	lsls	r3, r1, #5
 8001c32:	68be      	ldr	r6, [r7, #8]
 8001c34:	1e73      	subs	r3, r6, #1
 8001c36:	617b      	str	r3, [r7, #20]
 8001c38:	4633      	mov	r3, r6
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	f04f 0200 	mov.w	r2, #0
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	f04f 0400 	mov.w	r4, #0
 8001c48:	0154      	lsls	r4, r2, #5
 8001c4a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001c4e:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 8001c50:	2300      	movs	r3, #0
 8001c52:	61fb      	str	r3, [r7, #28]
 8001c54:	e032      	b.n	8001cbc <matsub+0xd4>
        for(int j = 0; j < n; j++){
 8001c56:	2300      	movs	r3, #0
 8001c58:	623b      	str	r3, [r7, #32]
 8001c5a:	e028      	b.n	8001cae <matsub+0xc6>
            C[i][j] =  A[i][j] - B[i][j];
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	fb03 f302 	mul.w	r3, r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	441a      	add	r2, r3
 8001c6a:	6a3b      	ldr	r3, [r7, #32]
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	4413      	add	r3, r2
 8001c70:	ed93 7a00 	vldr	s14, [r3]
 8001c74:	462a      	mov	r2, r5
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	fb03 f302 	mul.w	r3, r3, r2
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	441a      	add	r2, r3
 8001c82:	6a3b      	ldr	r3, [r7, #32]
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	edd3 7a00 	vldr	s15, [r3]
 8001c8c:	4632      	mov	r2, r6
 8001c8e:	69fb      	ldr	r3, [r7, #28]
 8001c90:	fb03 f302 	mul.w	r3, r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c98:	441a      	add	r2, r3
 8001c9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c9e:	6a3b      	ldr	r3, [r7, #32]
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4413      	add	r3, r2
 8001ca4:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8001ca8:	6a3b      	ldr	r3, [r7, #32]
 8001caa:	3301      	adds	r3, #1
 8001cac:	623b      	str	r3, [r7, #32]
 8001cae:	6a3a      	ldr	r2, [r7, #32]
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	dbd2      	blt.n	8001c5c <matsub+0x74>
	for(int i = 0; i < m; i++){
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	61fb      	str	r3, [r7, #28]
 8001cbc:	69fa      	ldr	r2, [r7, #28]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	dbc8      	blt.n	8001c56 <matsub+0x6e>
        }
    }
}
 8001cc4:	bf00      	nop
 8001cc6:	3728      	adds	r7, #40	; 0x28
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bcf0      	pop	{r4, r5, r6, r7}
 8001ccc:	4770      	bx	lr

08001cce <matmul>:

void matmul(int m, int n, int o, float A[m][n], float B[n][o], float C[m][o], bool reset) {
 8001cce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cd0:	b08d      	sub	sp, #52	; 0x34
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	6178      	str	r0, [r7, #20]
 8001cd6:	6139      	str	r1, [r7, #16]
 8001cd8:	60fa      	str	r2, [r7, #12]
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	693e      	ldr	r6, [r7, #16]
 8001cde:	1e73      	subs	r3, r6, #1
 8001ce0:	623b      	str	r3, [r7, #32]
 8001ce2:	4633      	mov	r3, r6
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f04f 0200 	mov.w	r2, #0
 8001cea:	f04f 0300 	mov.w	r3, #0
 8001cee:	f04f 0400 	mov.w	r4, #0
 8001cf2:	0154      	lsls	r4, r2, #5
 8001cf4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001cf8:	014b      	lsls	r3, r1, #5
 8001cfa:	68fa      	ldr	r2, [r7, #12]
 8001cfc:	607a      	str	r2, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	3b01      	subs	r3, #1
 8001d02:	61fb      	str	r3, [r7, #28]
 8001d04:	4613      	mov	r3, r2
 8001d06:	4619      	mov	r1, r3
 8001d08:	f04f 0200 	mov.w	r2, #0
 8001d0c:	f04f 0300 	mov.w	r3, #0
 8001d10:	f04f 0400 	mov.w	r4, #0
 8001d14:	0154      	lsls	r4, r2, #5
 8001d16:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d1a:	014b      	lsls	r3, r1, #5
 8001d1c:	68fd      	ldr	r5, [r7, #12]
 8001d1e:	1e6b      	subs	r3, r5, #1
 8001d20:	61bb      	str	r3, [r7, #24]
 8001d22:	462b      	mov	r3, r5
 8001d24:	4619      	mov	r1, r3
 8001d26:	f04f 0200 	mov.w	r2, #0
 8001d2a:	f04f 0300 	mov.w	r3, #0
 8001d2e:	f04f 0400 	mov.w	r4, #0
 8001d32:	0154      	lsls	r4, r2, #5
 8001d34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001d38:	014b      	lsls	r3, r1, #5
	if (reset) {
 8001d3a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d009      	beq.n	8001d56 <matmul+0x88>
		memset(C, 0, m * o * sizeof(C[0][0]));
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	fb02 f303 	mul.w	r3, r2, r3
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	2100      	movs	r1, #0
 8001d50:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8001d52:	f014 ffba 	bl	8016cca <memset>
	}
	for(int i = 0; i < m; i++){
 8001d56:	2300      	movs	r3, #0
 8001d58:	627b      	str	r3, [r7, #36]	; 0x24
 8001d5a:	e04a      	b.n	8001df2 <matmul+0x124>
        for(int j = 0; j < o; j++){
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d60:	e040      	b.n	8001de4 <matmul+0x116>
            for(int k = 0; k < n; k++){
 8001d62:	2300      	movs	r3, #0
 8001d64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d66:	e036      	b.n	8001dd6 <matmul+0x108>
                C[i][j] +=  A[i][k] * B[k][j];
 8001d68:	4632      	mov	r2, r6
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	fb03 f302 	mul.w	r3, r3, r2
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	68ba      	ldr	r2, [r7, #8]
 8001d74:	441a      	add	r2, r3
 8001d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	ed93 7a00 	vldr	s14, [r3]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d84:	fb03 f302 	mul.w	r3, r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d8c:	441a      	add	r2, r3
 8001d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	4413      	add	r3, r2
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d9c:	462a      	mov	r2, r5
 8001d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da0:	fb03 f302 	mul.w	r3, r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001da8:	441a      	add	r2, r3
 8001daa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	edd3 7a00 	vldr	s15, [r3]
 8001db4:	462a      	mov	r2, r5
 8001db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db8:	fb03 f302 	mul.w	r3, r3, r2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001dc0:	441a      	add	r2, r3
 8001dc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	edc3 7a00 	vstr	s15, [r3]
            for(int k = 0; k < n; k++){
 8001dd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dbc4      	blt.n	8001d68 <matmul+0x9a>
        for(int j = 0; j < o; j++){
 8001dde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de0:	3301      	adds	r3, #1
 8001de2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001de4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	429a      	cmp	r2, r3
 8001dea:	dbba      	blt.n	8001d62 <matmul+0x94>
	for(int i = 0; i < m; i++){
 8001dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dee:	3301      	adds	r3, #1
 8001df0:	627b      	str	r3, [r7, #36]	; 0x24
 8001df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	dbb0      	blt.n	8001d5c <matmul+0x8e>
            }
        }
    }
}
 8001dfa:	bf00      	nop
 8001dfc:	3734      	adds	r7, #52	; 0x34
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001e02 <matvecprod>:

void matvecprod(int m, int n, float A[m][n], float b[n], float c[m], bool reset) {
 8001e02:	b5b0      	push	{r4, r5, r7, lr}
 8001e04:	b088      	sub	sp, #32
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	60f8      	str	r0, [r7, #12]
 8001e0a:	60b9      	str	r1, [r7, #8]
 8001e0c:	607a      	str	r2, [r7, #4]
 8001e0e:	603b      	str	r3, [r7, #0]
 8001e10:	68bd      	ldr	r5, [r7, #8]
 8001e12:	1e6b      	subs	r3, r5, #1
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	462b      	mov	r3, r5
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f04f 0200 	mov.w	r2, #0
 8001e1e:	f04f 0300 	mov.w	r3, #0
 8001e22:	f04f 0400 	mov.w	r4, #0
 8001e26:	0154      	lsls	r4, r2, #5
 8001e28:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e2c:	014b      	lsls	r3, r1, #5
	if (reset) {
 8001e2e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d006      	beq.n	8001e44 <matvecprod+0x42>
		memset(c, 0, m * sizeof(c[0]));
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	461a      	mov	r2, r3
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e40:	f014 ff43 	bl	8016cca <memset>
	}
	for(int i = 0; i < m; i++){
 8001e44:	2300      	movs	r3, #0
 8001e46:	61bb      	str	r3, [r7, #24]
 8001e48:	e02e      	b.n	8001ea8 <matvecprod+0xa6>
        for(int j = 0; j < n; j++){
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61fb      	str	r3, [r7, #28]
 8001e4e:	e024      	b.n	8001e9a <matvecprod+0x98>
            c[i] += A[i][j] * b[j];
 8001e50:	462a      	mov	r2, r5
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	fb03 f302 	mul.w	r3, r3, r2
 8001e58:	009b      	lsls	r3, r3, #2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	441a      	add	r2, r3
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	ed93 7a00 	vldr	s14, [r3]
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	683a      	ldr	r2, [r7, #0]
 8001e6e:	4413      	add	r3, r2
 8001e70:	edd3 7a00 	vldr	s15, [r3]
 8001e74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e7e:	4413      	add	r3, r2
 8001e80:	edd3 7a00 	vldr	s15, [r3]
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e8a:	4413      	add	r3, r2
 8001e8c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e90:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	3301      	adds	r3, #1
 8001e98:	61fb      	str	r3, [r7, #28]
 8001e9a:	69fa      	ldr	r2, [r7, #28]
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	dbd6      	blt.n	8001e50 <matvecprod+0x4e>
	for(int i = 0; i < m; i++){
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	3301      	adds	r3, #1
 8001ea6:	61bb      	str	r3, [r7, #24]
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	dbcc      	blt.n	8001e4a <matvecprod+0x48>
        }
    }
}
 8001eb0:	bf00      	nop
 8001eb2:	3720      	adds	r7, #32
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bdb0      	pop	{r4, r5, r7, pc}

08001eb8 <scalarmatprod>:

void scalarmatprod(int m, int n, float scalar, float A[m][n], float B[m][n]) {
 8001eb8:	b4b0      	push	{r4, r5, r7}
 8001eba:	b08b      	sub	sp, #44	; 0x2c
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6178      	str	r0, [r7, #20]
 8001ec0:	6139      	str	r1, [r7, #16]
 8001ec2:	ed87 0a03 	vstr	s0, [r7, #12]
 8001ec6:	60ba      	str	r2, [r7, #8]
 8001ec8:	607b      	str	r3, [r7, #4]
 8001eca:	6938      	ldr	r0, [r7, #16]
 8001ecc:	1e43      	subs	r3, r0, #1
 8001ece:	61fb      	str	r3, [r7, #28]
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	f04f 0200 	mov.w	r2, #0
 8001ed8:	f04f 0300 	mov.w	r3, #0
 8001edc:	f04f 0400 	mov.w	r4, #0
 8001ee0:	0154      	lsls	r4, r2, #5
 8001ee2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ee6:	014b      	lsls	r3, r1, #5
 8001ee8:	693d      	ldr	r5, [r7, #16]
 8001eea:	1e6b      	subs	r3, r5, #1
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	462b      	mov	r3, r5
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f04f 0200 	mov.w	r2, #0
 8001ef6:	f04f 0300 	mov.w	r3, #0
 8001efa:	f04f 0400 	mov.w	r4, #0
 8001efe:	0154      	lsls	r4, r2, #5
 8001f00:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f04:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 8001f06:	2300      	movs	r3, #0
 8001f08:	623b      	str	r3, [r7, #32]
 8001f0a:	e028      	b.n	8001f5e <scalarmatprod+0xa6>
        for(int j = 0; j < n; j++){
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f10:	e01e      	b.n	8001f50 <scalarmatprod+0x98>
            B[i][j] = scalar * A[i][j];
 8001f12:	4602      	mov	r2, r0
 8001f14:	6a3b      	ldr	r3, [r7, #32]
 8001f16:	fb03 f302 	mul.w	r3, r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	68ba      	ldr	r2, [r7, #8]
 8001f1e:	441a      	add	r2, r3
 8001f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f22:	009b      	lsls	r3, r3, #2
 8001f24:	4413      	add	r3, r2
 8001f26:	ed93 7a00 	vldr	s14, [r3]
 8001f2a:	462a      	mov	r2, r5
 8001f2c:	6a3b      	ldr	r3, [r7, #32]
 8001f2e:	fb03 f302 	mul.w	r3, r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	441a      	add	r2, r3
 8001f38:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	4413      	add	r3, r2
 8001f46:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8001f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	dbdc      	blt.n	8001f12 <scalarmatprod+0x5a>
	for(int i = 0; i < m; i++){
 8001f58:	6a3b      	ldr	r3, [r7, #32]
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	623b      	str	r3, [r7, #32]
 8001f5e:	6a3a      	ldr	r2, [r7, #32]
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	dbd2      	blt.n	8001f0c <scalarmatprod+0x54>
        }
    }
}
 8001f66:	bf00      	nop
 8001f68:	372c      	adds	r7, #44	; 0x2c
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bcb0      	pop	{r4, r5, r7}
 8001f6e:	4770      	bx	lr

08001f70 <cofactor>:
}

/* Function to get cofactor of A[p][q] in temp[][]. n is current dimension of A[][] */
/* https://www.geeksforgeeks.org/adjoint-inverse-matrix/ */
void cofactor(int dim, float A[dim][dim], float temp[dim][dim], int p, int q, int n)
{
 8001f70:	b4b0      	push	{r4, r5, r7}
 8001f72:	b08b      	sub	sp, #44	; 0x2c
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
 8001f7c:	603b      	str	r3, [r7, #0]
void cofactor(int dim, float A[dim][dim], float temp[dim][dim], int p, int q, int n)
 8001f7e:	68f8      	ldr	r0, [r7, #12]
 8001f80:	1e43      	subs	r3, r0, #1
 8001f82:	617b      	str	r3, [r7, #20]
 8001f84:	4603      	mov	r3, r0
 8001f86:	4619      	mov	r1, r3
 8001f88:	f04f 0200 	mov.w	r2, #0
 8001f8c:	f04f 0300 	mov.w	r3, #0
 8001f90:	f04f 0400 	mov.w	r4, #0
 8001f94:	0154      	lsls	r4, r2, #5
 8001f96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001f9a:	014b      	lsls	r3, r1, #5
 8001f9c:	68fd      	ldr	r5, [r7, #12]
 8001f9e:	1e6b      	subs	r3, r5, #1
 8001fa0:	613b      	str	r3, [r7, #16]
 8001fa2:	462b      	mov	r3, r5
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	f04f 0300 	mov.w	r3, #0
 8001fae:	f04f 0400 	mov.w	r4, #0
 8001fb2:	0154      	lsls	r4, r2, #5
 8001fb4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001fb8:	014b      	lsls	r3, r1, #5
    int i = 0, j = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	623b      	str	r3, [r7, #32]
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24

    // Looping for each element of the matrix
    for (int row = 0; row < n; row++)
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61fb      	str	r3, [r7, #28]
 8001fc6:	e036      	b.n	8002036 <cofactor+0xc6>
    {
        for (int col = 0; col < n; col++)
 8001fc8:	2300      	movs	r3, #0
 8001fca:	61bb      	str	r3, [r7, #24]
 8001fcc:	e02c      	b.n	8002028 <cofactor+0xb8>
        {
            //  Copying into temporary matrix only those element
            //  which are not in given row and column
            if (row != p && col != q)
 8001fce:	69fa      	ldr	r2, [r7, #28]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d025      	beq.n	8002022 <cofactor+0xb2>
 8001fd6:	69ba      	ldr	r2, [r7, #24]
 8001fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d021      	beq.n	8002022 <cofactor+0xb2>
            {
                temp[i][j++] = A[row][col];
 8001fde:	4602      	mov	r2, r0
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	fb03 f302 	mul.w	r3, r3, r2
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	68ba      	ldr	r2, [r7, #8]
 8001fea:	18d4      	adds	r4, r2, r3
 8001fec:	462a      	mov	r2, r5
 8001fee:	6a3b      	ldr	r3, [r7, #32]
 8001ff0:	fb03 f302 	mul.w	r3, r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	18d1      	adds	r1, r2, r3
 8001ffa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ffc:	1c5a      	adds	r2, r3, #1
 8001ffe:	627a      	str	r2, [r7, #36]	; 0x24
 8002000:	69ba      	ldr	r2, [r7, #24]
 8002002:	0092      	lsls	r2, r2, #2
 8002004:	4422      	add	r2, r4
 8002006:	6812      	ldr	r2, [r2, #0]
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	440b      	add	r3, r1
 800200c:	601a      	str	r2, [r3, #0]

                // Row is filled, so increase row index and
                // reset col index
                if (j == n - 1)
 800200e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002010:	3b01      	subs	r3, #1
 8002012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002014:	429a      	cmp	r2, r3
 8002016:	d104      	bne.n	8002022 <cofactor+0xb2>
                {
                    j = 0;
 8002018:	2300      	movs	r3, #0
 800201a:	627b      	str	r3, [r7, #36]	; 0x24
                    i++;
 800201c:	6a3b      	ldr	r3, [r7, #32]
 800201e:	3301      	adds	r3, #1
 8002020:	623b      	str	r3, [r7, #32]
        for (int col = 0; col < n; col++)
 8002022:	69bb      	ldr	r3, [r7, #24]
 8002024:	3301      	adds	r3, #1
 8002026:	61bb      	str	r3, [r7, #24]
 8002028:	69ba      	ldr	r2, [r7, #24]
 800202a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800202c:	429a      	cmp	r2, r3
 800202e:	dbce      	blt.n	8001fce <cofactor+0x5e>
    for (int row = 0; row < n; row++)
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	3301      	adds	r3, #1
 8002034:	61fb      	str	r3, [r7, #28]
 8002036:	69fa      	ldr	r2, [r7, #28]
 8002038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800203a:	429a      	cmp	r2, r3
 800203c:	dbc4      	blt.n	8001fc8 <cofactor+0x58>
                }
            }
        }
    }
}
 800203e:	bf00      	nop
 8002040:	372c      	adds	r7, #44	; 0x2c
 8002042:	46bd      	mov	sp, r7
 8002044:	bcb0      	pop	{r4, r5, r7}
 8002046:	4770      	bx	lr

08002048 <determinant>:

/* Recursive function for finding determinant of matrix. n is current dimension of A[][]. */
/* https://www.geeksforgeeks.org/adjoint-inverse-matrix/ */
float determinant(int dim, float A[dim][dim], int n)
{
 8002048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800204c:	ed2d 8b02 	vpush	{d8}
 8002050:	b08e      	sub	sp, #56	; 0x38
 8002052:	af02      	add	r7, sp, #8
 8002054:	60f8      	str	r0, [r7, #12]
 8002056:	60b9      	str	r1, [r7, #8]
 8002058:	607a      	str	r2, [r7, #4]
float determinant(int dim, float A[dim][dim], int n)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	1e5a      	subs	r2, r3, #1
 800205e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002060:	4619      	mov	r1, r3
 8002062:	f04f 0200 	mov.w	r2, #0
 8002066:	f04f 0300 	mov.w	r3, #0
 800206a:	f04f 0400 	mov.w	r4, #0
 800206e:	0154      	lsls	r4, r2, #5
 8002070:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002074:	014b      	lsls	r3, r1, #5
{
 8002076:	466b      	mov	r3, sp
 8002078:	4698      	mov	r8, r3
    float D = 0; // Initialize result
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	623b      	str	r3, [r7, #32]

    //  Base case : if matrix contains single element
    if (n == 1)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d102      	bne.n	800208c <determinant+0x44>
        return A[0][0];
 8002086:	68bb      	ldr	r3, [r7, #8]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	e089      	b.n	80021a0 <determinant+0x158>

    float temp[dim][dim]; // To store cofactors
 800208c:	68f8      	ldr	r0, [r7, #12]
 800208e:	68fd      	ldr	r5, [r7, #12]
 8002090:	1e43      	subs	r3, r0, #1
 8002092:	61fb      	str	r3, [r7, #28]
 8002094:	4603      	mov	r3, r0
 8002096:	4619      	mov	r1, r3
 8002098:	f04f 0200 	mov.w	r2, #0
 800209c:	f04f 0300 	mov.w	r3, #0
 80020a0:	f04f 0400 	mov.w	r4, #0
 80020a4:	0154      	lsls	r4, r2, #5
 80020a6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80020aa:	014b      	lsls	r3, r1, #5
 80020ac:	1e6b      	subs	r3, r5, #1
 80020ae:	61bb      	str	r3, [r7, #24]
 80020b0:	4603      	mov	r3, r0
 80020b2:	4619      	mov	r1, r3
 80020b4:	f04f 0200 	mov.w	r2, #0
 80020b8:	462b      	mov	r3, r5
 80020ba:	f04f 0400 	mov.w	r4, #0
 80020be:	fb03 fc02 	mul.w	ip, r3, r2
 80020c2:	fb01 f604 	mul.w	r6, r1, r4
 80020c6:	4466      	add	r6, ip
 80020c8:	fba1 3403 	umull	r3, r4, r1, r3
 80020cc:	1932      	adds	r2, r6, r4
 80020ce:	4614      	mov	r4, r2
 80020d0:	f04f 0100 	mov.w	r1, #0
 80020d4:	f04f 0200 	mov.w	r2, #0
 80020d8:	0162      	lsls	r2, r4, #5
 80020da:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80020de:	0159      	lsls	r1, r3, #5
 80020e0:	4603      	mov	r3, r0
 80020e2:	4619      	mov	r1, r3
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	462b      	mov	r3, r5
 80020ea:	f04f 0400 	mov.w	r4, #0
 80020ee:	fb03 fc02 	mul.w	ip, r3, r2
 80020f2:	fb01 f604 	mul.w	r6, r1, r4
 80020f6:	4466      	add	r6, ip
 80020f8:	fba1 3403 	umull	r3, r4, r1, r3
 80020fc:	1932      	adds	r2, r6, r4
 80020fe:	4614      	mov	r4, r2
 8002100:	f04f 0100 	mov.w	r1, #0
 8002104:	f04f 0200 	mov.w	r2, #0
 8002108:	0162      	lsls	r2, r4, #5
 800210a:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 800210e:	0159      	lsls	r1, r3, #5
 8002110:	4603      	mov	r3, r0
 8002112:	462a      	mov	r2, r5
 8002114:	fb02 f303 	mul.w	r3, r2, r3
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	3303      	adds	r3, #3
 800211c:	3307      	adds	r3, #7
 800211e:	08db      	lsrs	r3, r3, #3
 8002120:	00db      	lsls	r3, r3, #3
 8002122:	ebad 0d03 	sub.w	sp, sp, r3
 8002126:	ab02      	add	r3, sp, #8
 8002128:	3303      	adds	r3, #3
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	617b      	str	r3, [r7, #20]

    int sign = 1;  // To store sign multiplier
 8002130:	2301      	movs	r3, #1
 8002132:	627b      	str	r3, [r7, #36]	; 0x24

     // Iterate for each element of first row
    for (int f = 0; f < n; f++)
 8002134:	2300      	movs	r3, #0
 8002136:	62bb      	str	r3, [r7, #40]	; 0x28
 8002138:	e02d      	b.n	8002196 <determinant+0x14e>
    {
        // Getting Cofactor of A[0][f]
        cofactor(dim, A, temp, 0, f, n);
 800213a:	697a      	ldr	r2, [r7, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	9301      	str	r3, [sp, #4]
 8002140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002142:	9300      	str	r3, [sp, #0]
 8002144:	2300      	movs	r3, #0
 8002146:	68b9      	ldr	r1, [r7, #8]
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f7ff ff11 	bl	8001f70 <cofactor>
        D += sign * A[0][f] * determinant(dim, temp, n - 1);
 800214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002150:	ee07 3a90 	vmov	s15, r3
 8002154:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002158:	68ba      	ldr	r2, [r7, #8]
 800215a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	4413      	add	r3, r2
 8002160:	edd3 7a00 	vldr	s15, [r3]
 8002164:	ee27 8a27 	vmul.f32	s16, s14, s15
 8002168:	6979      	ldr	r1, [r7, #20]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3b01      	subs	r3, #1
 800216e:	461a      	mov	r2, r3
 8002170:	68f8      	ldr	r0, [r7, #12]
 8002172:	f7ff ff69 	bl	8002048 <determinant>
 8002176:	eef0 7a40 	vmov.f32	s15, s0
 800217a:	ee68 7a27 	vmul.f32	s15, s16, s15
 800217e:	ed97 7a08 	vldr	s14, [r7, #32]
 8002182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002186:	edc7 7a08 	vstr	s15, [r7, #32]

        // terms are to be added with alternate sign
        sign = -sign;
 800218a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800218c:	425b      	negs	r3, r3
 800218e:	627b      	str	r3, [r7, #36]	; 0x24
    for (int f = 0; f < n; f++)
 8002190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002192:	3301      	adds	r3, #1
 8002194:	62bb      	str	r3, [r7, #40]	; 0x28
 8002196:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	429a      	cmp	r2, r3
 800219c:	dbcd      	blt.n	800213a <determinant+0xf2>
    }

    return D;
 800219e:	6a3b      	ldr	r3, [r7, #32]
 80021a0:	46c5      	mov	sp, r8
 80021a2:	ee07 3a90 	vmov	s15, r3
}
 80021a6:	eeb0 0a67 	vmov.f32	s0, s15
 80021aa:	3730      	adds	r7, #48	; 0x30
 80021ac:	46bd      	mov	sp, r7
 80021ae:	ecbd 8b02 	vpop	{d8}
 80021b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080021b6 <adjoint>:

/* Function to get adjoint of A[dim][dim] in adj[dim][dim]. */
/* https://www.geeksforgeeks.org/adjoint-inverse-matrix/ */
void adjoint(int dim, float A[dim][dim], float adj[dim][dim])
{
 80021b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021ba:	ed2d 8b02 	vpush	{d8}
 80021be:	b08e      	sub	sp, #56	; 0x38
 80021c0:	af02      	add	r7, sp, #8
 80021c2:	60f8      	str	r0, [r7, #12]
 80021c4:	60b9      	str	r1, [r7, #8]
 80021c6:	607a      	str	r2, [r7, #4]
void adjoint(int dim, float A[dim][dim], float adj[dim][dim])
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	1e5a      	subs	r2, r3, #1
 80021cc:	62ba      	str	r2, [r7, #40]	; 0x28
 80021ce:	4619      	mov	r1, r3
 80021d0:	f04f 0200 	mov.w	r2, #0
 80021d4:	f04f 0300 	mov.w	r3, #0
 80021d8:	f04f 0400 	mov.w	r4, #0
 80021dc:	0154      	lsls	r4, r2, #5
 80021de:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80021e2:	014b      	lsls	r3, r1, #5
 80021e4:	68fe      	ldr	r6, [r7, #12]
 80021e6:	1e73      	subs	r3, r6, #1
 80021e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021ea:	4633      	mov	r3, r6
 80021ec:	4619      	mov	r1, r3
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	f04f 0300 	mov.w	r3, #0
 80021f6:	f04f 0400 	mov.w	r4, #0
 80021fa:	0154      	lsls	r4, r2, #5
 80021fc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002200:	014b      	lsls	r3, r1, #5
{
 8002202:	466b      	mov	r3, sp
 8002204:	4698      	mov	r8, r3
    if (dim == 1)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d106      	bne.n	800221a <adjoint+0x64>
    {
        adj[0][0] = 1;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002212:	601a      	str	r2, [r3, #0]
        return;
 8002214:	bf00      	nop
 8002216:	46c5      	mov	sp, r8
 8002218:	e09c      	b.n	8002354 <adjoint+0x19e>
    }

    // temp is used to store cofactors of A[][]
    int sign = 1;
 800221a:	2301      	movs	r3, #1
 800221c:	61fb      	str	r3, [r7, #28]
	float temp[dim][dim];
 800221e:	68f8      	ldr	r0, [r7, #12]
 8002220:	68fd      	ldr	r5, [r7, #12]
 8002222:	1e43      	subs	r3, r0, #1
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	4603      	mov	r3, r0
 8002228:	4619      	mov	r1, r3
 800222a:	f04f 0200 	mov.w	r2, #0
 800222e:	f04f 0300 	mov.w	r3, #0
 8002232:	f04f 0400 	mov.w	r4, #0
 8002236:	0154      	lsls	r4, r2, #5
 8002238:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800223c:	014b      	lsls	r3, r1, #5
 800223e:	1e6b      	subs	r3, r5, #1
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	4603      	mov	r3, r0
 8002244:	4619      	mov	r1, r3
 8002246:	f04f 0200 	mov.w	r2, #0
 800224a:	462b      	mov	r3, r5
 800224c:	f04f 0400 	mov.w	r4, #0
 8002250:	fb03 fe02 	mul.w	lr, r3, r2
 8002254:	fb01 fc04 	mul.w	ip, r1, r4
 8002258:	44f4      	add	ip, lr
 800225a:	fba1 3403 	umull	r3, r4, r1, r3
 800225e:	eb0c 0204 	add.w	r2, ip, r4
 8002262:	4614      	mov	r4, r2
 8002264:	f04f 0100 	mov.w	r1, #0
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	0162      	lsls	r2, r4, #5
 800226e:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8002272:	0159      	lsls	r1, r3, #5
 8002274:	4603      	mov	r3, r0
 8002276:	4619      	mov	r1, r3
 8002278:	f04f 0200 	mov.w	r2, #0
 800227c:	462b      	mov	r3, r5
 800227e:	f04f 0400 	mov.w	r4, #0
 8002282:	fb03 fe02 	mul.w	lr, r3, r2
 8002286:	fb01 fc04 	mul.w	ip, r1, r4
 800228a:	44f4      	add	ip, lr
 800228c:	fba1 3403 	umull	r3, r4, r1, r3
 8002290:	eb0c 0204 	add.w	r2, ip, r4
 8002294:	4614      	mov	r4, r2
 8002296:	f04f 0100 	mov.w	r1, #0
 800229a:	f04f 0200 	mov.w	r2, #0
 800229e:	0162      	lsls	r2, r4, #5
 80022a0:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80022a4:	0159      	lsls	r1, r3, #5
 80022a6:	4603      	mov	r3, r0
 80022a8:	462a      	mov	r2, r5
 80022aa:	fb02 f303 	mul.w	r3, r2, r3
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	3303      	adds	r3, #3
 80022b2:	3307      	adds	r3, #7
 80022b4:	08db      	lsrs	r3, r3, #3
 80022b6:	00db      	lsls	r3, r3, #3
 80022b8:	ebad 0d03 	sub.w	sp, sp, r3
 80022bc:	ab02      	add	r3, sp, #8
 80022be:	3303      	adds	r3, #3
 80022c0:	089b      	lsrs	r3, r3, #2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	613b      	str	r3, [r7, #16]

    for (int i=0; i<dim; i++)
 80022c6:	2300      	movs	r3, #0
 80022c8:	623b      	str	r3, [r7, #32]
 80022ca:	e03e      	b.n	800234a <adjoint+0x194>
    {
        for (int j=0; j<dim; j++)
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
 80022d0:	e034      	b.n	800233c <adjoint+0x186>
        {
            // Get cofactor of A[i][j]
            cofactor(dim, A, temp, i, j, dim);
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	9301      	str	r3, [sp, #4]
 80022d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	68b9      	ldr	r1, [r7, #8]
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f7ff fe45 	bl	8001f70 <cofactor>

            // sign of adj[j][i] positive if sum of row
            // and column indexes is even.
            sign = ((i+j)%2==0)? 1: -1;
 80022e6:	6a3a      	ldr	r2, [r7, #32]
 80022e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ea:	4413      	add	r3, r2
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <adjoint+0x142>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e001      	b.n	80022fc <adjoint+0x146>
 80022f8:	f04f 33ff 	mov.w	r3, #4294967295
 80022fc:	61fb      	str	r3, [r7, #28]

            // Interchanging rows and columns to get the
            // transpose of the cofactor matrix
            adj[j][i] = (sign)*(determinant(dim, temp, dim-1));
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	ee07 3a90 	vmov	s15, r3
 8002304:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002308:	6939      	ldr	r1, [r7, #16]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	3b01      	subs	r3, #1
 800230e:	461a      	mov	r2, r3
 8002310:	68f8      	ldr	r0, [r7, #12]
 8002312:	f7ff fe99 	bl	8002048 <determinant>
 8002316:	eef0 7a40 	vmov.f32	s15, s0
 800231a:	4632      	mov	r2, r6
 800231c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231e:	fb03 f302 	mul.w	r3, r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	687a      	ldr	r2, [r7, #4]
 8002326:	441a      	add	r2, r3
 8002328:	ee68 7a27 	vmul.f32	s15, s16, s15
 800232c:	6a3b      	ldr	r3, [r7, #32]
 800232e:	009b      	lsls	r3, r3, #2
 8002330:	4413      	add	r3, r2
 8002332:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0; j<dim; j++)
 8002336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002338:	3301      	adds	r3, #1
 800233a:	627b      	str	r3, [r7, #36]	; 0x24
 800233c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	429a      	cmp	r2, r3
 8002342:	dbc6      	blt.n	80022d2 <adjoint+0x11c>
    for (int i=0; i<dim; i++)
 8002344:	6a3b      	ldr	r3, [r7, #32]
 8002346:	3301      	adds	r3, #1
 8002348:	623b      	str	r3, [r7, #32]
 800234a:	6a3a      	ldr	r2, [r7, #32]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	429a      	cmp	r2, r3
 8002350:	dbbc      	blt.n	80022cc <adjoint+0x116>
 8002352:	46c5      	mov	sp, r8
        }
    }
}
 8002354:	3730      	adds	r7, #48	; 0x30
 8002356:	46bd      	mov	sp, r7
 8002358:	ecbd 8b02 	vpop	{d8}
 800235c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002360 <inverse>:

/* Function to calculate and store inverse, returns false if matrix is singular */
/* https://www.geeksforgeeks.org/adjoint-inverse-matrix/ */
bool inverse(int dim, float A[dim][dim], float A_inv[dim][dim], float lambda)
{
 8002360:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002364:	b095      	sub	sp, #84	; 0x54
 8002366:	af02      	add	r7, sp, #8
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	607a      	str	r2, [r7, #4]
 800236e:	ed87 0a00 	vstr	s0, [r7]
bool inverse(int dim, float A[dim][dim], float A_inv[dim][dim], float lambda)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	1e5a      	subs	r2, r3, #1
 8002376:	63ba      	str	r2, [r7, #56]	; 0x38
 8002378:	4619      	mov	r1, r3
 800237a:	f04f 0200 	mov.w	r2, #0
 800237e:	f04f 0300 	mov.w	r3, #0
 8002382:	f04f 0400 	mov.w	r4, #0
 8002386:	0154      	lsls	r4, r2, #5
 8002388:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800238c:	014b      	lsls	r3, r1, #5
 800238e:	68fe      	ldr	r6, [r7, #12]
 8002390:	1e73      	subs	r3, r6, #1
 8002392:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002394:	4633      	mov	r3, r6
 8002396:	4619      	mov	r1, r3
 8002398:	f04f 0200 	mov.w	r2, #0
 800239c:	f04f 0300 	mov.w	r3, #0
 80023a0:	f04f 0400 	mov.w	r4, #0
 80023a4:	0154      	lsls	r4, r2, #5
 80023a6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80023aa:	014b      	lsls	r3, r1, #5
{
 80023ac:	466b      	mov	r3, sp
 80023ae:	4699      	mov	r9, r3
	/* add damping factor to avoid singularities. */
	/* if no damping is required set lambda to 0.0 */
	float A_dash[dim][dim];
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	68fd      	ldr	r5, [r7, #12]
 80023b4:	1e43      	subs	r3, r0, #1
 80023b6:	643b      	str	r3, [r7, #64]	; 0x40
 80023b8:	4603      	mov	r3, r0
 80023ba:	4619      	mov	r1, r3
 80023bc:	f04f 0200 	mov.w	r2, #0
 80023c0:	f04f 0300 	mov.w	r3, #0
 80023c4:	f04f 0400 	mov.w	r4, #0
 80023c8:	0154      	lsls	r4, r2, #5
 80023ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80023ce:	014b      	lsls	r3, r1, #5
 80023d0:	1e6b      	subs	r3, r5, #1
 80023d2:	647b      	str	r3, [r7, #68]	; 0x44
 80023d4:	4603      	mov	r3, r0
 80023d6:	4619      	mov	r1, r3
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	462b      	mov	r3, r5
 80023de:	f04f 0400 	mov.w	r4, #0
 80023e2:	fb03 fe02 	mul.w	lr, r3, r2
 80023e6:	fb01 fc04 	mul.w	ip, r1, r4
 80023ea:	44f4      	add	ip, lr
 80023ec:	fba1 3403 	umull	r3, r4, r1, r3
 80023f0:	eb0c 0204 	add.w	r2, ip, r4
 80023f4:	4614      	mov	r4, r2
 80023f6:	f04f 0100 	mov.w	r1, #0
 80023fa:	f04f 0200 	mov.w	r2, #0
 80023fe:	0162      	lsls	r2, r4, #5
 8002400:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8002404:	0159      	lsls	r1, r3, #5
 8002406:	4603      	mov	r3, r0
 8002408:	4619      	mov	r1, r3
 800240a:	f04f 0200 	mov.w	r2, #0
 800240e:	462b      	mov	r3, r5
 8002410:	f04f 0400 	mov.w	r4, #0
 8002414:	fb03 fe02 	mul.w	lr, r3, r2
 8002418:	fb01 fc04 	mul.w	ip, r1, r4
 800241c:	44f4      	add	ip, lr
 800241e:	fba1 3403 	umull	r3, r4, r1, r3
 8002422:	eb0c 0204 	add.w	r2, ip, r4
 8002426:	4614      	mov	r4, r2
 8002428:	f04f 0100 	mov.w	r1, #0
 800242c:	f04f 0200 	mov.w	r2, #0
 8002430:	0162      	lsls	r2, r4, #5
 8002432:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8002436:	0159      	lsls	r1, r3, #5
 8002438:	4603      	mov	r3, r0
 800243a:	462a      	mov	r2, r5
 800243c:	fb02 f303 	mul.w	r3, r2, r3
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	3303      	adds	r3, #3
 8002444:	3307      	adds	r3, #7
 8002446:	08db      	lsrs	r3, r3, #3
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	ebad 0d03 	sub.w	sp, sp, r3
 800244e:	ab02      	add	r3, sp, #8
 8002450:	3303      	adds	r3, #3
 8002452:	089b      	lsrs	r3, r3, #2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	62fb      	str	r3, [r7, #44]	; 0x2c
	float lambda_diag[dim][dim];
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	68fd      	ldr	r5, [r7, #12]
 800245c:	1e43      	subs	r3, r0, #1
 800245e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002460:	4603      	mov	r3, r0
 8002462:	4619      	mov	r1, r3
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	f04f 0300 	mov.w	r3, #0
 800246c:	f04f 0400 	mov.w	r4, #0
 8002470:	0154      	lsls	r4, r2, #5
 8002472:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002476:	014b      	lsls	r3, r1, #5
 8002478:	1e6b      	subs	r3, r5, #1
 800247a:	627b      	str	r3, [r7, #36]	; 0x24
 800247c:	4603      	mov	r3, r0
 800247e:	4619      	mov	r1, r3
 8002480:	f04f 0200 	mov.w	r2, #0
 8002484:	462b      	mov	r3, r5
 8002486:	f04f 0400 	mov.w	r4, #0
 800248a:	fb03 fe02 	mul.w	lr, r3, r2
 800248e:	fb01 fc04 	mul.w	ip, r1, r4
 8002492:	44f4      	add	ip, lr
 8002494:	fba1 3403 	umull	r3, r4, r1, r3
 8002498:	eb0c 0204 	add.w	r2, ip, r4
 800249c:	4614      	mov	r4, r2
 800249e:	f04f 0100 	mov.w	r1, #0
 80024a2:	f04f 0200 	mov.w	r2, #0
 80024a6:	0162      	lsls	r2, r4, #5
 80024a8:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80024ac:	0159      	lsls	r1, r3, #5
 80024ae:	4603      	mov	r3, r0
 80024b0:	4619      	mov	r1, r3
 80024b2:	f04f 0200 	mov.w	r2, #0
 80024b6:	462b      	mov	r3, r5
 80024b8:	f04f 0400 	mov.w	r4, #0
 80024bc:	fb03 fe02 	mul.w	lr, r3, r2
 80024c0:	fb01 fc04 	mul.w	ip, r1, r4
 80024c4:	44f4      	add	ip, lr
 80024c6:	fba1 3403 	umull	r3, r4, r1, r3
 80024ca:	eb0c 0204 	add.w	r2, ip, r4
 80024ce:	4614      	mov	r4, r2
 80024d0:	f04f 0100 	mov.w	r1, #0
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	0162      	lsls	r2, r4, #5
 80024da:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80024de:	0159      	lsls	r1, r3, #5
 80024e0:	4603      	mov	r3, r0
 80024e2:	462a      	mov	r2, r5
 80024e4:	fb02 f303 	mul.w	r3, r2, r3
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	3303      	adds	r3, #3
 80024ec:	3307      	adds	r3, #7
 80024ee:	08db      	lsrs	r3, r3, #3
 80024f0:	00db      	lsls	r3, r3, #3
 80024f2:	ebad 0d03 	sub.w	sp, sp, r3
 80024f6:	ab02      	add	r3, sp, #8
 80024f8:	3303      	adds	r3, #3
 80024fa:	089b      	lsrs	r3, r3, #2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	623b      	str	r3, [r7, #32]
	eye(dim, lambda_diag);
 8002500:	6a3b      	ldr	r3, [r7, #32]
 8002502:	4619      	mov	r1, r3
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	f7ff fa06 	bl	8001916 <eye>
	scalarmatprod(dim, dim, lambda, lambda_diag, lambda_diag);
 800250a:	6a3a      	ldr	r2, [r7, #32]
 800250c:	6a3b      	ldr	r3, [r7, #32]
 800250e:	ed97 0a00 	vldr	s0, [r7]
 8002512:	68f9      	ldr	r1, [r7, #12]
 8002514:	68f8      	ldr	r0, [r7, #12]
 8002516:	f7ff fccf 	bl	8001eb8 <scalarmatprod>
	matadd(dim, dim, A, lambda_diag, A_dash);
 800251a:	6a3a      	ldr	r2, [r7, #32]
 800251c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	4613      	mov	r3, r2
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	68f9      	ldr	r1, [r7, #12]
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f7ff faeb 	bl	8001b02 <matadd>

    // Find determinant of A[][]
    float det = determinant(dim, A_dash, dim);
 800252c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252e:	68fa      	ldr	r2, [r7, #12]
 8002530:	4619      	mov	r1, r3
 8002532:	68f8      	ldr	r0, [r7, #12]
 8002534:	f7ff fd88 	bl	8002048 <determinant>
 8002538:	ed87 0a07 	vstr	s0, [r7, #28]

    if (det == 0)
 800253c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002540:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002544:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002548:	d104      	bne.n	8002554 <inverse+0x1f4>
    {
        printf("Singular matrix, can't find its inverse\n");
 800254a:	484c      	ldr	r0, [pc, #304]	; (800267c <inverse+0x31c>)
 800254c:	f014 fcca 	bl	8016ee4 <puts>
        return false;
 8002550:	2300      	movs	r3, #0
 8002552:	e08d      	b.n	8002670 <inverse+0x310>
    }

    // Find adjoint
    float adj[dim][dim];
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	68fd      	ldr	r5, [r7, #12]
 8002558:	1e43      	subs	r3, r0, #1
 800255a:	61bb      	str	r3, [r7, #24]
 800255c:	4603      	mov	r3, r0
 800255e:	4619      	mov	r1, r3
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	f04f 0400 	mov.w	r4, #0
 800256c:	0154      	lsls	r4, r2, #5
 800256e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002572:	014b      	lsls	r3, r1, #5
 8002574:	4603      	mov	r3, r0
 8002576:	ea4f 0883 	mov.w	r8, r3, lsl #2
 800257a:	1e6b      	subs	r3, r5, #1
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	4603      	mov	r3, r0
 8002580:	4619      	mov	r1, r3
 8002582:	f04f 0200 	mov.w	r2, #0
 8002586:	462b      	mov	r3, r5
 8002588:	f04f 0400 	mov.w	r4, #0
 800258c:	fb03 fe02 	mul.w	lr, r3, r2
 8002590:	fb01 fc04 	mul.w	ip, r1, r4
 8002594:	44f4      	add	ip, lr
 8002596:	fba1 3403 	umull	r3, r4, r1, r3
 800259a:	eb0c 0204 	add.w	r2, ip, r4
 800259e:	4614      	mov	r4, r2
 80025a0:	f04f 0100 	mov.w	r1, #0
 80025a4:	f04f 0200 	mov.w	r2, #0
 80025a8:	0162      	lsls	r2, r4, #5
 80025aa:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80025ae:	0159      	lsls	r1, r3, #5
 80025b0:	4603      	mov	r3, r0
 80025b2:	4619      	mov	r1, r3
 80025b4:	f04f 0200 	mov.w	r2, #0
 80025b8:	462b      	mov	r3, r5
 80025ba:	f04f 0400 	mov.w	r4, #0
 80025be:	fb03 fe02 	mul.w	lr, r3, r2
 80025c2:	fb01 fc04 	mul.w	ip, r1, r4
 80025c6:	44f4      	add	ip, lr
 80025c8:	fba1 3403 	umull	r3, r4, r1, r3
 80025cc:	eb0c 0204 	add.w	r2, ip, r4
 80025d0:	4614      	mov	r4, r2
 80025d2:	f04f 0100 	mov.w	r1, #0
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	0162      	lsls	r2, r4, #5
 80025dc:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 80025e0:	0159      	lsls	r1, r3, #5
 80025e2:	4603      	mov	r3, r0
 80025e4:	462a      	mov	r2, r5
 80025e6:	fb02 f303 	mul.w	r3, r2, r3
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	3303      	adds	r3, #3
 80025ee:	3307      	adds	r3, #7
 80025f0:	08db      	lsrs	r3, r3, #3
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	ebad 0d03 	sub.w	sp, sp, r3
 80025f8:	ab02      	add	r3, sp, #8
 80025fa:	3303      	adds	r3, #3
 80025fc:	089b      	lsrs	r3, r3, #2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	613b      	str	r3, [r7, #16]
    adjoint(dim, A_dash, adj);
 8002602:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4619      	mov	r1, r3
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f7ff fdd4 	bl	80021b6 <adjoint>

    // Find Inverse using formula "inverse(A) = adj(A)/det(A)"
    for (int i=0; i<dim; i++) {
 800260e:	2300      	movs	r3, #0
 8002610:	633b      	str	r3, [r7, #48]	; 0x30
 8002612:	e028      	b.n	8002666 <inverse+0x306>
        for (int j=0; j<dim; j++) {
 8002614:	2300      	movs	r3, #0
 8002616:	637b      	str	r3, [r7, #52]	; 0x34
 8002618:	e01e      	b.n	8002658 <inverse+0x2f8>
            A_inv[i][j] = adj[i][j] / ((float) det);
 800261a:	ea4f 0398 	mov.w	r3, r8, lsr #2
 800261e:	693a      	ldr	r2, [r7, #16]
 8002620:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002622:	fb01 f103 	mul.w	r1, r1, r3
 8002626:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002628:	440b      	add	r3, r1
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	4413      	add	r3, r2
 800262e:	edd3 6a00 	vldr	s13, [r3]
 8002632:	4632      	mov	r2, r6
 8002634:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002636:	fb03 f302 	mul.w	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	441a      	add	r2, r3
 8002640:	ed97 7a07 	vldr	s14, [r7, #28]
 8002644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002648:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	4413      	add	r3, r2
 800264e:	edc3 7a00 	vstr	s15, [r3]
        for (int j=0; j<dim; j++) {
 8002652:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002654:	3301      	adds	r3, #1
 8002656:	637b      	str	r3, [r7, #52]	; 0x34
 8002658:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	429a      	cmp	r2, r3
 800265e:	dbdc      	blt.n	800261a <inverse+0x2ba>
    for (int i=0; i<dim; i++) {
 8002660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002662:	3301      	adds	r3, #1
 8002664:	633b      	str	r3, [r7, #48]	; 0x30
 8002666:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	429a      	cmp	r2, r3
 800266c:	dbd2      	blt.n	8002614 <inverse+0x2b4>
		}
	}

    return true;
 800266e:	2301      	movs	r3, #1
 8002670:	46cd      	mov	sp, r9
}
 8002672:	4618      	mov	r0, r3
 8002674:	374c      	adds	r7, #76	; 0x4c
 8002676:	46bd      	mov	sp, r7
 8002678:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800267c:	08019a04 	.word	0x08019a04

08002680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002686:	4b11      	ldr	r3, [pc, #68]	; (80026cc <HAL_MspInit+0x4c>)
 8002688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268a:	4a10      	ldr	r2, [pc, #64]	; (80026cc <HAL_MspInit+0x4c>)
 800268c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002690:	6413      	str	r3, [r2, #64]	; 0x40
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <HAL_MspInit+0x4c>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002696:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269a:	607b      	str	r3, [r7, #4]
 800269c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269e:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <HAL_MspInit+0x4c>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	4a0a      	ldr	r2, [pc, #40]	; (80026cc <HAL_MspInit+0x4c>)
 80026a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a8:	6453      	str	r3, [r2, #68]	; 0x44
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <HAL_MspInit+0x4c>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026b2:	603b      	str	r3, [r7, #0]
 80026b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80026b6:	2200      	movs	r2, #0
 80026b8:	210f      	movs	r1, #15
 80026ba:	f06f 0001 	mvn.w	r0, #1
 80026be:	f002 fce7 	bl	8005090 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40023800 	.word	0x40023800

080026d0 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b08a      	sub	sp, #40	; 0x28
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d8:	f107 0314 	add.w	r3, r7, #20
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	60da      	str	r2, [r3, #12]
 80026e6:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a65      	ldr	r2, [pc, #404]	; (8002884 <HAL_SD_MspInit+0x1b4>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	f040 80c3 	bne.w	800287a <HAL_SD_MspInit+0x1aa>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80026f4:	4b64      	ldr	r3, [pc, #400]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 80026f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f8:	4a63      	ldr	r2, [pc, #396]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 80026fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80026fe:	6453      	str	r3, [r2, #68]	; 0x44
 8002700:	4b61      	ldr	r3, [pc, #388]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 8002702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002708:	613b      	str	r3, [r7, #16]
 800270a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800270c:	4b5e      	ldr	r3, [pc, #376]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 800270e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002710:	4a5d      	ldr	r2, [pc, #372]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 8002712:	f043 0304 	orr.w	r3, r3, #4
 8002716:	6313      	str	r3, [r2, #48]	; 0x30
 8002718:	4b5b      	ldr	r3, [pc, #364]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 800271a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002724:	4b58      	ldr	r3, [pc, #352]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 8002726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002728:	4a57      	ldr	r2, [pc, #348]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 800272a:	f043 0308 	orr.w	r3, r3, #8
 800272e:	6313      	str	r3, [r2, #48]	; 0x30
 8002730:	4b55      	ldr	r3, [pc, #340]	; (8002888 <HAL_SD_MspInit+0x1b8>)
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	f003 0308 	and.w	r3, r3, #8
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 800273c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002740:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002742:	2302      	movs	r3, #2
 8002744:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800274a:	2303      	movs	r3, #3
 800274c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800274e:	230c      	movs	r3, #12
 8002750:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002752:	f107 0314 	add.w	r3, r7, #20
 8002756:	4619      	mov	r1, r3
 8002758:	484c      	ldr	r0, [pc, #304]	; (800288c <HAL_SD_MspInit+0x1bc>)
 800275a:	f003 f867 	bl	800582c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800275e:	2304      	movs	r3, #4
 8002760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002762:	2302      	movs	r3, #2
 8002764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002766:	2300      	movs	r3, #0
 8002768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276a:	2303      	movs	r3, #3
 800276c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800276e:	230c      	movs	r3, #12
 8002770:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002772:	f107 0314 	add.w	r3, r7, #20
 8002776:	4619      	mov	r1, r3
 8002778:	4845      	ldr	r0, [pc, #276]	; (8002890 <HAL_SD_MspInit+0x1c0>)
 800277a:	f003 f857 	bl	800582c <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream3;
 800277e:	4b45      	ldr	r3, [pc, #276]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 8002780:	4a45      	ldr	r2, [pc, #276]	; (8002898 <HAL_SD_MspInit+0x1c8>)
 8002782:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 8002784:	4b43      	ldr	r3, [pc, #268]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 8002786:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800278a:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800278c:	4b41      	ldr	r3, [pc, #260]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002792:	4b40      	ldr	r3, [pc, #256]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 8002794:	2200      	movs	r2, #0
 8002796:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002798:	4b3e      	ldr	r3, [pc, #248]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 800279a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800279e:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80027a0:	4b3c      	ldr	r3, [pc, #240]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027a6:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80027a8:	4b3a      	ldr	r3, [pc, #232]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80027ae:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 80027b0:	4b38      	ldr	r3, [pc, #224]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027b2:	2220      	movs	r2, #32
 80027b4:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027b6:	4b37      	ldr	r3, [pc, #220]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80027bc:	4b35      	ldr	r3, [pc, #212]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027be:	2204      	movs	r2, #4
 80027c0:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80027c2:	4b34      	ldr	r3, [pc, #208]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027c4:	2203      	movs	r2, #3
 80027c6:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 80027c8:	4b32      	ldr	r3, [pc, #200]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027ca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80027ce:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80027d0:	4b30      	ldr	r3, [pc, #192]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027d2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80027d6:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 80027d8:	482e      	ldr	r0, [pc, #184]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027da:	f002 fc83 	bl	80050e4 <HAL_DMA_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_SD_MspInit+0x118>
    {
      Error_Handler();
 80027e4:	f7ff f890 	bl	8001908 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdmmc1_rx);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	4a2a      	ldr	r2, [pc, #168]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027ec:	641a      	str	r2, [r3, #64]	; 0x40
 80027ee:	4a29      	ldr	r2, [pc, #164]	; (8002894 <HAL_SD_MspInit+0x1c4>)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream6;
 80027f4:	4b29      	ldr	r3, [pc, #164]	; (800289c <HAL_SD_MspInit+0x1cc>)
 80027f6:	4a2a      	ldr	r2, [pc, #168]	; (80028a0 <HAL_SD_MspInit+0x1d0>)
 80027f8:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 80027fa:	4b28      	ldr	r3, [pc, #160]	; (800289c <HAL_SD_MspInit+0x1cc>)
 80027fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002800:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002802:	4b26      	ldr	r3, [pc, #152]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002804:	2240      	movs	r2, #64	; 0x40
 8002806:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002808:	4b24      	ldr	r3, [pc, #144]	; (800289c <HAL_SD_MspInit+0x1cc>)
 800280a:	2200      	movs	r2, #0
 800280c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800280e:	4b23      	ldr	r3, [pc, #140]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002810:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002814:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002816:	4b21      	ldr	r3, [pc, #132]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002818:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800281c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800281e:	4b1f      	ldr	r3, [pc, #124]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002820:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002824:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8002826:	4b1d      	ldr	r3, [pc, #116]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002828:	2220      	movs	r2, #32
 800282a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800282c:	4b1b      	ldr	r3, [pc, #108]	; (800289c <HAL_SD_MspInit+0x1cc>)
 800282e:	2200      	movs	r2, #0
 8002830:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002832:	4b1a      	ldr	r3, [pc, #104]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002834:	2204      	movs	r2, #4
 8002836:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002838:	4b18      	ldr	r3, [pc, #96]	; (800289c <HAL_SD_MspInit+0x1cc>)
 800283a:	2203      	movs	r2, #3
 800283c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800283e:	4b17      	ldr	r3, [pc, #92]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002840:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002844:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002846:	4b15      	ldr	r3, [pc, #84]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002848:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800284c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800284e:	4813      	ldr	r0, [pc, #76]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002850:	f002 fc48 	bl	80050e4 <HAL_DMA_Init>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <HAL_SD_MspInit+0x18e>
    {
      Error_Handler();
 800285a:	f7ff f855 	bl	8001908 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdmmc1_tx);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a0e      	ldr	r2, [pc, #56]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002862:	63da      	str	r2, [r3, #60]	; 0x3c
 8002864:	4a0d      	ldr	r2, [pc, #52]	; (800289c <HAL_SD_MspInit+0x1cc>)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 800286a:	2200      	movs	r2, #0
 800286c:	2105      	movs	r1, #5
 800286e:	2031      	movs	r0, #49	; 0x31
 8002870:	f002 fc0e 	bl	8005090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8002874:	2031      	movs	r0, #49	; 0x31
 8002876:	f002 fc27 	bl	80050c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800287a:	bf00      	nop
 800287c:	3728      	adds	r7, #40	; 0x28
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	40012c00 	.word	0x40012c00
 8002888:	40023800 	.word	0x40023800
 800288c:	40020800 	.word	0x40020800
 8002890:	40020c00 	.word	0x40020c00
 8002894:	2000cbe4 	.word	0x2000cbe4
 8002898:	40026458 	.word	0x40026458
 800289c:	20014d64 	.word	0x20014d64
 80028a0:	400264a0 	.word	0x400264a0

080028a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b08e      	sub	sp, #56	; 0x38
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
 80028b6:	609a      	str	r2, [r3, #8]
 80028b8:	60da      	str	r2, [r3, #12]
 80028ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a68      	ldr	r2, [pc, #416]	; (8002a64 <HAL_SPI_MspInit+0x1c0>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d131      	bne.n	800292a <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028c6:	4b68      	ldr	r3, [pc, #416]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	4a67      	ldr	r2, [pc, #412]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80028cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028d0:	6453      	str	r3, [r2, #68]	; 0x44
 80028d2:	4b65      	ldr	r3, [pc, #404]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80028d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028da:	623b      	str	r3, [r7, #32]
 80028dc:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028de:	4b62      	ldr	r3, [pc, #392]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	4a61      	ldr	r2, [pc, #388]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80028e4:	f043 0301 	orr.w	r3, r3, #1
 80028e8:	6313      	str	r3, [r2, #48]	; 0x30
 80028ea:	4b5f      	ldr	r3, [pc, #380]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80028ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ee:	f003 0301 	and.w	r3, r3, #1
 80028f2:	61fb      	str	r3, [r7, #28]
 80028f4:	69fb      	ldr	r3, [r7, #28]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_15;
 80028f6:	f248 03e0 	movw	r3, #32992	; 0x80e0
 80028fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fc:	2302      	movs	r3, #2
 80028fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002904:	2303      	movs	r3, #3
 8002906:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002908:	2305      	movs	r3, #5
 800290a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002910:	4619      	mov	r1, r3
 8002912:	4856      	ldr	r0, [pc, #344]	; (8002a6c <HAL_SPI_MspInit+0x1c8>)
 8002914:	f002 ff8a 	bl	800582c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8002918:	2200      	movs	r2, #0
 800291a:	2105      	movs	r1, #5
 800291c:	2023      	movs	r0, #35	; 0x23
 800291e:	f002 fbb7 	bl	8005090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002922:	2023      	movs	r0, #35	; 0x23
 8002924:	f002 fbd0 	bl	80050c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002928:	e097      	b.n	8002a5a <HAL_SPI_MspInit+0x1b6>
  else if(hspi->Instance==SPI2)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a50      	ldr	r2, [pc, #320]	; (8002a70 <HAL_SPI_MspInit+0x1cc>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d131      	bne.n	8002998 <HAL_SPI_MspInit+0xf4>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002934:	4b4c      	ldr	r3, [pc, #304]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	4a4b      	ldr	r2, [pc, #300]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 800293a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800293e:	6413      	str	r3, [r2, #64]	; 0x40
 8002940:	4b49      	ldr	r3, [pc, #292]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 8002942:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002944:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002948:	61bb      	str	r3, [r7, #24]
 800294a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800294c:	4b46      	ldr	r3, [pc, #280]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 800294e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002950:	4a45      	ldr	r2, [pc, #276]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 8002952:	f043 0302 	orr.w	r3, r3, #2
 8002956:	6313      	str	r3, [r2, #48]	; 0x30
 8002958:	4b43      	ldr	r3, [pc, #268]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 800295a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	617b      	str	r3, [r7, #20]
 8002962:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002964:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296a:	2302      	movs	r3, #2
 800296c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800296e:	2300      	movs	r3, #0
 8002970:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002972:	2303      	movs	r3, #3
 8002974:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002976:	2305      	movs	r3, #5
 8002978:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800297e:	4619      	mov	r1, r3
 8002980:	483c      	ldr	r0, [pc, #240]	; (8002a74 <HAL_SPI_MspInit+0x1d0>)
 8002982:	f002 ff53 	bl	800582c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8002986:	2200      	movs	r2, #0
 8002988:	2105      	movs	r1, #5
 800298a:	2024      	movs	r0, #36	; 0x24
 800298c:	f002 fb80 	bl	8005090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002990:	2024      	movs	r0, #36	; 0x24
 8002992:	f002 fb99 	bl	80050c8 <HAL_NVIC_EnableIRQ>
}
 8002996:	e060      	b.n	8002a5a <HAL_SPI_MspInit+0x1b6>
  else if(hspi->Instance==SPI3)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a36      	ldr	r2, [pc, #216]	; (8002a78 <HAL_SPI_MspInit+0x1d4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d15b      	bne.n	8002a5a <HAL_SPI_MspInit+0x1b6>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80029a2:	4b31      	ldr	r3, [pc, #196]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4a30      	ldr	r2, [pc, #192]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029ac:	6413      	str	r3, [r2, #64]	; 0x40
 80029ae:	4b2e      	ldr	r3, [pc, #184]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029b6:	613b      	str	r3, [r7, #16]
 80029b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ba:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029be:	4a2a      	ldr	r2, [pc, #168]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029c0:	f043 0301 	orr.w	r3, r3, #1
 80029c4:	6313      	str	r3, [r2, #48]	; 0x30
 80029c6:	4b28      	ldr	r3, [pc, #160]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ca:	f003 0301 	and.w	r3, r3, #1
 80029ce:	60fb      	str	r3, [r7, #12]
 80029d0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d2:	4b25      	ldr	r3, [pc, #148]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d6:	4a24      	ldr	r2, [pc, #144]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029d8:	f043 0302 	orr.w	r3, r3, #2
 80029dc:	6313      	str	r3, [r2, #48]	; 0x30
 80029de:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <HAL_SPI_MspInit+0x1c4>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e2:	f003 0302 	and.w	r3, r3, #2
 80029e6:	60bb      	str	r3, [r7, #8]
 80029e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80029ea:	2310      	movs	r3, #16
 80029ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ee:	2302      	movs	r3, #2
 80029f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029f6:	2303      	movs	r3, #3
 80029f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80029fa:	2306      	movs	r3, #6
 80029fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a02:	4619      	mov	r1, r3
 8002a04:	4819      	ldr	r0, [pc, #100]	; (8002a6c <HAL_SPI_MspInit+0x1c8>)
 8002a06:	f002 ff11 	bl	800582c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002a0a:	2304      	movs	r3, #4
 8002a0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0e:	2302      	movs	r3, #2
 8002a10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a16:	2303      	movs	r3, #3
 8002a18:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8002a1a:	2307      	movs	r3, #7
 8002a1c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a22:	4619      	mov	r1, r3
 8002a24:	4813      	ldr	r0, [pc, #76]	; (8002a74 <HAL_SPI_MspInit+0x1d0>)
 8002a26:	f002 ff01 	bl	800582c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002a2a:	2318      	movs	r3, #24
 8002a2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a36:	2303      	movs	r3, #3
 8002a38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a3a:	2306      	movs	r3, #6
 8002a3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a42:	4619      	mov	r1, r3
 8002a44:	480b      	ldr	r0, [pc, #44]	; (8002a74 <HAL_SPI_MspInit+0x1d0>)
 8002a46:	f002 fef1 	bl	800582c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(SPI3_IRQn, 5, 0);
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2105      	movs	r1, #5
 8002a4e:	2033      	movs	r0, #51	; 0x33
 8002a50:	f002 fb1e 	bl	8005090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002a54:	2033      	movs	r0, #51	; 0x33
 8002a56:	f002 fb37 	bl	80050c8 <HAL_NVIC_EnableIRQ>
}
 8002a5a:	bf00      	nop
 8002a5c:	3738      	adds	r7, #56	; 0x38
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40013000 	.word	0x40013000
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40020000 	.word	0x40020000
 8002a70:	40003800 	.word	0x40003800
 8002a74:	40020400 	.word	0x40020400
 8002a78:	40003c00 	.word	0x40003c00

08002a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b08a      	sub	sp, #40	; 0x28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a84:	f107 0314 	add.w	r3, r7, #20
 8002a88:	2200      	movs	r2, #0
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	605a      	str	r2, [r3, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
 8002a90:	60da      	str	r2, [r3, #12]
 8002a92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART7)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a1b      	ldr	r2, [pc, #108]	; (8002b08 <HAL_UART_MspInit+0x8c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d130      	bne.n	8002b00 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8002a9e:	4b1b      	ldr	r3, [pc, #108]	; (8002b0c <HAL_UART_MspInit+0x90>)
 8002aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa2:	4a1a      	ldr	r2, [pc, #104]	; (8002b0c <HAL_UART_MspInit+0x90>)
 8002aa4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002aa8:	6413      	str	r3, [r2, #64]	; 0x40
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <HAL_UART_MspInit+0x90>)
 8002aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aae:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <HAL_UART_MspInit+0x90>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	4a14      	ldr	r2, [pc, #80]	; (8002b0c <HAL_UART_MspInit+0x90>)
 8002abc:	f043 0310 	orr.w	r3, r3, #16
 8002ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac2:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <HAL_UART_MspInit+0x90>)
 8002ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ac6:	f003 0310 	and.w	r3, r3, #16
 8002aca:	60fb      	str	r3, [r7, #12]
 8002acc:	68fb      	ldr	r3, [r7, #12]
    /**UART7 GPIO Configuration    
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002ace:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ad4:	2302      	movs	r3, #2
 8002ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002adc:	2303      	movs	r3, #3
 8002ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8002ae0:	2308      	movs	r3, #8
 8002ae2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ae4:	f107 0314 	add.w	r3, r7, #20
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4809      	ldr	r0, [pc, #36]	; (8002b10 <HAL_UART_MspInit+0x94>)
 8002aec:	f002 fe9e 	bl	800582c <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 5, 0);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2105      	movs	r1, #5
 8002af4:	2052      	movs	r0, #82	; 0x52
 8002af6:	f002 facb 	bl	8005090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 8002afa:	2052      	movs	r0, #82	; 0x52
 8002afc:	f002 fae4 	bl	80050c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }

}
 8002b00:	bf00      	nop
 8002b02:	3728      	adds	r7, #40	; 0x28
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40007800 	.word	0x40007800
 8002b0c:	40023800 	.word	0x40023800
 8002b10:	40021000 	.word	0x40021000

08002b14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b08c      	sub	sp, #48	; 0x30
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002b20:	2300      	movs	r3, #0
 8002b22:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8002b24:	2200      	movs	r2, #0
 8002b26:	6879      	ldr	r1, [r7, #4]
 8002b28:	2019      	movs	r0, #25
 8002b2a:	f002 fab1 	bl	8005090 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 8002b2e:	2019      	movs	r0, #25
 8002b30:	f002 faca 	bl	80050c8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002b34:	4b1f      	ldr	r3, [pc, #124]	; (8002bb4 <HAL_InitTick+0xa0>)
 8002b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b38:	4a1e      	ldr	r2, [pc, #120]	; (8002bb4 <HAL_InitTick+0xa0>)
 8002b3a:	f043 0301 	orr.w	r3, r3, #1
 8002b3e:	6453      	str	r3, [r2, #68]	; 0x44
 8002b40:	4b1c      	ldr	r3, [pc, #112]	; (8002bb4 <HAL_InitTick+0xa0>)
 8002b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	60fb      	str	r3, [r7, #12]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002b4c:	f107 0210 	add.w	r2, r7, #16
 8002b50:	f107 0314 	add.w	r3, r7, #20
 8002b54:	4611      	mov	r1, r2
 8002b56:	4618      	mov	r0, r3
 8002b58:	f004 fea0 	bl	800789c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002b5c:	f004 fe8a 	bl	8007874 <HAL_RCC_GetPCLK2Freq>
 8002b60:	4603      	mov	r3, r0
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b68:	4a13      	ldr	r2, [pc, #76]	; (8002bb8 <HAL_InitTick+0xa4>)
 8002b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6e:	0c9b      	lsrs	r3, r3, #18
 8002b70:	3b01      	subs	r3, #1
 8002b72:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002b74:	4b11      	ldr	r3, [pc, #68]	; (8002bbc <HAL_InitTick+0xa8>)
 8002b76:	4a12      	ldr	r2, [pc, #72]	; (8002bc0 <HAL_InitTick+0xac>)
 8002b78:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8002b7a:	4b10      	ldr	r3, [pc, #64]	; (8002bbc <HAL_InitTick+0xa8>)
 8002b7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002b80:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002b82:	4a0e      	ldr	r2, [pc, #56]	; (8002bbc <HAL_InitTick+0xa8>)
 8002b84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b86:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002b88:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <HAL_InitTick+0xa8>)
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b8e:	4b0b      	ldr	r3, [pc, #44]	; (8002bbc <HAL_InitTick+0xa8>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8002b94:	4809      	ldr	r0, [pc, #36]	; (8002bbc <HAL_InitTick+0xa8>)
 8002b96:	f007 fbb2 	bl	800a2fe <HAL_TIM_Base_Init>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d104      	bne.n	8002baa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8002ba0:	4806      	ldr	r0, [pc, #24]	; (8002bbc <HAL_InitTick+0xa8>)
 8002ba2:	f007 fbe1 	bl	800a368 <HAL_TIM_Base_Start_IT>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	e000      	b.n	8002bac <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	3730      	adds	r7, #48	; 0x30
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	431bde83 	.word	0x431bde83
 8002bbc:	20014dcc 	.word	0x20014dcc
 8002bc0:	40010000 	.word	0x40010000

08002bc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr

08002bd2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bd6:	e7fe      	b.n	8002bd6 <HardFault_Handler+0x4>

08002bd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bdc:	e7fe      	b.n	8002bdc <MemManage_Handler+0x4>

08002bde <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bde:	b480      	push	{r7}
 8002be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002be2:	e7fe      	b.n	8002be2 <BusFault_Handler+0x4>

08002be4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002be4:	b480      	push	{r7}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002be8:	e7fe      	b.n	8002be8 <UsageFault_Handler+0x4>

08002bea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002bfc:	4802      	ldr	r0, [pc, #8]	; (8002c08 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002bfe:	f007 fbdd 	bl	800a3bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002c02:	bf00      	nop
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	20014dcc 	.word	0x20014dcc

08002c0c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002c10:	4802      	ldr	r0, [pc, #8]	; (8002c1c <SPI1_IRQHandler+0x10>)
 8002c12:	f006 ff0b 	bl	8009a2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c16:	bf00      	nop
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20010c44 	.word	0x20010c44

08002c20 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002c24:	4802      	ldr	r0, [pc, #8]	; (8002c30 <SPI2_IRQHandler+0x10>)
 8002c26:	f006 ff01 	bl	8009a2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20008880 	.word	0x20008880

08002c34 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8002c38:	4802      	ldr	r0, [pc, #8]	; (8002c44 <SDMMC1_IRQHandler+0x10>)
 8002c3a:	f005 fc89 	bl	8008550 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	200089c8 	.word	0x200089c8

08002c48 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002c4c:	4802      	ldr	r0, [pc, #8]	; (8002c58 <SPI3_IRQHandler+0x10>)
 8002c4e:	f006 feed 	bl	8009a2c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8002c52:	bf00      	nop
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	2000aa50 	.word	0x2000aa50

08002c5c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8002c60:	4802      	ldr	r0, [pc, #8]	; (8002c6c <DMA2_Stream3_IRQHandler+0x10>)
 8002c62:	f002 fb6f 	bl	8005344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002c66:	bf00      	nop
 8002c68:	bd80      	pop	{r7, pc}
 8002c6a:	bf00      	nop
 8002c6c:	2000cbe4 	.word	0x2000cbe4

08002c70 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002c74:	4802      	ldr	r0, [pc, #8]	; (8002c80 <OTG_FS_IRQHandler+0x10>)
 8002c76:	f003 f8fc 	bl	8005e72 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002c7a:	bf00      	nop
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20016bf4 	.word	0x20016bf4

08002c84 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 8002c88:	4802      	ldr	r0, [pc, #8]	; (8002c94 <DMA2_Stream6_IRQHandler+0x10>)
 8002c8a:	f002 fb5b 	bl	8005344 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	bd80      	pop	{r7, pc}
 8002c92:	bf00      	nop
 8002c94:	20014d64 	.word	0x20014d64

08002c98 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8002c9c:	4802      	ldr	r0, [pc, #8]	; (8002ca8 <UART7_IRQHandler+0x10>)
 8002c9e:	f007 fe73 	bl	800a988 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8002ca2:	bf00      	nop
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop
 8002ca8:	200088e4 	.word	0x200088e4

08002cac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cb8:	2300      	movs	r3, #0
 8002cba:	617b      	str	r3, [r7, #20]
 8002cbc:	e00a      	b.n	8002cd4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002cbe:	f3af 8000 	nop.w
 8002cc2:	4601      	mov	r1, r0
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	1c5a      	adds	r2, r3, #1
 8002cc8:	60ba      	str	r2, [r7, #8]
 8002cca:	b2ca      	uxtb	r2, r1
 8002ccc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	dbf0      	blt.n	8002cbe <_read+0x12>
	}

return len;
 8002cdc:	687b      	ldr	r3, [r7, #4]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b086      	sub	sp, #24
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	60f8      	str	r0, [r7, #12]
 8002cee:	60b9      	str	r1, [r7, #8]
 8002cf0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	617b      	str	r3, [r7, #20]
 8002cf6:	e009      	b.n	8002d0c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	1c5a      	adds	r2, r3, #1
 8002cfc:	60ba      	str	r2, [r7, #8]
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	617b      	str	r3, [r7, #20]
 8002d0c:	697a      	ldr	r2, [r7, #20]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	dbf1      	blt.n	8002cf8 <_write+0x12>
	}
	return len;
 8002d14:	687b      	ldr	r3, [r7, #4]
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <_close>:

int _close(int file)
{
 8002d1e:	b480      	push	{r7}
 8002d20:	b083      	sub	sp, #12
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
	return -1;
 8002d26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	370c      	adds	r7, #12
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr

08002d36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b083      	sub	sp, #12
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	6078      	str	r0, [r7, #4]
 8002d3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d46:	605a      	str	r2, [r3, #4]
	return 0;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	370c      	adds	r7, #12
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <_isatty>:

int _isatty(int file)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
	return 1;
 8002d5e:	2301      	movs	r3, #1
}
 8002d60:	4618      	mov	r0, r3
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
	return 0;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002d90:	4b11      	ldr	r3, [pc, #68]	; (8002dd8 <_sbrk+0x50>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d102      	bne.n	8002d9e <_sbrk+0x16>
		heap_end = &end;
 8002d98:	4b0f      	ldr	r3, [pc, #60]	; (8002dd8 <_sbrk+0x50>)
 8002d9a:	4a10      	ldr	r2, [pc, #64]	; (8002ddc <_sbrk+0x54>)
 8002d9c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002d9e:	4b0e      	ldr	r3, [pc, #56]	; (8002dd8 <_sbrk+0x50>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002da4:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <_sbrk+0x50>)
 8002da6:	681a      	ldr	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4413      	add	r3, r2
 8002dac:	466a      	mov	r2, sp
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d907      	bls.n	8002dc2 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002db2:	f013 ff45 	bl	8016c40 <__errno>
 8002db6:	4602      	mov	r2, r0
 8002db8:	230c      	movs	r3, #12
 8002dba:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002dbc:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc0:	e006      	b.n	8002dd0 <_sbrk+0x48>
	}

	heap_end += incr;
 8002dc2:	4b05      	ldr	r3, [pc, #20]	; (8002dd8 <_sbrk+0x50>)
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4413      	add	r3, r2
 8002dca:	4a03      	ldr	r2, [pc, #12]	; (8002dd8 <_sbrk+0x50>)
 8002dcc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002dce:	68fb      	ldr	r3, [r7, #12]
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20000328 	.word	0x20000328
 8002ddc:	20017000 	.word	0x20017000

08002de0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002de0:	b480      	push	{r7}
 8002de2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002de4:	4b15      	ldr	r3, [pc, #84]	; (8002e3c <SystemInit+0x5c>)
 8002de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dea:	4a14      	ldr	r2, [pc, #80]	; (8002e3c <SystemInit+0x5c>)
 8002dec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002df0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002df4:	4b12      	ldr	r3, [pc, #72]	; (8002e40 <SystemInit+0x60>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a11      	ldr	r2, [pc, #68]	; (8002e40 <SystemInit+0x60>)
 8002dfa:	f043 0301 	orr.w	r3, r3, #1
 8002dfe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002e00:	4b0f      	ldr	r3, [pc, #60]	; (8002e40 <SystemInit+0x60>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e06:	4b0e      	ldr	r3, [pc, #56]	; (8002e40 <SystemInit+0x60>)
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	490d      	ldr	r1, [pc, #52]	; (8002e40 <SystemInit+0x60>)
 8002e0c:	4b0d      	ldr	r3, [pc, #52]	; (8002e44 <SystemInit+0x64>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002e12:	4b0b      	ldr	r3, [pc, #44]	; (8002e40 <SystemInit+0x60>)
 8002e14:	4a0c      	ldr	r2, [pc, #48]	; (8002e48 <SystemInit+0x68>)
 8002e16:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e18:	4b09      	ldr	r3, [pc, #36]	; (8002e40 <SystemInit+0x60>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a08      	ldr	r2, [pc, #32]	; (8002e40 <SystemInit+0x60>)
 8002e1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e22:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002e24:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <SystemInit+0x60>)
 8002e26:	2200      	movs	r2, #0
 8002e28:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e2a:	4b04      	ldr	r3, [pc, #16]	; (8002e3c <SystemInit+0x5c>)
 8002e2c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e30:	609a      	str	r2, [r3, #8]
#endif
}
 8002e32:	bf00      	nop
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr
 8002e3c:	e000ed00 	.word	0xe000ed00
 8002e40:	40023800 	.word	0x40023800
 8002e44:	fef6ffff 	.word	0xfef6ffff
 8002e48:	24003010 	.word	0x24003010

08002e4c <logSensor>:
 %%	print a percent sign
 \%	print a percent sign
 */

osStatus_t logSensor(timestamp_t ts, board_id_t sensor_board_id,
		sensor_type_e sensor_type, void *sensor_data) {
 8002e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e4e:	b0b3      	sub	sp, #204	; 0xcc
 8002e50:	af06      	add	r7, sp, #24
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	607b      	str	r3, [r7, #4]
 8002e56:	460b      	mov	r3, r1
 8002e58:	72fb      	strb	r3, [r7, #11]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	72bb      	strb	r3, [r7, #10]
	log_entry_t log_entry = { 0 };
 8002e5e:	f107 0310 	add.w	r3, r7, #16
 8002e62:	2296      	movs	r2, #150	; 0x96
 8002e64:	2100      	movs	r1, #0
 8002e66:	4618      	mov	r0, r3
 8002e68:	f013 ff2f 	bl	8016cca <memset>

	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%hi,%d,", ts, SENSOR,
 8002e6c:	7afb      	ldrb	r3, [r7, #11]
 8002e6e:	7aba      	ldrb	r2, [r7, #10]
 8002e70:	f107 0010 	add.w	r0, r7, #16
 8002e74:	9202      	str	r2, [sp, #8]
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	2301      	movs	r3, #1
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	4a41      	ldr	r2, [pc, #260]	; (8002f84 <logSensor+0x138>)
 8002e80:	2196      	movs	r1, #150	; 0x96
 8002e82:	f014 f847 	bl	8016f14 <sniprintf>
			sensor_board_id, sensor_type);

	switch (sensor_type) {
 8002e86:	7abb      	ldrb	r3, [r7, #10]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d002      	beq.n	8002e92 <logSensor+0x46>
 8002e8c:	2b02      	cmp	r3, #2
 8002e8e:	d01d      	beq.n	8002ecc <logSensor+0x80>
 8002e90:	e055      	b.n	8002f3e <logSensor+0xf2>
	case BARO: {
		baro_data_t *baro_data_ptr = (baro_data_t*) sensor_data;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		snprintf(log_entry.str + strlen(log_entry.str),
 8002e98:	f107 0310 	add.w	r3, r7, #16
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7fd f9b7 	bl	8000210 <strlen>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	f107 0310 	add.w	r3, r7, #16
 8002ea8:	1898      	adds	r0, r3, r2
 8002eaa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002eae:	6819      	ldr	r1, [r3, #0]
 8002eb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002eba:	6892      	ldr	r2, [r2, #8]
 8002ebc:	9201      	str	r2, [sp, #4]
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	4a31      	ldr	r2, [pc, #196]	; (8002f88 <logSensor+0x13c>)
 8002ec4:	2196      	movs	r1, #150	; 0x96
 8002ec6:	f014 f825 	bl	8016f14 <sniprintf>
		LOG_BUFFER_LEN, "%ld,%ld,%lu\n", baro_data_ptr->pressure,
				baro_data_ptr->temperature, baro_data_ptr->ts);
	}
		break;
 8002eca:	e04e      	b.n	8002f6a <logSensor+0x11e>
	case IMU: {
		imu_data_t *imu_data_ptr = (imu_data_t*) sensor_data;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		snprintf(log_entry.str + strlen(log_entry.str),
 8002ed2:	f107 0310 	add.w	r3, r7, #16
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fd f99a 	bl	8000210 <strlen>
 8002edc:	4602      	mov	r2, r0
 8002ede:	f107 0310 	add.w	r3, r7, #16
 8002ee2:	1898      	adds	r0, r3, r2
		LOG_BUFFER_LEN, "%ld,%ld,%ld,%ld,%ld,%ld,%lu\n", imu_data_ptr->acc_x,
 8002ee4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ee8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
		snprintf(log_entry.str + strlen(log_entry.str),
 8002eec:	469c      	mov	ip, r3
				imu_data_ptr->acc_y, imu_data_ptr->acc_z, imu_data_ptr->gyro_x,
 8002eee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ef2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
		snprintf(log_entry.str + strlen(log_entry.str),
 8002ef6:	461a      	mov	r2, r3
				imu_data_ptr->acc_y, imu_data_ptr->acc_z, imu_data_ptr->gyro_x,
 8002ef8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002efc:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		snprintf(log_entry.str + strlen(log_entry.str),
 8002f00:	4619      	mov	r1, r3
				imu_data_ptr->acc_y, imu_data_ptr->acc_z, imu_data_ptr->gyro_x,
 8002f02:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f06:	f9b3 3000 	ldrsh.w	r3, [r3]
		snprintf(log_entry.str + strlen(log_entry.str),
 8002f0a:	461c      	mov	r4, r3
				imu_data_ptr->gyro_y, imu_data_ptr->gyro_z, imu_data_ptr->ts);
 8002f0c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f10:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
		snprintf(log_entry.str + strlen(log_entry.str),
 8002f14:	461d      	mov	r5, r3
				imu_data_ptr->gyro_y, imu_data_ptr->gyro_z, imu_data_ptr->ts);
 8002f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f1a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
		snprintf(log_entry.str + strlen(log_entry.str),
 8002f1e:	461e      	mov	r6, r3
 8002f20:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	9305      	str	r3, [sp, #20]
 8002f28:	9604      	str	r6, [sp, #16]
 8002f2a:	9503      	str	r5, [sp, #12]
 8002f2c:	9402      	str	r4, [sp, #8]
 8002f2e:	9101      	str	r1, [sp, #4]
 8002f30:	9200      	str	r2, [sp, #0]
 8002f32:	4663      	mov	r3, ip
 8002f34:	4a15      	ldr	r2, [pc, #84]	; (8002f8c <logSensor+0x140>)
 8002f36:	2196      	movs	r1, #150	; 0x96
 8002f38:	f013 ffec 	bl	8016f14 <sniprintf>
	}
		break;
 8002f3c:	e015      	b.n	8002f6a <logSensor+0x11e>
	default:
		snprintf(log_entry.str + strlen(log_entry.str),
 8002f3e:	f107 0310 	add.w	r3, r7, #16
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7fd f964 	bl	8000210 <strlen>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	f107 0310 	add.w	r3, r7, #16
 8002f4e:	4413      	add	r3, r2
 8002f50:	4a0f      	ldr	r2, [pc, #60]	; (8002f90 <logSensor+0x144>)
 8002f52:	461d      	mov	r5, r3
 8002f54:	4614      	mov	r4, r2
 8002f56:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002f58:	6028      	str	r0, [r5, #0]
 8002f5a:	6069      	str	r1, [r5, #4]
 8002f5c:	60aa      	str	r2, [r5, #8]
 8002f5e:	60eb      	str	r3, [r5, #12]
 8002f60:	6820      	ldr	r0, [r4, #0]
 8002f62:	6128      	str	r0, [r5, #16]
 8002f64:	7923      	ldrb	r3, [r4, #4]
 8002f66:	752b      	strb	r3, [r5, #20]
		LOG_BUFFER_LEN, "Unknown sensor type\n");
		break;
 8002f68:	bf00      	nop
	}

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8002f6a:	4b0a      	ldr	r3, [pc, #40]	; (8002f94 <logSensor+0x148>)
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	f107 0110 	add.w	r1, r7, #16
 8002f72:	2300      	movs	r3, #0
 8002f74:	2200      	movs	r2, #0
 8002f76:	f00f fe41 	bl	8012bfc <osMessageQueuePut>
 8002f7a:	4603      	mov	r3, r0
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	37b4      	adds	r7, #180	; 0xb4
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f84:	08019a2c 	.word	0x08019a2c
 8002f88:	08019a3c 	.word	0x08019a3c
 8002f8c:	08019a4c 	.word	0x08019a4c
 8002f90:	08019a6c 	.word	0x08019a6c
 8002f94:	20010ca8 	.word	0x20010ca8

08002f98 <logEstimatorVar>:
			flight_phase);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
}

osStatus_t logEstimatorVar(timestamp_t ts, state_est_data_t estimator_data) {
 8002f98:	b084      	sub	sp, #16
 8002f9a:	b580      	push	{r7, lr}
 8002f9c:	b0ac      	sub	sp, #176	; 0xb0
 8002f9e:	af04      	add	r7, sp, #16
 8002fa0:	6078      	str	r0, [r7, #4]
 8002fa2:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 8002fa6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	log_entry_t log_entry = { 0 };
 8002faa:	f107 0308 	add.w	r3, r7, #8
 8002fae:	2296      	movs	r2, #150	; 0x96
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f013 fe89 	bl	8016cca <memset>
	snprintf(log_entry.str, LOG_BUFFER_LEN, "%lu;%d;%ld;%ld\n", ts, ESTIMATOR_VAR,
 8002fb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002fbc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002fc0:	f107 0008 	add.w	r0, r7, #8
 8002fc4:	9202      	str	r2, [sp, #8]
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	2303      	movs	r3, #3
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a0a      	ldr	r2, [pc, #40]	; (8002ff8 <logEstimatorVar+0x60>)
 8002fd0:	2196      	movs	r1, #150	; 0x96
 8002fd2:	f013 ff9f 	bl	8016f14 <sniprintf>
			estimator_data.position_world[2], estimator_data.velocity_rocket[0]);

	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
 8002fd6:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <logEstimatorVar+0x64>)
 8002fd8:	6818      	ldr	r0, [r3, #0]
 8002fda:	f107 0108 	add.w	r1, r7, #8
 8002fde:	2300      	movs	r3, #0
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f00f fe0b 	bl	8012bfc <osMessageQueuePut>
 8002fe6:	4603      	mov	r3, r0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	37a0      	adds	r7, #160	; 0xa0
 8002fec:	46bd      	mov	sp, r7
 8002fee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002ff2:	b004      	add	sp, #16
 8002ff4:	4770      	bx	lr
 8002ff6:	bf00      	nop
 8002ff8:	08019a90 	.word	0x08019a90
 8002ffc:	20010ca8 	.word	0x20010ca8

08003000 <UsbPrint>:
	return osMessageQueuePut(log_queue, &log_entry, 0U, 0U);
}

/** USB DEBUGGING SECTION **/

uint8_t UsbPrint(const char *format, ...) {
 8003000:	b40f      	push	{r0, r1, r2, r3}
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
	uint8_t ret = 1;
 8003008:	2301      	movs	r3, #1
 800300a:	71fb      	strb	r3, [r7, #7]
		va_end(argptr);
		ret = CDC_Transmit_FS((uint8_t*) print_buffer, strlen(print_buffer));
		osMutexRelease(print_mutex);
	}
#endif
	return ret;
 800300c:	79fb      	ldrb	r3, [r7, #7]
}
 800300e:	4618      	mov	r0, r3
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	b004      	add	sp, #16
 800301a:	4770      	bx	lr
 800301c:	0000      	movs	r0, r0
	...

08003020 <vTaskController>:


void CalcPolynomial(float ref_height, float *ref_vel, float gains[], float coefficients[][POLY_DEG]);


void vTaskController(void *argument) {
 8003020:	b590      	push	{r4, r7, lr}
 8003022:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
 8003026:	af00      	add	r7, sp, #0
 8003028:	1d3b      	adds	r3, r7, #4
 800302a:	6018      	str	r0, [r3, #0]
	/* For periodic update */
	uint32_t tick_count, tick_update;

	/* Polynomial Coefficients for Gains and Reference Traj */
	float coeff[4][POLY_DEG] = { 0 };
 800302c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003030:	4618      	mov	r0, r3
 8003032:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8003036:	461a      	mov	r2, r3
 8003038:	2100      	movs	r1, #0
 800303a:	f013 fe46 	bl	8016cca <memset>

	state_est_data_t state_placeholder;

	/* State Estimation Values */
	float sf_velocity = 0;
 800303e:	f04f 0300 	mov.w	r3, #0
 8003042:	f8c7 3250 	str.w	r3, [r7, #592]	; 0x250
	float sf_height = 0;
 8003046:	f04f 0300 	mov.w	r3, #0
 800304a:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c

	/* Gain Values and Trajectory Values to increase speed */
	float gains[3] = { 0 };
 800304e:	f107 030c 	add.w	r3, r7, #12
 8003052:	461a      	mov	r2, r3
 8003054:	2300      	movs	r3, #0
 8003056:	6013      	str	r3, [r2, #0]
 8003058:	6053      	str	r3, [r2, #4]
 800305a:	6093      	str	r3, [r2, #8]
	float ref_vel = 0;
 800305c:	f107 0308 	add.w	r3, r7, #8
 8003060:	f04f 0200 	mov.w	r2, #0
 8003064:	601a      	str	r2, [r3, #0]
	float vel_error = 0;
 8003066:	f04f 0300 	mov.w	r3, #0
 800306a:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240
	float control_input = 0;
 800306e:	f04f 0300 	mov.w	r3, #0
 8003072:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
	float integrated_error = 0;
 8003076:	f04f 0300 	mov.w	r3, #0
 800307a:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
	float previous_control_input = 0;
 800307e:	f04f 0300 	mov.w	r3, #0
 8003082:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
	uint32_t delta_t = 1 / CONTROLLER_SAMPLING_FREQ; 	/* That is probably very optimistic! */
 8003086:	2301      	movs	r3, #1
 8003088:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 800308c:	f00f f8e0 	bl	8012250 <osKernelGetTickCount>
 8003090:	f8c7 0254 	str.w	r0, [r7, #596]	; 0x254
	tick_update = osKernelGetTickFreq() / CONTROLLER_SAMPLING_FREQ;
 8003094:	f00f f904 	bl	80122a0 <osKernelGetTickFreq>
 8003098:	f8c7 0234 	str.w	r0, [r7, #564]	; 0x234

	while (1) {
		/* Tick Update */
		tick_count += tick_update;
 800309c:	f8d7 2254 	ldr.w	r2, [r7, #596]	; 0x254
 80030a0:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 80030a4:	4413      	add	r3, r2
 80030a6:	f8c7 3254 	str.w	r3, [r7, #596]	; 0x254

		/* Update Sensor Fusion Variables */

		if (osMutexGetOwner(state_est_mutex) == NULL) {
 80030aa:	4b79      	ldr	r3, [pc, #484]	; (8003290 <vTaskController+0x270>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4618      	mov	r0, r3
 80030b0:	f00f fb5c 	bl	801276c <osMutexGetOwner>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d12b      	bne.n	8003112 <vTaskController+0xf2>
			state_placeholder.position_world[2] = state_est_data.position_world[2];
 80030ba:	4b76      	ldr	r3, [pc, #472]	; (8003294 <vTaskController+0x274>)
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	f107 0318 	add.w	r3, r7, #24
 80030c2:	609a      	str	r2, [r3, #8]
			state_placeholder.velocity_world[2] = state_est_data.velocity_world[2];
 80030c4:	4b73      	ldr	r3, [pc, #460]	; (8003294 <vTaskController+0x274>)
 80030c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030c8:	f107 0318 	add.w	r3, r7, #24
 80030cc:	62da      	str	r2, [r3, #44]	; 0x2c
			if (osMutexGetOwner(state_est_mutex) == NULL) {
 80030ce:	4b70      	ldr	r3, [pc, #448]	; (8003290 <vTaskController+0x270>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f00f fb4a 	bl	801276c <osMutexGetOwner>
 80030d8:	4603      	mov	r3, r0
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d119      	bne.n	8003112 <vTaskController+0xf2>
				sf_velocity = ((float) state_placeholder.velocity_world[2]) / 1000;
 80030de:	f107 0318 	add.w	r3, r7, #24
 80030e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030e4:	ee07 3a90 	vmov	s15, r3
 80030e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030ec:	eddf 6a6a 	vldr	s13, [pc, #424]	; 8003298 <vTaskController+0x278>
 80030f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80030f4:	edc7 7a94 	vstr	s15, [r7, #592]	; 0x250
				sf_height = ((float) state_placeholder.velocity_world[2]) / 1000;
 80030f8:	f107 0318 	add.w	r3, r7, #24
 80030fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030fe:	ee07 3a90 	vmov	s15, r3
 8003102:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003106:	eddf 6a64 	vldr	s13, [pc, #400]	; 8003298 <vTaskController+0x278>
 800310a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800310e:	edc7 7a93 	vstr	s15, [r7, #588]	; 0x24c
			}
		}

		/* caluclate Gains and Reference velocity for given height */
		CalcPolynomial(sf_height, &ref_vel, gains, coeff);
 8003112:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8003116:	f107 010c 	add.w	r1, r7, #12
 800311a:	f107 0308 	add.w	r3, r7, #8
 800311e:	4618      	mov	r0, r3
 8003120:	ed97 0a93 	vldr	s0, [r7, #588]	; 0x24c
 8003124:	f000 f8be 	bl	80032a4 <CalcPolynomial>

		/* Calculate Velocity Error */
		vel_error = sf_velocity - ref_vel;
 8003128:	f107 0308 	add.w	r3, r7, #8
 800312c:	edd3 7a00 	vldr	s15, [r3]
 8003130:	ed97 7a94 	vldr	s14, [r7, #592]	; 0x250
 8003134:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003138:	edc7 7a90 	vstr	s15, [r7, #576]	; 0x240

		/* Calculate Control Input */
		control_input = - gains[0] * vel_error - gains[1] * integrated_error
 800313c:	f107 030c 	add.w	r3, r7, #12
 8003140:	edd3 7a00 	vldr	s15, [r3]
 8003144:	eeb1 7a67 	vneg.f32	s14, s15
 8003148:	edd7 7a90 	vldr	s15, [r7, #576]	; 0x240
 800314c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003150:	f107 030c 	add.w	r3, r7, #12
 8003154:	edd3 6a01 	vldr	s13, [r3, #4]
 8003158:	edd7 7a92 	vldr	s15, [r7, #584]	; 0x248
 800315c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003160:	ee37 7a67 	vsub.f32	s14, s14, s15
				- gains[2] * (previous_control_input - OPT_TRAJ_CONTROL_INPUT)
 8003164:	f107 030c 	add.w	r3, r7, #12
 8003168:	edd3 6a02 	vldr	s13, [r3, #8]
 800316c:	edd7 7a91 	vldr	s15, [r7, #580]	; 0x244
 8003170:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003174:	ee77 7a67 	vsub.f32	s15, s14, s15
		control_input = - gains[0] * vel_error - gains[1] * integrated_error
 8003178:	ed97 7a91 	vldr	s14, [r7, #580]	; 0x244
 800317c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003180:	edc7 7a8f 	vstr	s15, [r7, #572]	; 0x23c
				+ previous_control_input;

		control_input = fmax(0, fmin(control_input, 1));
 8003184:	f8d7 023c 	ldr.w	r0, [r7, #572]	; 0x23c
 8003188:	f7fd f9fe 	bl	8000588 <__aeabi_f2d>
 800318c:	4603      	mov	r3, r0
 800318e:	460c      	mov	r4, r1
 8003190:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8003270 <vTaskController+0x250>
 8003194:	ec44 3b10 	vmov	d0, r3, r4
 8003198:	f014 fd85 	bl	8017ca6 <fmin>
 800319c:	eeb0 7a40 	vmov.f32	s14, s0
 80031a0:	eef0 7a60 	vmov.f32	s15, s1
 80031a4:	eeb0 1a47 	vmov.f32	s2, s14
 80031a8:	eef0 1a67 	vmov.f32	s3, s15
 80031ac:	ed9f 0b32 	vldr	d0, [pc, #200]	; 8003278 <vTaskController+0x258>
 80031b0:	f014 fd52 	bl	8017c58 <fmax>
 80031b4:	ec54 3b10 	vmov	r3, r4, d0
 80031b8:	4618      	mov	r0, r3
 80031ba:	4621      	mov	r1, r4
 80031bc:	f7fd fcec 	bl	8000b98 <__aeabi_d2f>
 80031c0:	4603      	mov	r3, r0
 80031c2:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c

		/* Write Control Input into Global Variable */
		if (osMutexAcquire(controller_mutex, 10) == osOK) {
 80031c6:	4b35      	ldr	r3, [pc, #212]	; (800329c <vTaskController+0x27c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	210a      	movs	r1, #10
 80031cc:	4618      	mov	r0, r3
 80031ce:	f00f fa1f 	bl	8012610 <osMutexAcquire>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d110      	bne.n	80031fa <vTaskController+0x1da>
			controller_output = (int32_t) (control_input*1000);
 80031d8:	edd7 7a8f 	vldr	s15, [r7, #572]	; 0x23c
 80031dc:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003298 <vTaskController+0x278>
 80031e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80031e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80031e8:	ee17 2a90 	vmov	r2, s15
 80031ec:	4b2c      	ldr	r3, [pc, #176]	; (80032a0 <vTaskController+0x280>)
 80031ee:	601a      	str	r2, [r3, #0]
			osMutexRelease(controller_mutex);
 80031f0:	4b2a      	ldr	r3, [pc, #168]	; (800329c <vTaskController+0x27c>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4618      	mov	r0, r3
 80031f6:	f00f fa69 	bl	80126cc <osMutexRelease>
		}

		/* Update Integrated Error */
		integrated_error = fmax(-10, fmin(integrated_error + delta_t*vel_error, 10));
 80031fa:	f8d7 3238 	ldr.w	r3, [r7, #568]	; 0x238
 80031fe:	ee07 3a90 	vmov	s15, r3
 8003202:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003206:	edd7 7a90 	vldr	s15, [r7, #576]	; 0x240
 800320a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800320e:	edd7 7a92 	vldr	s15, [r7, #584]	; 0x248
 8003212:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003216:	ee17 0a90 	vmov	r0, s15
 800321a:	f7fd f9b5 	bl	8000588 <__aeabi_f2d>
 800321e:	4603      	mov	r3, r0
 8003220:	460c      	mov	r4, r1
 8003222:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8003280 <vTaskController+0x260>
 8003226:	ec44 3b10 	vmov	d0, r3, r4
 800322a:	f014 fd3c 	bl	8017ca6 <fmin>
 800322e:	eeb0 7a40 	vmov.f32	s14, s0
 8003232:	eef0 7a60 	vmov.f32	s15, s1
 8003236:	eeb0 1a47 	vmov.f32	s2, s14
 800323a:	eef0 1a67 	vmov.f32	s3, s15
 800323e:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8003288 <vTaskController+0x268>
 8003242:	f014 fd09 	bl	8017c58 <fmax>
 8003246:	ec54 3b10 	vmov	r3, r4, d0
 800324a:	4618      	mov	r0, r3
 800324c:	4621      	mov	r1, r4
 800324e:	f7fd fca3 	bl	8000b98 <__aeabi_d2f>
 8003252:	4603      	mov	r3, r0
 8003254:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248

		/* Update Previous Control Input */
		previous_control_input = control_input;
 8003258:	f8d7 323c 	ldr.w	r3, [r7, #572]	; 0x23c
 800325c:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244

		/* Sleep */
		osDelayUntil(tick_count);
 8003260:	f8d7 0254 	ldr.w	r0, [r7, #596]	; 0x254
 8003264:	f00f f8fa 	bl	801245c <osDelayUntil>
		tick_count += tick_update;
 8003268:	e718      	b.n	800309c <vTaskController+0x7c>
 800326a:	bf00      	nop
 800326c:	f3af 8000 	nop.w
 8003270:	00000000 	.word	0x00000000
 8003274:	3ff00000 	.word	0x3ff00000
	...
 8003284:	40240000 	.word	0x40240000
 8003288:	00000000 	.word	0x00000000
 800328c:	c0240000 	.word	0xc0240000
 8003290:	2000ab28 	.word	0x2000ab28
 8003294:	200002cc 	.word	0x200002cc
 8003298:	447a0000 	.word	0x447a0000
 800329c:	2000aab4 	.word	0x2000aab4
 80032a0:	20000308 	.word	0x20000308

080032a4 <CalcPolynomial>:
	}
}


/* Does the Polynomial Calculation of the reference velocity */
void CalcPolynomial(float ref_height, float *ref_vel, float gains[], float coefficients[][POLY_DEG]){
 80032a4:	b5b0      	push	{r4, r5, r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80032ae:	60b8      	str	r0, [r7, #8]
 80032b0:	6079      	str	r1, [r7, #4]
 80032b2:	603a      	str	r2, [r7, #0]
	/* For Speed */
	float x_placeholder = 0;
 80032b4:	f04f 0300 	mov.w	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]

	/* For loop */
	for(int i = 0; i < POLY_DEG; ++i){
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	e06f      	b.n	80033a0 <CalcPolynomial+0xfc>
		x_placeholder = pow(ref_height, (POLY_DEG - 1 - i));
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f7fd f961 	bl	8000588 <__aeabi_f2d>
 80032c6:	4604      	mov	r4, r0
 80032c8:	460d      	mov	r5, r1
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	f1c3 031d 	rsb	r3, r3, #29
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7fd f947 	bl	8000564 <__aeabi_i2d>
 80032d6:	4602      	mov	r2, r0
 80032d8:	460b      	mov	r3, r1
 80032da:	ec43 2b11 	vmov	d1, r2, r3
 80032de:	ec45 4b10 	vmov	d0, r4, r5
 80032e2:	f014 fd33 	bl	8017d4c <pow>
 80032e6:	ec54 3b10 	vmov	r3, r4, d0
 80032ea:	4618      	mov	r0, r3
 80032ec:	4621      	mov	r1, r4
 80032ee:	f7fd fc53 	bl	8000b98 <__aeabi_d2f>
 80032f2:	4603      	mov	r3, r0
 80032f4:	613b      	str	r3, [r7, #16]
		gains[0] += coefficients[0][i] * x_placeholder;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	ed93 7a00 	vldr	s14, [r3]
 80032fc:	683a      	ldr	r2, [r7, #0]
 80032fe:	697b      	ldr	r3, [r7, #20]
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4413      	add	r3, r2
 8003304:	edd3 6a00 	vldr	s13, [r3]
 8003308:	edd7 7a04 	vldr	s15, [r7, #16]
 800330c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003310:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	edc3 7a00 	vstr	s15, [r3]
		gains[1] += coefficients[1][i] * x_placeholder;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3304      	adds	r3, #4
 800331e:	ed93 7a00 	vldr	s14, [r3]
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	f103 0278 	add.w	r2, r3, #120	; 0x78
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	edd3 6a00 	vldr	s13, [r3]
 8003332:	edd7 7a04 	vldr	s15, [r7, #16]
 8003336:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	3304      	adds	r3, #4
 800333e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003342:	edc3 7a00 	vstr	s15, [r3]
		gains[2] += coefficients[2][i] * x_placeholder;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3308      	adds	r3, #8
 800334a:	ed93 7a00 	vldr	s14, [r3]
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	009b      	lsls	r3, r3, #2
 8003358:	4413      	add	r3, r2
 800335a:	edd3 6a00 	vldr	s13, [r3]
 800335e:	edd7 7a04 	vldr	s15, [r7, #16]
 8003362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	3308      	adds	r3, #8
 800336a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800336e:	edc3 7a00 	vstr	s15, [r3]
		*ref_vel += coefficients[3][i] * x_placeholder;
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	ed93 7a00 	vldr	s14, [r3]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	f503 72b4 	add.w	r2, r3, #360	; 0x168
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	4413      	add	r3, r2
 8003384:	edd3 6a00 	vldr	s13, [r3]
 8003388:	edd7 7a04 	vldr	s15, [r7, #16]
 800338c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003390:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < POLY_DEG; ++i){
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	3301      	adds	r3, #1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	2b1d      	cmp	r3, #29
 80033a4:	dd8c      	ble.n	80032c0 <CalcPolynomial+0x1c>
	}

}
 80033a6:	bf00      	nop
 80033a8:	3718      	adds	r7, #24
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bdb0      	pop	{r4, r5, r7, pc}
	...

080033b0 <vTaskFSM>:
void detect_flight_phase(flight_phase_detection_t *flight_phase_detection, state_est_data_t *state_est_data, env *env);

void reset_flight_phase_detection(flight_phase_detection_t *flight_phase_detection);


void vTaskFSM(void *argument) {
 80033b0:	b5b0      	push	{r4, r5, r7, lr}
 80033b2:	b0ae      	sub	sp, #184	; 0xb8
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
	/* For periodic update */
	uint32_t tick_count, tick_update;

	/* Phase detection struct */
	flight_phase_detection_t flight_phase_detection = { 0 };
 80033b8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	605a      	str	r2, [r3, #4]
 80033c2:	609a      	str	r2, [r3, #8]
	reset_flight_phase_detection(&flight_phase_detection);
 80033c4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 f9ab 	bl	8003724 <reset_flight_phase_detection>

	/*State Estimation data */
	state_est_data_t state_est_data_fsm = { 0 };
 80033ce:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80033d2:	223c      	movs	r2, #60	; 0x3c
 80033d4:	2100      	movs	r1, #0
 80033d6:	4618      	mov	r0, r3
 80033d8:	f013 fc77 	bl	8016cca <memset>
	state_est_data_t state_est_data_fsm_dummy = { 0 };
 80033dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80033e0:	223c      	movs	r2, #60	; 0x3c
 80033e2:	2100      	movs	r1, #0
 80033e4:	4618      	mov	r0, r3
 80033e6:	f013 fc70 	bl	8016cca <memset>

	/* environment data */
	env environment;
	env dummy_env;
	init_env(&dummy_env);
 80033ea:	f107 030c 	add.w	r3, r7, #12
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fd fda2 	bl	8000f38 <init_env>
	init_env(&environment);
 80033f4:	f107 031c 	add.w	r3, r7, #28
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fd fd9d 	bl	8000f38 <init_env>


	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 80033fe:	f00e ff27 	bl	8012250 <osKernelGetTickCount>
 8003402:	f8c7 00b4 	str.w	r0, [r7, #180]	; 0xb4
	tick_update = osKernelGetTickFreq() / FSM_SAMPLING_FREQ;
 8003406:	f00e ff4b 	bl	80122a0 <osKernelGetTickFreq>
 800340a:	4602      	mov	r2, r0
 800340c:	4b3c      	ldr	r3, [pc, #240]	; (8003500 <vTaskFSM+0x150>)
 800340e:	fba3 2302 	umull	r2, r3, r3, r2
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	while (1) {
		/* Tick Update */
		tick_count += tick_update;
 8003418:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800341c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003420:	4413      	add	r3, r2
 8003422:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

		/* update state estimation data */
		if(osMutexGetOwner(state_est_mutex) == NULL){
 8003426:	4b37      	ldr	r3, [pc, #220]	; (8003504 <vTaskFSM+0x154>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f00f f99e 	bl	801276c <osMutexGetOwner>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d123      	bne.n	800347e <vTaskFSM+0xce>
			/* TODO: Check correct indexing */
			/* the value is multiplied by 1000 for conversion to int datatype for easy transport
			 * careful in other tasks!
			 */
			state_est_data_fsm_dummy = state_est_data;
 8003436:	4b34      	ldr	r3, [pc, #208]	; (8003508 <vTaskFSM+0x158>)
 8003438:	f107 042c 	add.w	r4, r7, #44	; 0x2c
 800343c:	461d      	mov	r5, r3
 800343e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003440:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003442:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003444:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003446:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003448:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800344a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800344e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			if(osMutexGetOwner(state_est_mutex) == NULL){
 8003452:	4b2c      	ldr	r3, [pc, #176]	; (8003504 <vTaskFSM+0x154>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4618      	mov	r0, r3
 8003458:	f00f f988 	bl	801276c <osMutexGetOwner>
 800345c:	4603      	mov	r3, r0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10d      	bne.n	800347e <vTaskFSM+0xce>
				state_est_data_fsm = state_est_data_fsm_dummy;
 8003462:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8003466:	f107 052c 	add.w	r5, r7, #44	; 0x2c
 800346a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800346c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800346e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003470:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003472:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003474:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003476:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800347a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			}
		}
		/* Update Environment */
		if(osMutexGetOwner(environment_mutex) == NULL){
 800347e:	4b23      	ldr	r3, [pc, #140]	; (800350c <vTaskFSM+0x15c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f00f f972 	bl	801276c <osMutexGetOwner>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d114      	bne.n	80034b8 <vTaskFSM+0x108>
			dummy_env = global_env;
 800348e:	4b20      	ldr	r3, [pc, #128]	; (8003510 <vTaskFSM+0x160>)
 8003490:	f107 040c 	add.w	r4, r7, #12
 8003494:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003496:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			if(osMutexGetOwner(state_est_mutex) == NULL){
 800349a:	4b1a      	ldr	r3, [pc, #104]	; (8003504 <vTaskFSM+0x154>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4618      	mov	r0, r3
 80034a0:	f00f f964 	bl	801276c <osMutexGetOwner>
 80034a4:	4603      	mov	r3, r0
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d106      	bne.n	80034b8 <vTaskFSM+0x108>
				environment = dummy_env;
 80034aa:	f107 041c 	add.w	r4, r7, #28
 80034ae:	f107 030c 	add.w	r3, r7, #12
 80034b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80034b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			}
		}

		/* get Flight Phase update */
		detect_flight_phase(&flight_phase_detection, &state_est_data_fsm, &environment);
 80034b8:	f107 021c 	add.w	r2, r7, #28
 80034bc:	f107 0168 	add.w	r1, r7, #104	; 0x68
 80034c0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80034c4:	4618      	mov	r0, r3
 80034c6:	f000 f82b 	bl	8003520 <detect_flight_phase>

		/* TODO Write NEW State in GLobal Variable */
		if(osMutexAcquire(fsm_mutex, 10) == osOK){
 80034ca:	4b12      	ldr	r3, [pc, #72]	; (8003514 <vTaskFSM+0x164>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	210a      	movs	r1, #10
 80034d0:	4618      	mov	r0, r3
 80034d2:	f00f f89d 	bl	8012610 <osMutexAcquire>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d10c      	bne.n	80034f6 <vTaskFSM+0x146>
			global_flight_phase_detection = flight_phase_detection;
 80034dc:	4b0e      	ldr	r3, [pc, #56]	; (8003518 <vTaskFSM+0x168>)
 80034de:	461c      	mov	r4, r3
 80034e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80034e4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80034e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			osMutexRelease(fsm_mutex);
 80034ec:	4b09      	ldr	r3, [pc, #36]	; (8003514 <vTaskFSM+0x164>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4618      	mov	r0, r3
 80034f2:	f00f f8eb 	bl	80126cc <osMutexRelease>
		}

		/* Sleep */
		osDelayUntil(tick_count);
 80034f6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80034fa:	f00e ffaf 	bl	801245c <osDelayUntil>
		tick_count += tick_update;
 80034fe:	e78b      	b.n	8003418 <vTaskFSM+0x68>
 8003500:	51eb851f 	.word	0x51eb851f
 8003504:	2000ab28 	.word	0x2000ab28
 8003508:	200002cc 	.word	0x200002cc
 800350c:	200089c4 	.word	0x200089c4
 8003510:	2000030c 	.word	0x2000030c
 8003514:	2000887c 	.word	0x2000887c
 8003518:	2000031c 	.word	0x2000031c
 800351c:	00000000 	.word	0x00000000

08003520 <detect_flight_phase>:
}


void detect_flight_phase(flight_phase_detection_t *flight_phase_detection, state_est_data_t *state_est_data, env *environment)

{
 8003520:	b580      	push	{r7, lr}
 8003522:	b084      	sub	sp, #16
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
    /* determine state transition events */
    switch (flight_phase_detection->flight_phase) {
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	3b01      	subs	r3, #1
 8003532:	2b04      	cmp	r3, #4
 8003534:	f200 80a6 	bhi.w	8003684 <detect_flight_phase+0x164>
 8003538:	a201      	add	r2, pc, #4	; (adr r2, 8003540 <detect_flight_phase+0x20>)
 800353a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353e:	bf00      	nop
 8003540:	08003555 	.word	0x08003555
 8003544:	08003685 	.word	0x08003685
 8003548:	080035a3 	.word	0x080035a3
 800354c:	080035ed 	.word	0x080035ed
 8003550:	08003637 	.word	0x08003637
        case IDLE:
            if (((float)(state_est_data->acceleration_rocket[0]))/1000 > 20) {
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	ee07 3a90 	vmov	s15, r3
 800355c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003560:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8003720 <detect_flight_phase+0x200>
 8003564:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003568:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800356c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003574:	dc00      	bgt.n	8003578 <detect_flight_phase+0x58>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = THRUSTING;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 8003576:	e087      	b.n	8003688 <detect_flight_phase+0x168>
                flight_phase_detection->num_samples_positive += 1;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800357e:	b2db      	uxtb	r3, r3
 8003580:	3301      	adds	r3, #1
 8003582:	b2db      	uxtb	r3, r3
 8003584:	b25a      	sxtb	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8003590:	2b03      	cmp	r3, #3
 8003592:	dd79      	ble.n	8003688 <detect_flight_phase+0x168>
                    flight_phase_detection->flight_phase = THRUSTING;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2203      	movs	r2, #3
 8003598:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2200      	movs	r2, #0
 800359e:	721a      	strb	r2, [r3, #8]
        break;
 80035a0:	e072      	b.n	8003688 <detect_flight_phase+0x168>

        case THRUSTING:
            if (((float)(state_est_data->acceleration_rocket[0]))/1000 < 0) {
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	699b      	ldr	r3, [r3, #24]
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035ae:	eddf 6a5c 	vldr	s13, [pc, #368]	; 8003720 <detect_flight_phase+0x200>
 80035b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80035b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035be:	d400      	bmi.n	80035c2 <detect_flight_phase+0xa2>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = COASTING;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 80035c0:	e064      	b.n	800368c <detect_flight_phase+0x16c>
                flight_phase_detection->num_samples_positive += 1;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	3301      	adds	r3, #1
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	b25a      	sxtb	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80035da:	2b03      	cmp	r3, #3
 80035dc:	dd56      	ble.n	800368c <detect_flight_phase+0x16c>
                    flight_phase_detection->flight_phase = COASTING;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2204      	movs	r2, #4
 80035e2:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	721a      	strb	r2, [r3, #8]
        break;
 80035ea:	e04f      	b.n	800368c <detect_flight_phase+0x16c>

        case COASTING:
            if (((float)(state_est_data->velocity_world[2]))/1000 < 0) {
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f0:	ee07 3a90 	vmov	s15, r3
 80035f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035f8:	eddf 6a49 	vldr	s13, [pc, #292]	; 8003720 <detect_flight_phase+0x200>
 80035fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003600:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003608:	d400      	bmi.n	800360c <detect_flight_phase+0xec>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = DESCENT;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 800360a:	e041      	b.n	8003690 <detect_flight_phase+0x170>
                flight_phase_detection->num_samples_positive += 1;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	3301      	adds	r3, #1
 8003616:	b2db      	uxtb	r3, r3
 8003618:	b25a      	sxtb	r2, r3
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8003624:	2b03      	cmp	r3, #3
 8003626:	dd33      	ble.n	8003690 <detect_flight_phase+0x170>
                    flight_phase_detection->flight_phase = DESCENT;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2205      	movs	r2, #5
 800362c:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	721a      	strb	r2, [r3, #8]
        break;
 8003634:	e02c      	b.n	8003690 <detect_flight_phase+0x170>

        case DESCENT:
            if (((float)(state_est_data->position_world[2]))/1000 < 20) {
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	ee07 3a90 	vmov	s15, r3
 800363e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003642:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003720 <detect_flight_phase+0x200>
 8003646:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800364a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800364e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003656:	d400      	bmi.n	800365a <detect_flight_phase+0x13a>
                if (flight_phase_detection->num_samples_positive >= 4) {
                    flight_phase_detection->flight_phase = RECOVERY;
                    flight_phase_detection->num_samples_positive = 0;
                }
            }
        break;
 8003658:	e01c      	b.n	8003694 <detect_flight_phase+0x174>
                flight_phase_detection->num_samples_positive += 1;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8003660:	b2db      	uxtb	r3, r3
 8003662:	3301      	adds	r3, #1
 8003664:	b2db      	uxtb	r3, r3
 8003666:	b25a      	sxtb	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->num_samples_positive >= 4) {
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8003672:	2b03      	cmp	r3, #3
 8003674:	dd0e      	ble.n	8003694 <detect_flight_phase+0x174>
                    flight_phase_detection->flight_phase = RECOVERY;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2206      	movs	r2, #6
 800367a:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->num_samples_positive = 0;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2200      	movs	r2, #0
 8003680:	721a      	strb	r2, [r3, #8]
        break;
 8003682:	e007      	b.n	8003694 <detect_flight_phase+0x174>

        default:
        break;
 8003684:	bf00      	nop
 8003686:	e006      	b.n	8003696 <detect_flight_phase+0x176>
        break;
 8003688:	bf00      	nop
 800368a:	e004      	b.n	8003696 <detect_flight_phase+0x176>
        break;
 800368c:	bf00      	nop
 800368e:	e002      	b.n	8003696 <detect_flight_phase+0x176>
        break;
 8003690:	bf00      	nop
 8003692:	e000      	b.n	8003696 <detect_flight_phase+0x176>
        break;
 8003694:	bf00      	nop
    }

    flight_phase_detection->mach_number = mach_number(environment, ((float)state_est_data->velocity_rocket[0])/1000);
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	ee07 3a90 	vmov	s15, r3
 800369e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036a2:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003720 <detect_flight_phase+0x200>
 80036a6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80036aa:	eeb0 0a66 	vmov.f32	s0, s13
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f7fd fc96 	bl	8000fe0 <mach_number>
 80036b4:	eef0 7a40 	vmov.f32	s15, s0
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	edc3 7a01 	vstr	s15, [r3, #4]

    /* determine the mach regime */
    if (flight_phase_detection->mach_number >= 1.3) {
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fc ff60 	bl	8000588 <__aeabi_f2d>
 80036c8:	a311      	add	r3, pc, #68	; (adr r3, 8003710 <detect_flight_phase+0x1f0>)
 80036ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ce:	f7fd fa39 	bl	8000b44 <__aeabi_dcmpge>
 80036d2:	4603      	mov	r3, r0
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <detect_flight_phase+0x1c0>
        flight_phase_detection->mach_regime = SUPERSONIC;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2203      	movs	r2, #3
 80036dc:	705a      	strb	r2, [r3, #1]
    {
        flight_phase_detection->mach_regime = SUBSONIC;
    }


}
 80036de:	e013      	b.n	8003708 <detect_flight_phase+0x1e8>
    } else if (flight_phase_detection->mach_number >= 0.8)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7fc ff4f 	bl	8000588 <__aeabi_f2d>
 80036ea:	a30b      	add	r3, pc, #44	; (adr r3, 8003718 <detect_flight_phase+0x1f8>)
 80036ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f0:	f7fd fa28 	bl	8000b44 <__aeabi_dcmpge>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d003      	beq.n	8003702 <detect_flight_phase+0x1e2>
        flight_phase_detection->mach_regime = TRANSONIC;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2202      	movs	r2, #2
 80036fe:	705a      	strb	r2, [r3, #1]
}
 8003700:	e002      	b.n	8003708 <detect_flight_phase+0x1e8>
        flight_phase_detection->mach_regime = SUBSONIC;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2201      	movs	r2, #1
 8003706:	705a      	strb	r2, [r3, #1]
}
 8003708:	bf00      	nop
 800370a:	3710      	adds	r7, #16
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}
 8003710:	cccccccd 	.word	0xcccccccd
 8003714:	3ff4cccc 	.word	0x3ff4cccc
 8003718:	9999999a 	.word	0x9999999a
 800371c:	3fe99999 	.word	0x3fe99999
 8003720:	447a0000 	.word	0x447a0000

08003724 <reset_flight_phase_detection>:

void reset_flight_phase_detection(flight_phase_detection_t *flight_phase_detection){
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
    flight_phase_detection->flight_phase = IDLE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2201      	movs	r2, #1
 8003730:	701a      	strb	r2, [r3, #0]
    flight_phase_detection->mach_regime = SUBSONIC;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2201      	movs	r2, #1
 8003736:	705a      	strb	r2, [r3, #1]
    flight_phase_detection->mach_number = 0.0;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f04f 0200 	mov.w	r2, #0
 800373e:	605a      	str	r2, [r3, #4]
    flight_phase_detection->num_samples_positive = 0;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	721a      	strb	r2, [r3, #8]
}
 8003746:	bf00      	nop
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
	...

08003754 <vTaskMotorCont>:
void enableMotor();
void MoveToPosition();

uint8_t rx_data[14] = { 0 };

void vTaskMotorCont(void *argument) {
 8003754:	b580      	push	{r7, lr}
 8003756:	b086      	sub	sp, #24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]

	/* For periodic update */
	uint32_t tick_count, tick_update;
	enableMotor();
 800375c:	f000 f81a 	bl	8003794 <enableMotor>

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8003760:	f00e fd76 	bl	8012250 <osKernelGetTickCount>
 8003764:	6178      	str	r0, [r7, #20]
	tick_update = osKernelGetTickFreq() / MOTOR_TASK_FREQUENCY;
 8003766:	f00e fd9b 	bl	80122a0 <osKernelGetTickFreq>
 800376a:	4602      	mov	r2, r0
 800376c:	4b08      	ldr	r3, [pc, #32]	; (8003790 <vTaskMotorCont+0x3c>)
 800376e:	fba3 2302 	umull	r2, r3, r3, r2
 8003772:	08db      	lsrs	r3, r3, #3
 8003774:	613b      	str	r3, [r7, #16]
	uint8_t counter = 10;
 8003776:	230a      	movs	r3, #10
 8003778:	73fb      	strb	r3, [r7, #15]

	for (;;) {
		tick_count += tick_update;
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	4413      	add	r3, r2
 8003780:	617b      	str	r3, [r7, #20]
		MoveToPosition();
 8003782:	f000 f85b 	bl	800383c <MoveToPosition>
//		byte_stream_write[12] = 0xB3;		// CRC low byte
//		byte_stream_write[13] = 0x07;		// CRC high byte
//		status = HAL_UART_Transmit(&huart7, byte_stream_write, 14, 10);


		osDelayUntil(tick_count);
 8003786:	6978      	ldr	r0, [r7, #20]
 8003788:	f00e fe68 	bl	801245c <osDelayUntil>
		tick_count += tick_update;
 800378c:	e7f5      	b.n	800377a <vTaskMotorCont+0x26>
 800378e:	bf00      	nop
 8003790:	cccccccd 	.word	0xcccccccd

08003794 <enableMotor>:
  }
  return crcCalc;
}


void enableMotor(){
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
	/* Read Command */
	uint8_t byte_stream_write[14] = { 0 };
 800379a:	463b      	mov	r3, r7
 800379c:	2200      	movs	r2, #0
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	605a      	str	r2, [r3, #4]
 80037a2:	609a      	str	r2, [r3, #8]
 80037a4:	819a      	strh	r2, [r3, #12]

	byte_stream_write[0] = 0x90;		// DLE
 80037a6:	2390      	movs	r3, #144	; 0x90
 80037a8:	703b      	strb	r3, [r7, #0]
	byte_stream_write[1] = 0x02;		// STX
 80037aa:	2302      	movs	r3, #2
 80037ac:	707b      	strb	r3, [r7, #1]
	byte_stream_write[2] = 0x68;		// Read Object
 80037ae:	2368      	movs	r3, #104	; 0x68
 80037b0:	70bb      	strb	r3, [r7, #2]
	byte_stream_write[3] = 0x04;		// Length of stuff sent
 80037b2:	2304      	movs	r3, #4
 80037b4:	70fb      	strb	r3, [r7, #3]
	byte_stream_write[4] = 0x01;		// Node ID
 80037b6:	2301      	movs	r3, #1
 80037b8:	713b      	strb	r3, [r7, #4]
	byte_stream_write[5] = 0x40;		// Index Low Byte
 80037ba:	2340      	movs	r3, #64	; 0x40
 80037bc:	717b      	strb	r3, [r7, #5]
	byte_stream_write[6] = 0x60;		// Index High byte
 80037be:	2360      	movs	r3, #96	; 0x60
 80037c0:	71bb      	strb	r3, [r7, #6]
	byte_stream_write[7] = 0x00;		// Subindex of object
 80037c2:	2300      	movs	r3, #0
 80037c4:	71fb      	strb	r3, [r7, #7]
	byte_stream_write[8] = 0x06;		// Length of stuff sent
 80037c6:	2306      	movs	r3, #6
 80037c8:	723b      	strb	r3, [r7, #8]
	byte_stream_write[9] = 0x00;		// Node ID
 80037ca:	2300      	movs	r3, #0
 80037cc:	727b      	strb	r3, [r7, #9]
	byte_stream_write[10] = 0x00;		// Index Low Byte
 80037ce:	2300      	movs	r3, #0
 80037d0:	72bb      	strb	r3, [r7, #10]
	byte_stream_write[11] = 0x00;		// Index High byte
 80037d2:	2300      	movs	r3, #0
 80037d4:	72fb      	strb	r3, [r7, #11]
	byte_stream_write[12] = 0x22;		// Subindex of object
 80037d6:	2322      	movs	r3, #34	; 0x22
 80037d8:	733b      	strb	r3, [r7, #12]
	byte_stream_write[13] = 0x99;		// Index High byte
 80037da:	2399      	movs	r3, #153	; 0x99
 80037dc:	737b      	strb	r3, [r7, #13]


	HAL_UART_Transmit(&huart7, byte_stream_write, 14, 10);
 80037de:	4639      	mov	r1, r7
 80037e0:	230a      	movs	r3, #10
 80037e2:	220e      	movs	r2, #14
 80037e4:	4814      	ldr	r0, [pc, #80]	; (8003838 <enableMotor+0xa4>)
 80037e6:	f007 f83d 	bl	800a864 <HAL_UART_Transmit>

	byte_stream_write[0] = 0x90;		// DLE
 80037ea:	2390      	movs	r3, #144	; 0x90
 80037ec:	703b      	strb	r3, [r7, #0]
	byte_stream_write[1] = 0x02;		// STX
 80037ee:	2302      	movs	r3, #2
 80037f0:	707b      	strb	r3, [r7, #1]
	byte_stream_write[2] = 0x68;		// Read Object
 80037f2:	2368      	movs	r3, #104	; 0x68
 80037f4:	70bb      	strb	r3, [r7, #2]
	byte_stream_write[3] = 0x04;		// Length of stuff sent
 80037f6:	2304      	movs	r3, #4
 80037f8:	70fb      	strb	r3, [r7, #3]
	byte_stream_write[4] = 0x01;		// Node ID
 80037fa:	2301      	movs	r3, #1
 80037fc:	713b      	strb	r3, [r7, #4]
	byte_stream_write[5] = 0x40;		// Index Low Byte
 80037fe:	2340      	movs	r3, #64	; 0x40
 8003800:	717b      	strb	r3, [r7, #5]
	byte_stream_write[6] = 0x60;		// Index High byte
 8003802:	2360      	movs	r3, #96	; 0x60
 8003804:	71bb      	strb	r3, [r7, #6]
	byte_stream_write[7] = 0x00;		// Subindex of object
 8003806:	2300      	movs	r3, #0
 8003808:	71fb      	strb	r3, [r7, #7]
	byte_stream_write[8] = 0x0F;		// Length of stuff sent
 800380a:	230f      	movs	r3, #15
 800380c:	723b      	strb	r3, [r7, #8]
	byte_stream_write[9] = 0x00;		// Node ID
 800380e:	2300      	movs	r3, #0
 8003810:	727b      	strb	r3, [r7, #9]
	byte_stream_write[10] = 0x00;		// Index Low Byte
 8003812:	2300      	movs	r3, #0
 8003814:	72bb      	strb	r3, [r7, #10]
	byte_stream_write[11] = 0x00;		// Index High byte
 8003816:	2300      	movs	r3, #0
 8003818:	72fb      	strb	r3, [r7, #11]
	byte_stream_write[12] = 0xB3;		// Subindex of object
 800381a:	23b3      	movs	r3, #179	; 0xb3
 800381c:	733b      	strb	r3, [r7, #12]
	byte_stream_write[13] = 0x07;		// Index High byte
 800381e:	2307      	movs	r3, #7
 8003820:	737b      	strb	r3, [r7, #13]



	HAL_UART_Transmit(&huart7, byte_stream_write, 14, 10);
 8003822:	4639      	mov	r1, r7
 8003824:	230a      	movs	r3, #10
 8003826:	220e      	movs	r2, #14
 8003828:	4803      	ldr	r0, [pc, #12]	; (8003838 <enableMotor+0xa4>)
 800382a:	f007 f81b 	bl	800a864 <HAL_UART_Transmit>

}
 800382e:	bf00      	nop
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	200088e4 	.word	0x200088e4

0800383c <MoveToPosition>:

void MoveToPosition(){
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
	/* Read Command */
	uint8_t byte_stream_write[14] = { 0 };
 8003842:	463b      	mov	r3, r7
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]
 8003848:	605a      	str	r2, [r3, #4]
 800384a:	609a      	str	r2, [r3, #8]
 800384c:	819a      	strh	r2, [r3, #12]

	byte_stream_write[0] = 0x90;		// DLE
 800384e:	2390      	movs	r3, #144	; 0x90
 8003850:	703b      	strb	r3, [r7, #0]
	byte_stream_write[1] = 0x02;		// STX
 8003852:	2302      	movs	r3, #2
 8003854:	707b      	strb	r3, [r7, #1]
	byte_stream_write[2] = 0x68;		// Read Object
 8003856:	2368      	movs	r3, #104	; 0x68
 8003858:	70bb      	strb	r3, [r7, #2]
	byte_stream_write[3] = 0x04;		// Length of stuff sent
 800385a:	2304      	movs	r3, #4
 800385c:	70fb      	strb	r3, [r7, #3]
	byte_stream_write[4] = 0x01;		// Node ID
 800385e:	2301      	movs	r3, #1
 8003860:	713b      	strb	r3, [r7, #4]
	byte_stream_write[5] = 0x7A;		// Index Low Byte
 8003862:	237a      	movs	r3, #122	; 0x7a
 8003864:	717b      	strb	r3, [r7, #5]
	byte_stream_write[6] = 0x60;		// Index High byte
 8003866:	2360      	movs	r3, #96	; 0x60
 8003868:	71bb      	strb	r3, [r7, #6]
	byte_stream_write[7] = 0x00;		// Subindex of object
 800386a:	2300      	movs	r3, #0
 800386c:	71fb      	strb	r3, [r7, #7]
	byte_stream_write[8] = 0xE8;		// Length of stuff sent
 800386e:	23e8      	movs	r3, #232	; 0xe8
 8003870:	723b      	strb	r3, [r7, #8]
	byte_stream_write[9] = 0x03;		// Node ID
 8003872:	2303      	movs	r3, #3
 8003874:	727b      	strb	r3, [r7, #9]
	byte_stream_write[10] = 0x00;		// Index Low Byte
 8003876:	2300      	movs	r3, #0
 8003878:	72bb      	strb	r3, [r7, #10]
	byte_stream_write[11] = 0x00;		// Index High byte
 800387a:	2300      	movs	r3, #0
 800387c:	72fb      	strb	r3, [r7, #11]
	byte_stream_write[12] = 0x6E;		// Subindex of object
 800387e:	236e      	movs	r3, #110	; 0x6e
 8003880:	733b      	strb	r3, [r7, #12]
	byte_stream_write[13] = 0x6E;		// Index High byte
 8003882:	236e      	movs	r3, #110	; 0x6e
 8003884:	737b      	strb	r3, [r7, #13]

	HAL_UART_Transmit(&huart7, byte_stream_write, 14, 10);
 8003886:	4639      	mov	r1, r7
 8003888:	230a      	movs	r3, #10
 800388a:	220e      	movs	r2, #14
 800388c:	4825      	ldr	r0, [pc, #148]	; (8003924 <MoveToPosition+0xe8>)
 800388e:	f006 ffe9 	bl	800a864 <HAL_UART_Transmit>

	byte_stream_write[0] = 0x90;		// DLE
 8003892:	2390      	movs	r3, #144	; 0x90
 8003894:	703b      	strb	r3, [r7, #0]
	byte_stream_write[1] = 0x02;		// STX
 8003896:	2302      	movs	r3, #2
 8003898:	707b      	strb	r3, [r7, #1]
	byte_stream_write[2] = 0x68;		// Read Object
 800389a:	2368      	movs	r3, #104	; 0x68
 800389c:	70bb      	strb	r3, [r7, #2]
	byte_stream_write[3] = 0x04;		// Length of stuff sent
 800389e:	2304      	movs	r3, #4
 80038a0:	70fb      	strb	r3, [r7, #3]
	byte_stream_write[4] = 0x01;		// Node ID
 80038a2:	2301      	movs	r3, #1
 80038a4:	713b      	strb	r3, [r7, #4]
	byte_stream_write[5] = 0x40;		// Index Low Byte
 80038a6:	2340      	movs	r3, #64	; 0x40
 80038a8:	717b      	strb	r3, [r7, #5]
	byte_stream_write[6] = 0x60;		// Index High byte
 80038aa:	2360      	movs	r3, #96	; 0x60
 80038ac:	71bb      	strb	r3, [r7, #6]
	byte_stream_write[7] = 0x00;		// Subindex of object
 80038ae:	2300      	movs	r3, #0
 80038b0:	71fb      	strb	r3, [r7, #7]
	byte_stream_write[8] = 0x7F;		// Length of stuff sent
 80038b2:	237f      	movs	r3, #127	; 0x7f
 80038b4:	723b      	strb	r3, [r7, #8]
	byte_stream_write[9] = 0x00;		// Node ID
 80038b6:	2300      	movs	r3, #0
 80038b8:	727b      	strb	r3, [r7, #9]
	byte_stream_write[10] = 0x00;		// Index Low Byte
 80038ba:	2300      	movs	r3, #0
 80038bc:	72bb      	strb	r3, [r7, #10]
	byte_stream_write[11] = 0x00;		// Index High byte
 80038be:	2300      	movs	r3, #0
 80038c0:	72fb      	strb	r3, [r7, #11]
	byte_stream_write[12] = 0xBB;		// Subindex of object
 80038c2:	23bb      	movs	r3, #187	; 0xbb
 80038c4:	733b      	strb	r3, [r7, #12]
	byte_stream_write[13] = 0xDF;		// Index High byte
 80038c6:	23df      	movs	r3, #223	; 0xdf
 80038c8:	737b      	strb	r3, [r7, #13]

	HAL_UART_Transmit(&huart7, byte_stream_write, 14, 10);
 80038ca:	4639      	mov	r1, r7
 80038cc:	230a      	movs	r3, #10
 80038ce:	220e      	movs	r2, #14
 80038d0:	4814      	ldr	r0, [pc, #80]	; (8003924 <MoveToPosition+0xe8>)
 80038d2:	f006 ffc7 	bl	800a864 <HAL_UART_Transmit>

	byte_stream_write[0] = 0x90;		// DLE
 80038d6:	2390      	movs	r3, #144	; 0x90
 80038d8:	703b      	strb	r3, [r7, #0]
	byte_stream_write[1] = 0x02;		// STX
 80038da:	2302      	movs	r3, #2
 80038dc:	707b      	strb	r3, [r7, #1]
	byte_stream_write[2] = 0x68;		// Read Object
 80038de:	2368      	movs	r3, #104	; 0x68
 80038e0:	70bb      	strb	r3, [r7, #2]
	byte_stream_write[3] = 0x04;		// Length of stuff sent
 80038e2:	2304      	movs	r3, #4
 80038e4:	70fb      	strb	r3, [r7, #3]
	byte_stream_write[4] = 0x01;		// Node ID
 80038e6:	2301      	movs	r3, #1
 80038e8:	713b      	strb	r3, [r7, #4]
	byte_stream_write[5] = 0x40;		// Index Low Byte
 80038ea:	2340      	movs	r3, #64	; 0x40
 80038ec:	717b      	strb	r3, [r7, #5]
	byte_stream_write[6] = 0x60;		// Index High byte
 80038ee:	2360      	movs	r3, #96	; 0x60
 80038f0:	71bb      	strb	r3, [r7, #6]
	byte_stream_write[7] = 0x00;		// Subindex of object
 80038f2:	2300      	movs	r3, #0
 80038f4:	71fb      	strb	r3, [r7, #7]
	byte_stream_write[8] = 0x0F;		// Length of stuff sent
 80038f6:	230f      	movs	r3, #15
 80038f8:	723b      	strb	r3, [r7, #8]
	byte_stream_write[9] = 0x00;		// Node ID
 80038fa:	2300      	movs	r3, #0
 80038fc:	727b      	strb	r3, [r7, #9]
	byte_stream_write[10] = 0x00;		// Index Low Byte
 80038fe:	2300      	movs	r3, #0
 8003900:	72bb      	strb	r3, [r7, #10]
	byte_stream_write[11] = 0x00;		// Index High byte
 8003902:	2300      	movs	r3, #0
 8003904:	72fb      	strb	r3, [r7, #11]
	byte_stream_write[12] = 0xB3;		// Subindex of object
 8003906:	23b3      	movs	r3, #179	; 0xb3
 8003908:	733b      	strb	r3, [r7, #12]
	byte_stream_write[13] = 0x07;		// Index High byte
 800390a:	2307      	movs	r3, #7
 800390c:	737b      	strb	r3, [r7, #13]

	HAL_UART_Transmit(&huart7, byte_stream_write, 14, 10);
 800390e:	4639      	mov	r1, r7
 8003910:	230a      	movs	r3, #10
 8003912:	220e      	movs	r2, #14
 8003914:	4803      	ldr	r0, [pc, #12]	; (8003924 <MoveToPosition+0xe8>)
 8003916:	f006 ffa5 	bl	800a864 <HAL_UART_Transmit>
}
 800391a:	bf00      	nop
 800391c:	3710      	adds	r7, #16
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	bf00      	nop
 8003924:	200088e4 	.word	0x200088e4

08003928 <vTaskSdCard>:
		break;
	}
	return 20;
}

void vTaskSdCard(void *argument) {
 8003928:	b5b0      	push	{r4, r5, r7, lr}
 800392a:	b0cc      	sub	sp, #304	; 0x130
 800392c:	af00      	add	r7, sp, #0
 800392e:	1d3b      	adds	r3, r7, #4
 8003930:	6018      	str	r0, [r3, #0]
	FRESULT res;
	char EULER_LOG_FILE_NAME[13] = "";
 8003932:	2300      	movs	r3, #0
 8003934:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8003938:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800393c:	2200      	movs	r2, #0
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	605a      	str	r2, [r3, #4]
 8003942:	721a      	strb	r2, [r3, #8]
	UsbPrint("[STORAGE TASK] Starting SD Card Task..\n");
 8003944:	48c3      	ldr	r0, [pc, #780]	; (8003c54 <vTaskSdCard+0x32c>)
 8003946:	f7ff fb5b 	bl	8003000 <UsbPrint>

	resetSDCard: UsbPrint("[STORAGE TASK] Mounting SD card\n");
 800394a:	48c3      	ldr	r0, [pc, #780]	; (8003c58 <vTaskSdCard+0x330>)
 800394c:	f7ff fb58 	bl	8003000 <UsbPrint>
	do {
		res = f_mount(&EULER_FatFS, "", 1);
 8003950:	2201      	movs	r2, #1
 8003952:	49c2      	ldr	r1, [pc, #776]	; (8003c5c <vTaskSdCard+0x334>)
 8003954:	48c2      	ldr	r0, [pc, #776]	; (8003c60 <vTaskSdCard+0x338>)
 8003956:	f00d fb6f 	bl	8011038 <f_mount>
 800395a:	4603      	mov	r3, r0
 800395c:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		if (res != FR_OK) {
 8003960:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003964:	2b00      	cmp	r3, #0
 8003966:	d00b      	beq.n	8003980 <vTaskSdCard+0x58>
			UsbPrint("[STORAGE TASK] Failed mounting SD card: %d\n", res);
 8003968:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800396c:	4619      	mov	r1, r3
 800396e:	48bd      	ldr	r0, [pc, #756]	; (8003c64 <vTaskSdCard+0x33c>)
 8003970:	f7ff fb46 	bl	8003000 <UsbPrint>
			// force sd card to be reinitialized
			disk.is_initialized[0] = 0;
 8003974:	4bbc      	ldr	r3, [pc, #752]	; (8003c68 <vTaskSdCard+0x340>)
 8003976:	2200      	movs	r2, #0
 8003978:	701a      	strb	r2, [r3, #0]
			osDelay(100);
 800397a:	2064      	movs	r0, #100	; 0x64
 800397c:	f00e fd40 	bl	8012400 <osDelay>
		}
	} while (res != FR_OK);
 8003980:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003984:	2b00      	cmp	r3, #0
 8003986:	d1e3      	bne.n	8003950 <vTaskSdCard+0x28>

	if (!EULER_LOG_FILE_NAME[0]) {
 8003988:	f897 3110 	ldrb.w	r3, [r7, #272]	; 0x110
 800398c:	2b00      	cmp	r3, #0
 800398e:	f040 80a9 	bne.w	8003ae4 <vTaskSdCard+0x1bc>
		UsbPrint("[STORAGE TASK] Creating file name\n");
 8003992:	48b6      	ldr	r0, [pc, #728]	; (8003c6c <vTaskSdCard+0x344>)
 8003994:	f7ff fb34 	bl	8003000 <UsbPrint>

		unsigned int file_number = 1;
 8003998:	2301      	movs	r3, #1
 800399a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

		DIR dj;
		FILINFO fno;
		res = f_findfirst(&dj, &fno, "", "LOG_???.CSV");
 800399e:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80039a2:	f107 0008 	add.w	r0, r7, #8
 80039a6:	4bb2      	ldr	r3, [pc, #712]	; (8003c70 <vTaskSdCard+0x348>)
 80039a8:	4aac      	ldr	r2, [pc, #688]	; (8003c5c <vTaskSdCard+0x334>)
 80039aa:	f00e fafd 	bl	8011fa8 <f_findfirst>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		while (res == FR_OK && fno.fname[0]) {
 80039b4:	e02b      	b.n	8003a0e <vTaskSdCard+0xe6>
			unsigned int current_file_number = (fno.fname[4] - '0') * 100
 80039b6:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80039ba:	3b30      	subs	r3, #48	; 0x30
 80039bc:	2264      	movs	r2, #100	; 0x64
 80039be:	fb02 f103 	mul.w	r1, r2, r3
					+ (fno.fname[5] - '0') * 10 + (fno.fname[6] - '0');
 80039c2:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80039c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80039ca:	4613      	mov	r3, r2
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	4413      	add	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	18ca      	adds	r2, r1, r3
 80039d4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80039d8:	3b30      	subs	r3, #48	; 0x30
 80039da:	4413      	add	r3, r2
			unsigned int current_file_number = (fno.fname[4] - '0') * 100
 80039dc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
			if (current_file_number + 1 > file_number) {
 80039e0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80039e4:	3301      	adds	r3, #1
 80039e6:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80039ea:	429a      	cmp	r2, r3
 80039ec:	d204      	bcs.n	80039f8 <vTaskSdCard+0xd0>
				file_number = current_file_number + 1;
 80039ee:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80039f2:	3301      	adds	r3, #1
 80039f4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
			}
			res = f_findnext(&dj, &fno);
 80039f8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80039fc:	f107 0308 	add.w	r3, r7, #8
 8003a00:	4611      	mov	r1, r2
 8003a02:	4618      	mov	r0, r3
 8003a04:	f00e faa8 	bl	8011f58 <f_findnext>
 8003a08:	4603      	mov	r3, r0
 8003a0a:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		while (res == FR_OK && fno.fname[0]) {
 8003a0e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d103      	bne.n	8003a1e <vTaskSdCard+0xf6>
 8003a16:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d1cb      	bne.n	80039b6 <vTaskSdCard+0x8e>
		}
		if (res != FR_OK) {
 8003a1e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d006      	beq.n	8003a34 <vTaskSdCard+0x10c>
			UsbPrint("[STORAGE TASK] Failed finding first or next file: %d\n",
 8003a26:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4891      	ldr	r0, [pc, #580]	; (8003c74 <vTaskSdCard+0x34c>)
 8003a2e:	f7ff fae7 	bl	8003000 <UsbPrint>
					res);
			goto resetSDCard;
 8003a32:	e78a      	b.n	800394a <vTaskSdCard+0x22>
		}

		strcpy(EULER_LOG_FILE_NAME, "LOG_000.CSV");
 8003a34:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003a38:	4a8f      	ldr	r2, [pc, #572]	; (8003c78 <vTaskSdCard+0x350>)
 8003a3a:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		EULER_LOG_FILE_NAME[6] = '0' + file_number % 10;
 8003a40:	f8d7 1128 	ldr.w	r1, [r7, #296]	; 0x128
 8003a44:	4b8d      	ldr	r3, [pc, #564]	; (8003c7c <vTaskSdCard+0x354>)
 8003a46:	fba3 2301 	umull	r2, r3, r3, r1
 8003a4a:	08da      	lsrs	r2, r3, #3
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	009b      	lsls	r3, r3, #2
 8003a50:	4413      	add	r3, r2
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	1aca      	subs	r2, r1, r3
 8003a56:	b2d3      	uxtb	r3, r2
 8003a58:	3330      	adds	r3, #48	; 0x30
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
		EULER_LOG_FILE_NAME[5] = '0' + (file_number / 10) % 10;
 8003a60:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003a64:	4a85      	ldr	r2, [pc, #532]	; (8003c7c <vTaskSdCard+0x354>)
 8003a66:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6a:	08d9      	lsrs	r1, r3, #3
 8003a6c:	4b83      	ldr	r3, [pc, #524]	; (8003c7c <vTaskSdCard+0x354>)
 8003a6e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a72:	08da      	lsrs	r2, r3, #3
 8003a74:	4613      	mov	r3, r2
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	4413      	add	r3, r2
 8003a7a:	005b      	lsls	r3, r3, #1
 8003a7c:	1aca      	subs	r2, r1, r3
 8003a7e:	b2d3      	uxtb	r3, r2
 8003a80:	3330      	adds	r3, #48	; 0x30
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	f887 3115 	strb.w	r3, [r7, #277]	; 0x115
		EULER_LOG_FILE_NAME[4] = '0' + (file_number / 100) % 10;
 8003a88:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003a8c:	4a7c      	ldr	r2, [pc, #496]	; (8003c80 <vTaskSdCard+0x358>)
 8003a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a92:	0959      	lsrs	r1, r3, #5
 8003a94:	4b79      	ldr	r3, [pc, #484]	; (8003c7c <vTaskSdCard+0x354>)
 8003a96:	fba3 2301 	umull	r2, r3, r3, r1
 8003a9a:	08da      	lsrs	r2, r3, #3
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	009b      	lsls	r3, r3, #2
 8003aa0:	4413      	add	r3, r2
 8003aa2:	005b      	lsls	r3, r3, #1
 8003aa4:	1aca      	subs	r2, r1, r3
 8003aa6:	b2d3      	uxtb	r3, r2
 8003aa8:	3330      	adds	r3, #48	; 0x30
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	f887 3114 	strb.w	r3, [r7, #276]	; 0x114

		UsbPrint("[STORAGE TASK] Using file name: %s\n", EULER_LOG_FILE_NAME);
 8003ab0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	4873      	ldr	r0, [pc, #460]	; (8003c84 <vTaskSdCard+0x35c>)
 8003ab8:	f7ff faa2 	bl	8003000 <UsbPrint>

		res = f_closedir(&dj);
 8003abc:	f107 0308 	add.w	r3, r7, #8
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f00e f9db 	bl	8011e7c <f_closedir>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
		if (res != FR_OK) {
 8003acc:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d007      	beq.n	8003ae4 <vTaskSdCard+0x1bc>
			UsbPrint("[STORAGE TASK] Failed closing directory: %d\n", res);
 8003ad4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003ad8:	4619      	mov	r1, r3
 8003ada:	486b      	ldr	r0, [pc, #428]	; (8003c88 <vTaskSdCard+0x360>)
 8003adc:	f7ff fa90 	bl	8003000 <UsbPrint>
			goto resetSDCard;
 8003ae0:	bf00      	nop
 8003ae2:	e732      	b.n	800394a <vTaskSdCard+0x22>
		}
	}

	UsbPrint("[STORAGE TASK] Opening log file\n");
 8003ae4:	4869      	ldr	r0, [pc, #420]	; (8003c8c <vTaskSdCard+0x364>)
 8003ae6:	f7ff fa8b 	bl	8003000 <UsbPrint>
	res = f_open(&EULER_LOG_FILE, EULER_LOG_FILE_NAME,
 8003aea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003aee:	2212      	movs	r2, #18
 8003af0:	4619      	mov	r1, r3
 8003af2:	4867      	ldr	r0, [pc, #412]	; (8003c90 <vTaskSdCard+0x368>)
 8003af4:	f00d fb04 	bl	8011100 <f_open>
 8003af8:	4603      	mov	r3, r0
 8003afa:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	FA_OPEN_ALWAYS | FA_WRITE);
	if (res != FR_OK) {
 8003afe:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d006      	beq.n	8003b14 <vTaskSdCard+0x1ec>
		UsbPrint("[STORAGE TASK] Failed opening log file: %d\n", res);
 8003b06:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	4861      	ldr	r0, [pc, #388]	; (8003c94 <vTaskSdCard+0x36c>)
 8003b0e:	f7ff fa77 	bl	8003000 <UsbPrint>
		goto resetSDCard;
 8003b12:	e71a      	b.n	800394a <vTaskSdCard+0x22>
	}

	UsbPrint("[STORAGE TASK] Going to end of file\n");
 8003b14:	4860      	ldr	r0, [pc, #384]	; (8003c98 <vTaskSdCard+0x370>)
 8003b16:	f7ff fa73 	bl	8003000 <UsbPrint>
	res = f_lseek(&EULER_LOG_FILE, f_size(&EULER_LOG_FILE));
 8003b1a:	4b5d      	ldr	r3, [pc, #372]	; (8003c90 <vTaskSdCard+0x368>)
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	4619      	mov	r1, r3
 8003b20:	485b      	ldr	r0, [pc, #364]	; (8003c90 <vTaskSdCard+0x368>)
 8003b22:	f00d fedf 	bl	80118e4 <f_lseek>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
	if (res != FR_OK) {
 8003b2c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d006      	beq.n	8003b42 <vTaskSdCard+0x21a>
		UsbPrint("[STORAGE TASK] Failed going to end of file: %d\n", res);
 8003b34:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003b38:	4619      	mov	r1, r3
 8003b3a:	4858      	ldr	r0, [pc, #352]	; (8003c9c <vTaskSdCard+0x374>)
 8003b3c:	f7ff fa60 	bl	8003000 <UsbPrint>
		goto resetSDCard;
 8003b40:	e703      	b.n	800394a <vTaskSdCard+0x22>
	}

	volatile int32_t msgCounter = 0;
 8003b42:	2300      	movs	r3, #0
 8003b44:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	char log_header[32] = "Timestamp;Log Entry Type;Data\n";
 8003b48:	4b55      	ldr	r3, [pc, #340]	; (8003ca0 <vTaskSdCard+0x378>)
 8003b4a:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 8003b4e:	461d      	mov	r5, r3
 8003b50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b54:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003b58:	c407      	stmia	r4!, {r0, r1, r2}
 8003b5a:	8023      	strh	r3, [r4, #0]
 8003b5c:	3402      	adds	r4, #2
 8003b5e:	0c1b      	lsrs	r3, r3, #16
 8003b60:	7023      	strb	r3, [r4, #0]
 8003b62:	2300      	movs	r3, #0
 8003b64:	f887 310b 	strb.w	r3, [r7, #267]	; 0x10b
	uint32_t num_bytes = 0;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
	res = f_write(&EULER_LOG_FILE, log_header, strlen(log_header),
 8003b6e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7fc fb4c 	bl	8000210 <strlen>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8003b7e:	4b49      	ldr	r3, [pc, #292]	; (8003ca4 <vTaskSdCard+0x37c>)
 8003b80:	4843      	ldr	r0, [pc, #268]	; (8003c90 <vTaskSdCard+0x368>)
 8003b82:	f00d fc82 	bl	801148a <f_write>
 8003b86:	4603      	mov	r3, r0
 8003b88:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
			&EULER_bytesSD);
	if (res != FR_OK) {
 8003b8c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d006      	beq.n	8003ba2 <vTaskSdCard+0x27a>
		UsbPrint("[STORAGE TASK] Failed writing to file: %d\n", res);
 8003b94:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4843      	ldr	r0, [pc, #268]	; (8003ca8 <vTaskSdCard+0x380>)
 8003b9c:	f7ff fa30 	bl	8003000 <UsbPrint>
		goto resetSDCard;
 8003ba0:	e6d3      	b.n	800394a <vTaskSdCard+0x22>
	}
	log_entry_t log_entry = { 0 };
 8003ba2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003ba6:	2296      	movs	r2, #150	; 0x96
 8003ba8:	2100      	movs	r1, #0
 8003baa:	4618      	mov	r0, r3
 8003bac:	f013 f88d 	bl	8016cca <memset>
	for (;;) {
		if (osMessageQueueGet(log_queue, &log_entry, NULL,
 8003bb0:	4b3e      	ldr	r3, [pc, #248]	; (8003cac <vTaskSdCard+0x384>)
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8003bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	f00f f891 	bl	8012ce4 <osMessageQueueGet>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1f3      	bne.n	8003bb0 <vTaskSdCard+0x288>
		osWaitForever) == osOK) {
			num_bytes = strlen(log_entry.str);
 8003bc8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f7fc fb1f 	bl	8000210 <strlen>
 8003bd2:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
			if (num_bytes > 0) {
 8003bd6:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d015      	beq.n	8003c0a <vTaskSdCard+0x2e2>
				res = f_write(&EULER_LOG_FILE, log_entry.str, num_bytes,
 8003bde:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8003be2:	4b30      	ldr	r3, [pc, #192]	; (8003ca4 <vTaskSdCard+0x37c>)
 8003be4:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 8003be8:	4829      	ldr	r0, [pc, #164]	; (8003c90 <vTaskSdCard+0x368>)
 8003bea:	f00d fc4e 	bl	801148a <f_write>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
						&EULER_bytesSD);
				if (res != FR_OK) {
 8003bf4:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d006      	beq.n	8003c0a <vTaskSdCard+0x2e2>
					UsbPrint("[STORAGE TASK] Failed writing to file: %d\n",
 8003bfc:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003c00:	4619      	mov	r1, r3
 8003c02:	4829      	ldr	r0, [pc, #164]	; (8003ca8 <vTaskSdCard+0x380>)
 8003c04:	f7ff f9fc 	bl	8003000 <UsbPrint>
							res);
					goto resetSDCard;
 8003c08:	e69f      	b.n	800394a <vTaskSdCard+0x22>
				}
			}

			msgCounter++;
 8003c0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

			if (msgCounter >= SYNC_AFTER_COUNT) {
 8003c14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c18:	2b7f      	cmp	r3, #127	; 0x7f
 8003c1a:	ddc9      	ble.n	8003bb0 <vTaskSdCard+0x288>
				msgCounter = 0;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

				UsbPrint("[STORAGE TASK] Syncing file..\n");
 8003c22:	4823      	ldr	r0, [pc, #140]	; (8003cb0 <vTaskSdCard+0x388>)
 8003c24:	f7ff f9ec 	bl	8003000 <UsbPrint>
				HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8003c28:	2108      	movs	r1, #8
 8003c2a:	4822      	ldr	r0, [pc, #136]	; (8003cb4 <vTaskSdCard+0x38c>)
 8003c2c:	f001 ffc1 	bl	8005bb2 <HAL_GPIO_TogglePin>
				res = f_sync(&EULER_LOG_FILE);
 8003c30:	4817      	ldr	r0, [pc, #92]	; (8003c90 <vTaskSdCard+0x368>)
 8003c32:	f00d fdce 	bl	80117d2 <f_sync>
 8003c36:	4603      	mov	r3, r0
 8003c38:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f
				if (res != FR_OK) {
 8003c3c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d0b5      	beq.n	8003bb0 <vTaskSdCard+0x288>
					UsbPrint("[STORAGE TASK] Failed syncing file: %d\n", res);
 8003c44:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8003c48:	4619      	mov	r1, r3
 8003c4a:	481b      	ldr	r0, [pc, #108]	; (8003cb8 <vTaskSdCard+0x390>)
 8003c4c:	f7ff f9d8 	bl	8003000 <UsbPrint>
					goto resetSDCard;
 8003c50:	e67b      	b.n	800394a <vTaskSdCard+0x22>
 8003c52:	bf00      	nop
 8003c54:	08019aac 	.word	0x08019aac
 8003c58:	08019ad4 	.word	0x08019ad4
 8003c5c:	08019af8 	.word	0x08019af8
 8003c60:	2001503c 	.word	0x2001503c
 8003c64:	08019afc 	.word	0x08019afc
 8003c68:	2000035c 	.word	0x2000035c
 8003c6c:	08019b28 	.word	0x08019b28
 8003c70:	08019b4c 	.word	0x08019b4c
 8003c74:	08019b58 	.word	0x08019b58
 8003c78:	08019b90 	.word	0x08019b90
 8003c7c:	cccccccd 	.word	0xcccccccd
 8003c80:	51eb851f 	.word	0x51eb851f
 8003c84:	08019b9c 	.word	0x08019b9c
 8003c88:	08019bc0 	.word	0x08019bc0
 8003c8c:	08019bf0 	.word	0x08019bf0
 8003c90:	20014e0c 	.word	0x20014e0c
 8003c94:	08019c14 	.word	0x08019c14
 8003c98:	08019c40 	.word	0x08019c40
 8003c9c:	08019c68 	.word	0x08019c68
 8003ca0:	08019d0c 	.word	0x08019d0c
 8003ca4:	20015270 	.word	0x20015270
 8003ca8:	08019c98 	.word	0x08019c98
 8003cac:	20010ca8 	.word	0x20010ca8
 8003cb0:	08019cc4 	.word	0x08019cc4
 8003cb4:	40020800 	.word	0x40020800
 8003cb8:	08019ce4 	.word	0x08019ce4

08003cbc <vTaskSensRead>:
 *      Author: Jonas
 */

#include "tasks/task_sens_read.h"

void vTaskSensRead(void *argument) {
 8003cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cbe:	b08b      	sub	sp, #44	; 0x2c
 8003cc0:	af04      	add	r7, sp, #16
 8003cc2:	6078      	str	r0, [r7, #4]

	/* For periodic update */
	uint32_t tick_count, tick_update;

	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8003cc4:	f00e fac4 	bl	8012250 <osKernelGetTickCount>
 8003cc8:	6178      	str	r0, [r7, #20]
	tick_update = osKernelGetTickFreq() / SENSOR_READ_FREQUENCY;
 8003cca:	f00e fae9 	bl	80122a0 <osKernelGetTickFreq>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	4b50      	ldr	r3, [pc, #320]	; (8003e14 <vTaskSensRead+0x158>)
 8003cd2:	fba3 2302 	umull	r2, r3, r3, r2
 8003cd6:	099b      	lsrs	r3, r3, #6
 8003cd8:	613b      	str	r3, [r7, #16]
	uint8_t checksum = 0;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	73fb      	strb	r3, [r7, #15]
	//HAL_SPI_Receive_IT(&hspi3, (uint8_t*) &sb3_data, sizeof(sb3_data));

	for (;;) {
		tick_count += tick_update;
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	617b      	str	r3, [r7, #20]


		if (HAL_SPI_Receive_IT(&hspi3, (uint8_t*) &sb3_data, sizeof(sb3_data)) == HAL_OK){
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	494b      	ldr	r1, [pc, #300]	; (8003e18 <vTaskSensRead+0x15c>)
 8003cea:	484c      	ldr	r0, [pc, #304]	; (8003e1c <vTaskSensRead+0x160>)
 8003cec:	f005 fd46 	bl	800977c <HAL_SPI_Receive_IT>
			//HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
		}

		if(osMutexAcquire(sb3_mutex, SB_MUTEX_TIMEOUT) == osOK) {
 8003cf0:	4b4b      	ldr	r3, [pc, #300]	; (8003e20 <vTaskSensRead+0x164>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	211e      	movs	r1, #30
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f00e fc8a 	bl	8012610 <osMutexAcquire>
 8003cfc:	4603      	mov	r3, r0
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d113      	bne.n	8003d2a <vTaskSensRead+0x6e>
			sb3_baro = sb3_data.baro;
 8003d02:	4b48      	ldr	r3, [pc, #288]	; (8003e24 <vTaskSensRead+0x168>)
 8003d04:	4a44      	ldr	r2, [pc, #272]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d06:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d08:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb3_imu = sb3_data.imu;
 8003d0c:	4a46      	ldr	r2, [pc, #280]	; (8003e28 <vTaskSensRead+0x16c>)
 8003d0e:	4b42      	ldr	r3, [pc, #264]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d10:	4614      	mov	r4, r2
 8003d12:	330c      	adds	r3, #12
 8003d14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d16:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			checksum = sb3_data.checksum;
 8003d1a:	4b3f      	ldr	r3, [pc, #252]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d1c:	7f1b      	ldrb	r3, [r3, #28]
 8003d1e:	73fb      	strb	r3, [r7, #15]

//			sb3_baro.timestamp = tick_count;
//			sb3_imu.timestamp = tick_count;
			osMutexRelease(sb3_mutex);
 8003d20:	4b3f      	ldr	r3, [pc, #252]	; (8003e20 <vTaskSensRead+0x164>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f00e fcd1 	bl	80126cc <osMutexRelease>
		}

		if(osMutexAcquire(sb2_mutex, SB_MUTEX_TIMEOUT) == osOK) {
 8003d2a:	4b40      	ldr	r3, [pc, #256]	; (8003e2c <vTaskSensRead+0x170>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	211e      	movs	r1, #30
 8003d30:	4618      	mov	r0, r3
 8003d32:	f00e fc6d 	bl	8012610 <osMutexAcquire>
 8003d36:	4603      	mov	r3, r0
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d113      	bne.n	8003d64 <vTaskSensRead+0xa8>
			sb2_baro = sb3_data.baro;
 8003d3c:	4b3c      	ldr	r3, [pc, #240]	; (8003e30 <vTaskSensRead+0x174>)
 8003d3e:	4a36      	ldr	r2, [pc, #216]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d40:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb2_imu = sb3_data.imu;
 8003d46:	4a3b      	ldr	r2, [pc, #236]	; (8003e34 <vTaskSensRead+0x178>)
 8003d48:	4b33      	ldr	r3, [pc, #204]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d4a:	4614      	mov	r4, r2
 8003d4c:	330c      	adds	r3, #12
 8003d4e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			checksum = sb3_data.checksum;
 8003d54:	4b30      	ldr	r3, [pc, #192]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d56:	7f1b      	ldrb	r3, [r3, #28]
 8003d58:	73fb      	strb	r3, [r7, #15]
//			sb2_baro.timestamp = tick_count;
//			sb2_imu.timestamp = tick_count;
			osMutexRelease(sb2_mutex);
 8003d5a:	4b34      	ldr	r3, [pc, #208]	; (8003e2c <vTaskSensRead+0x170>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f00e fcb4 	bl	80126cc <osMutexRelease>
		}

		if(osMutexAcquire(sb1_mutex, SB_MUTEX_TIMEOUT) == osOK) {
 8003d64:	4b34      	ldr	r3, [pc, #208]	; (8003e38 <vTaskSensRead+0x17c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	211e      	movs	r1, #30
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f00e fc50 	bl	8012610 <osMutexAcquire>
 8003d70:	4603      	mov	r3, r0
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d113      	bne.n	8003d9e <vTaskSensRead+0xe2>
			sb1_baro = sb3_data.baro;
 8003d76:	4b31      	ldr	r3, [pc, #196]	; (8003e3c <vTaskSensRead+0x180>)
 8003d78:	4a27      	ldr	r2, [pc, #156]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d7a:	ca07      	ldmia	r2, {r0, r1, r2}
 8003d7c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			sb1_imu = sb3_data.imu;
 8003d80:	4a2f      	ldr	r2, [pc, #188]	; (8003e40 <vTaskSensRead+0x184>)
 8003d82:	4b25      	ldr	r3, [pc, #148]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d84:	4614      	mov	r4, r2
 8003d86:	330c      	adds	r3, #12
 8003d88:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003d8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			checksum = sb3_data.checksum;
 8003d8e:	4b22      	ldr	r3, [pc, #136]	; (8003e18 <vTaskSensRead+0x15c>)
 8003d90:	7f1b      	ldrb	r3, [r3, #28]
 8003d92:	73fb      	strb	r3, [r7, #15]
//			sb1_baro.timestamp = tick_count;
//			sb1_imu.timestamp = tick_count;
			osMutexRelease(sb1_mutex);
 8003d94:	4b28      	ldr	r3, [pc, #160]	; (8003e38 <vTaskSensRead+0x17c>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f00e fc97 	bl	80126cc <osMutexRelease>
		}

		UsbPrint("[DBG] P: %ld; T: %ld; t: %lu\n", sb3_baro.pressure,
 8003d9e:	4b21      	ldr	r3, [pc, #132]	; (8003e24 <vTaskSensRead+0x168>)
 8003da0:	6819      	ldr	r1, [r3, #0]
 8003da2:	4b20      	ldr	r3, [pc, #128]	; (8003e24 <vTaskSensRead+0x168>)
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	4826      	ldr	r0, [pc, #152]	; (8003e44 <vTaskSensRead+0x188>)
 8003daa:	f7ff f929 	bl	8003000 <UsbPrint>
				sb3_baro.temperature, tick_count);

		UsbPrint(
				"[DBG] Gx: %ld, Gy:%ld, Gz:%ld; Ax: %ld, Ay:%ld, Az:%ld; t: %lu\n",
				sb3_imu.gyro_x, sb3_imu.gyro_y,
 8003dae:	4b1e      	ldr	r3, [pc, #120]	; (8003e28 <vTaskSensRead+0x16c>)
 8003db0:	f9b3 3000 	ldrsh.w	r3, [r3]
		UsbPrint(
 8003db4:	461c      	mov	r4, r3
				sb3_imu.gyro_x, sb3_imu.gyro_y,
 8003db6:	4b1c      	ldr	r3, [pc, #112]	; (8003e28 <vTaskSensRead+0x16c>)
 8003db8:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
		UsbPrint(
 8003dbc:	461d      	mov	r5, r3
				sb3_imu.gyro_z, sb3_imu.acc_x, sb3_imu.acc_y,
 8003dbe:	4b1a      	ldr	r3, [pc, #104]	; (8003e28 <vTaskSensRead+0x16c>)
 8003dc0:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
		UsbPrint(
 8003dc4:	461e      	mov	r6, r3
				sb3_imu.gyro_z, sb3_imu.acc_x, sb3_imu.acc_y,
 8003dc6:	4b18      	ldr	r3, [pc, #96]	; (8003e28 <vTaskSensRead+0x16c>)
 8003dc8:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
		UsbPrint(
 8003dcc:	461a      	mov	r2, r3
				sb3_imu.gyro_z, sb3_imu.acc_x, sb3_imu.acc_y,
 8003dce:	4b16      	ldr	r3, [pc, #88]	; (8003e28 <vTaskSensRead+0x16c>)
 8003dd0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
		UsbPrint(
 8003dd4:	4619      	mov	r1, r3
				sb3_imu.acc_z, tick_count);
 8003dd6:	4b14      	ldr	r3, [pc, #80]	; (8003e28 <vTaskSensRead+0x16c>)
 8003dd8:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
		UsbPrint(
 8003ddc:	4618      	mov	r0, r3
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	9303      	str	r3, [sp, #12]
 8003de2:	9002      	str	r0, [sp, #8]
 8003de4:	9101      	str	r1, [sp, #4]
 8003de6:	9200      	str	r2, [sp, #0]
 8003de8:	4633      	mov	r3, r6
 8003dea:	462a      	mov	r2, r5
 8003dec:	4621      	mov	r1, r4
 8003dee:	4816      	ldr	r0, [pc, #88]	; (8003e48 <vTaskSensRead+0x18c>)
 8003df0:	f7ff f906 	bl	8003000 <UsbPrint>

		logSensor(tick_count, 3, BARO, &sb3_baro);
 8003df4:	4b0b      	ldr	r3, [pc, #44]	; (8003e24 <vTaskSensRead+0x168>)
 8003df6:	2201      	movs	r2, #1
 8003df8:	2103      	movs	r1, #3
 8003dfa:	6978      	ldr	r0, [r7, #20]
 8003dfc:	f7ff f826 	bl	8002e4c <logSensor>
		logSensor(tick_count, 3, IMU, &sb3_imu);
 8003e00:	4b09      	ldr	r3, [pc, #36]	; (8003e28 <vTaskSensRead+0x16c>)
 8003e02:	2202      	movs	r2, #2
 8003e04:	2103      	movs	r1, #3
 8003e06:	6978      	ldr	r0, [r7, #20]
 8003e08:	f7ff f820 	bl	8002e4c <logSensor>

		osDelayUntil(tick_count);
 8003e0c:	6978      	ldr	r0, [r7, #20]
 8003e0e:	f00e fb25 	bl	801245c <osDelayUntil>
		tick_count += tick_update;
 8003e12:	e764      	b.n	8003cde <vTaskSensRead+0x22>
 8003e14:	10624dd3 	.word	0x10624dd3
 8003e18:	200002ac 	.word	0x200002ac
 8003e1c:	2000aa50 	.word	0x2000aa50
 8003e20:	2000ab24 	.word	0x2000ab24
 8003e24:	20000290 	.word	0x20000290
 8003e28:	2000029c 	.word	0x2000029c
 8003e2c:	20014dc8 	.word	0x20014dc8
 8003e30:	20000254 	.word	0x20000254
 8003e34:	20000260 	.word	0x20000260
 8003e38:	2000aac0 	.word	0x2000aac0
 8003e3c:	20000218 	.word	0x20000218
 8003e40:	20000224 	.word	0x20000224
 8003e44:	08019d2c 	.word	0x08019d2c
 8003e48:	08019d4c 	.word	0x08019d4c

08003e4c <HAL_SPI_RxCpltCallback>:
	}
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
	HAL_SPI_Receive_IT(&hspi3, (uint8_t*) &sb3_data, sizeof(sb3_data));
 8003e54:	2220      	movs	r2, #32
 8003e56:	4904      	ldr	r1, [pc, #16]	; (8003e68 <HAL_SPI_RxCpltCallback+0x1c>)
 8003e58:	4804      	ldr	r0, [pc, #16]	; (8003e6c <HAL_SPI_RxCpltCallback+0x20>)
 8003e5a:	f005 fc8f 	bl	800977c <HAL_SPI_Receive_IT>

}
 8003e5e:	bf00      	nop
 8003e60:	3708      	adds	r7, #8
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	200002ac 	.word	0x200002ac
 8003e6c:	2000aa50 	.word	0x2000aa50

08003e70 <vTaskStateEst>:
void sensor_elimination_by_stdev(int32_t n, float measurements[n], bool measurement_active[n]);




void vTaskStateEst(void *argument) {
 8003e70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e72:	f2ad 4d1c 	subw	sp, sp, #1052	; 0x41c
 8003e76:	af0c      	add	r7, sp, #48	; 0x30
 8003e78:	1d3b      	adds	r3, r7, #4
 8003e7a:	6018      	str	r0, [r3, #0]
	uint32_t tick_count, tick_update;


	/* Initialise Variables */
	env environment;
	init_env(&environment);
 8003e7c:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 8003e80:	4618      	mov	r0, r3
 8003e82:	f7fd f859 	bl	8000f38 <init_env>

	flight_phase_detection_t dummy_flight_phase_detection = { 0 };
 8003e86:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	605a      	str	r2, [r3, #4]
 8003e90:	609a      	str	r2, [r3, #8]
	flight_phase_detection_t flight_phase_detection = { 0 };
 8003e92:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]
 8003e9c:	609a      	str	r2, [r3, #8]
	reset_flight_phase_detection(&flight_phase_detection);
 8003e9e:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7ff fc3e 	bl	8003724 <reset_flight_phase_detection>
	reset_flight_phase_detection(&dummy_flight_phase_detection);
 8003ea8:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff fc39 	bl	8003724 <reset_flight_phase_detection>
	state_est_meas_t state_est_meas = { 0 };
 8003eb2:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8003eb6:	2278      	movs	r2, #120	; 0x78
 8003eb8:	2100      	movs	r1, #0
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f012 ff05 	bl	8016cca <memset>
	state_est_meas_t state_est_meas_prior = { 0 };
 8003ec0:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	2378      	movs	r3, #120	; 0x78
 8003ec8:	461a      	mov	r2, r3
 8003eca:	2100      	movs	r1, #0
 8003ecc:	f012 fefd 	bl	8016cca <memset>

	/* Initialise States */
	ekf_state_t ekf_state = { 0 };
 8003ed0:	f107 031c 	add.w	r3, r7, #28
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f44f 732b 	mov.w	r3, #684	; 0x2ac
 8003eda:	461a      	mov	r2, r3
 8003edc:	2100      	movs	r1, #0
 8003ede:	f012 fef4 	bl	8016cca <memset>
	reset_ekf_state(&ekf_state);
 8003ee2:	f107 031c 	add.w	r3, r7, #28
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f000 fa16 	bl	8004318 <reset_ekf_state>

	/* Initialise placeholder variables for sensor reading */
	float Placeholder_measurement[3] = { 0 };
 8003eec:	f107 0310 	add.w	r3, r7, #16
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	6013      	str	r3, [r2, #0]
 8003ef6:	6053      	str	r3, [r2, #4]
 8003ef8:	6093      	str	r3, [r2, #8]
	uint32_t Placeholder_timestamps[2] = { 0 };
 8003efa:	f107 0308 	add.w	r3, r7, #8
 8003efe:	461a      	mov	r2, r3
 8003f00:	2300      	movs	r3, #0
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	6053      	str	r3, [r2, #4]



	/* Infinite loop */
	tick_count = osKernelGetTickCount();
 8003f06:	f00e f9a3 	bl	8012250 <osKernelGetTickCount>
 8003f0a:	f8c7 03e4 	str.w	r0, [r7, #996]	; 0x3e4
	tick_update = osKernelGetTickFreq() / STATE_ESTIMATION_FREQUENCY;
 8003f0e:	f00e f9c7 	bl	80122a0 <osKernelGetTickFreq>
 8003f12:	4602      	mov	r2, r0
 8003f14:	4bc8      	ldr	r3, [pc, #800]	; (8004238 <vTaskStateEst+0x3c8>)
 8003f16:	fba3 2302 	umull	r2, r3, r3, r2
 8003f1a:	095b      	lsrs	r3, r3, #5
 8003f1c:	f8c7 33e0 	str.w	r3, [r7, #992]	; 0x3e0
	for (;;) {
		tick_count += tick_update;
 8003f20:	f8d7 23e4 	ldr.w	r2, [r7, #996]	; 0x3e4
 8003f24:	f8d7 33e0 	ldr.w	r3, [r7, #992]	; 0x3e0
 8003f28:	4413      	add	r3, r2
 8003f2a:	f8c7 33e4 	str.w	r3, [r7, #996]	; 0x3e4

		/* Acquire the Sensor data */
		/* Sensor Board 1 */
		if (osMutexGetOwner(sb1_mutex) == NULL) {
 8003f2e:	4bc3      	ldr	r3, [pc, #780]	; (800423c <vTaskStateEst+0x3cc>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f00e fc1a 	bl	801276c <osMutexGetOwner>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d160      	bne.n	8004000 <vTaskStateEst+0x190>
			Placeholder_measurement[0] = (float) (sb1_data.baro.pressure);
 8003f3e:	4bc0      	ldr	r3, [pc, #768]	; (8004240 <vTaskStateEst+0x3d0>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	ee07 3a90 	vmov	s15, r3
 8003f46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f4a:	f107 0310 	add.w	r3, r7, #16
 8003f4e:	edc3 7a00 	vstr	s15, [r3]
			Placeholder_timestamps[0] = sb1_data.baro.ts;
 8003f52:	4bbb      	ldr	r3, [pc, #748]	; (8004240 <vTaskStateEst+0x3d0>)
 8003f54:	689a      	ldr	r2, [r3, #8]
 8003f56:	f107 0308 	add.w	r3, r7, #8
 8003f5a:	601a      	str	r2, [r3, #0]
			Placeholder_measurement[1] = ((float) (sb1_data.imu.acc_z)) / 1024;
 8003f5c:	4bb8      	ldr	r3, [pc, #736]	; (8004240 <vTaskStateEst+0x3d0>)
 8003f5e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8003f62:	ee07 3a90 	vmov	s15, r3
 8003f66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f6a:	eddf 6ab6 	vldr	s13, [pc, #728]	; 8004244 <vTaskStateEst+0x3d4>
 8003f6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f72:	f107 0310 	add.w	r3, r7, #16
 8003f76:	edc3 7a01 	vstr	s15, [r3, #4]
			Placeholder_timestamps[1] = sb1_data.imu.ts;
 8003f7a:	4bb1      	ldr	r3, [pc, #708]	; (8004240 <vTaskStateEst+0x3d0>)
 8003f7c:	699a      	ldr	r2, [r3, #24]
 8003f7e:	f107 0308 	add.w	r3, r7, #8
 8003f82:	605a      	str	r2, [r3, #4]
			Placeholder_measurement[2] = ((float) (sb1_data.baro.temperature)) / 100;
 8003f84:	4bae      	ldr	r3, [pc, #696]	; (8004240 <vTaskStateEst+0x3d0>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	ee07 3a90 	vmov	s15, r3
 8003f8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003f90:	eddf 6aad 	vldr	s13, [pc, #692]	; 8004248 <vTaskStateEst+0x3d8>
 8003f94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f98:	f107 0310 	add.w	r3, r7, #16
 8003f9c:	edc3 7a02 	vstr	s15, [r3, #8]

			if (osMutexGetOwner(sb1_mutex) == NULL) {
 8003fa0:	4ba6      	ldr	r3, [pc, #664]	; (800423c <vTaskStateEst+0x3cc>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f00e fbe1 	bl	801276c <osMutexGetOwner>
 8003faa:	4603      	mov	r3, r0
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d127      	bne.n	8004000 <vTaskStateEst+0x190>
				state_est_meas.baro_state_est[0].pressure = Placeholder_measurement[0];
 8003fb0:	f107 0310 	add.w	r3, r7, #16
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f8c7 3340 	str.w	r3, [r7, #832]	; 0x340
				state_est_meas.baro_state_est[0].temperature = Placeholder_measurement[2];
 8003fba:	f107 0310 	add.w	r3, r7, #16
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f8c7 3344 	str.w	r3, [r7, #836]	; 0x344
				state_est_meas.baro_state_est[0].ts = Placeholder_timestamps[0];
 8003fc4:	f107 0308 	add.w	r3, r7, #8
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8c7 3348 	str.w	r3, [r7, #840]	; 0x348

				state_est_meas.imu_state_est[0].acc_x = Placeholder_measurement[1] * GRAVITATION;
 8003fce:	f107 0310 	add.w	r3, r7, #16
 8003fd2:	685b      	ldr	r3, [r3, #4]
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f7fc fad7 	bl	8000588 <__aeabi_f2d>
 8003fda:	a395      	add	r3, pc, #596	; (adr r3, 8004230 <vTaskStateEst+0x3c0>)
 8003fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe0:	f7fc fb2a 	bl	8000638 <__aeabi_dmul>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	460c      	mov	r4, r1
 8003fe8:	4618      	mov	r0, r3
 8003fea:	4621      	mov	r1, r4
 8003fec:	f7fc fdd4 	bl	8000b98 <__aeabi_d2f>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f8c7 3370 	str.w	r3, [r7, #880]	; 0x370
				state_est_meas.imu_state_est[0].ts = Placeholder_timestamps[1];
 8003ff6:	f107 0308 	add.w	r3, r7, #8
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f8c7 337c 	str.w	r3, [r7, #892]	; 0x37c
			}
		}

		/* Sensor Board 2 */
		if (osMutexGetOwner(sb1_mutex) == NULL) {
 8004000:	4b8e      	ldr	r3, [pc, #568]	; (800423c <vTaskStateEst+0x3cc>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f00e fbb1 	bl	801276c <osMutexGetOwner>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	d160      	bne.n	80040d2 <vTaskStateEst+0x262>
			Placeholder_measurement[0] = (float) (sb2_data.baro.pressure);
 8004010:	4b8e      	ldr	r3, [pc, #568]	; (800424c <vTaskStateEst+0x3dc>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	ee07 3a90 	vmov	s15, r3
 8004018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800401c:	f107 0310 	add.w	r3, r7, #16
 8004020:	edc3 7a00 	vstr	s15, [r3]
			Placeholder_timestamps[0] = sb2_data.baro.ts;
 8004024:	4b89      	ldr	r3, [pc, #548]	; (800424c <vTaskStateEst+0x3dc>)
 8004026:	689a      	ldr	r2, [r3, #8]
 8004028:	f107 0308 	add.w	r3, r7, #8
 800402c:	601a      	str	r2, [r3, #0]
			Placeholder_measurement[1] = ((float) (sb2_data.imu.acc_z)) / 1024;
 800402e:	4b87      	ldr	r3, [pc, #540]	; (800424c <vTaskStateEst+0x3dc>)
 8004030:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004034:	ee07 3a90 	vmov	s15, r3
 8004038:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800403c:	eddf 6a81 	vldr	s13, [pc, #516]	; 8004244 <vTaskStateEst+0x3d4>
 8004040:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004044:	f107 0310 	add.w	r3, r7, #16
 8004048:	edc3 7a01 	vstr	s15, [r3, #4]
			Placeholder_timestamps[1] = sb2_data.imu.ts;
 800404c:	4b7f      	ldr	r3, [pc, #508]	; (800424c <vTaskStateEst+0x3dc>)
 800404e:	699a      	ldr	r2, [r3, #24]
 8004050:	f107 0308 	add.w	r3, r7, #8
 8004054:	605a      	str	r2, [r3, #4]
			Placeholder_measurement[2] = ((float) (sb2_data.baro.temperature)) / 100;
 8004056:	4b7d      	ldr	r3, [pc, #500]	; (800424c <vTaskStateEst+0x3dc>)
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	ee07 3a90 	vmov	s15, r3
 800405e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004062:	eddf 6a79 	vldr	s13, [pc, #484]	; 8004248 <vTaskStateEst+0x3d8>
 8004066:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800406a:	f107 0310 	add.w	r3, r7, #16
 800406e:	edc3 7a02 	vstr	s15, [r3, #8]

			if (osMutexGetOwner(sb1_mutex) == NULL) {
 8004072:	4b72      	ldr	r3, [pc, #456]	; (800423c <vTaskStateEst+0x3cc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f00e fb78 	bl	801276c <osMutexGetOwner>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d127      	bne.n	80040d2 <vTaskStateEst+0x262>
				state_est_meas.baro_state_est[1].pressure = Placeholder_measurement[0];
 8004082:	f107 0310 	add.w	r3, r7, #16
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f8c7 334c 	str.w	r3, [r7, #844]	; 0x34c
				state_est_meas.baro_state_est[1].temperature = Placeholder_measurement[2];
 800408c:	f107 0310 	add.w	r3, r7, #16
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	f8c7 3350 	str.w	r3, [r7, #848]	; 0x350
				state_est_meas.baro_state_est[1].ts = Placeholder_timestamps[0];
 8004096:	f107 0308 	add.w	r3, r7, #8
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f8c7 3354 	str.w	r3, [r7, #852]	; 0x354

				state_est_meas.imu_state_est[1].acc_x = Placeholder_measurement[1] * GRAVITATION;
 80040a0:	f107 0310 	add.w	r3, r7, #16
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7fc fa6e 	bl	8000588 <__aeabi_f2d>
 80040ac:	a360      	add	r3, pc, #384	; (adr r3, 8004230 <vTaskStateEst+0x3c0>)
 80040ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040b2:	f7fc fac1 	bl	8000638 <__aeabi_dmul>
 80040b6:	4603      	mov	r3, r0
 80040b8:	460c      	mov	r4, r1
 80040ba:	4618      	mov	r0, r3
 80040bc:	4621      	mov	r1, r4
 80040be:	f7fc fd6b 	bl	8000b98 <__aeabi_d2f>
 80040c2:	4603      	mov	r3, r0
 80040c4:	f8c7 338c 	str.w	r3, [r7, #908]	; 0x38c
				state_est_meas.imu_state_est[1].ts = Placeholder_timestamps[1];
 80040c8:	f107 0308 	add.w	r3, r7, #8
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f8c7 3398 	str.w	r3, [r7, #920]	; 0x398
			}
		}

		/* Sensor Board 3 */
		if (osMutexGetOwner(sb1_mutex) == NULL) {
 80040d2:	4b5a      	ldr	r3, [pc, #360]	; (800423c <vTaskStateEst+0x3cc>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	4618      	mov	r0, r3
 80040d8:	f00e fb48 	bl	801276c <osMutexGetOwner>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d160      	bne.n	80041a4 <vTaskStateEst+0x334>
			Placeholder_measurement[0] = (float)(sb3_data.baro.pressure);
 80040e2:	4b5b      	ldr	r3, [pc, #364]	; (8004250 <vTaskStateEst+0x3e0>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	ee07 3a90 	vmov	s15, r3
 80040ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040ee:	f107 0310 	add.w	r3, r7, #16
 80040f2:	edc3 7a00 	vstr	s15, [r3]
			Placeholder_timestamps[0] = sb3_data.baro.ts;
 80040f6:	4b56      	ldr	r3, [pc, #344]	; (8004250 <vTaskStateEst+0x3e0>)
 80040f8:	689a      	ldr	r2, [r3, #8]
 80040fa:	f107 0308 	add.w	r3, r7, #8
 80040fe:	601a      	str	r2, [r3, #0]
			Placeholder_measurement[1] = ((float)(sb3_data.imu.acc_z)) / 1024;
 8004100:	4b53      	ldr	r3, [pc, #332]	; (8004250 <vTaskStateEst+0x3e0>)
 8004102:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004106:	ee07 3a90 	vmov	s15, r3
 800410a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800410e:	eddf 6a4d 	vldr	s13, [pc, #308]	; 8004244 <vTaskStateEst+0x3d4>
 8004112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004116:	f107 0310 	add.w	r3, r7, #16
 800411a:	edc3 7a01 	vstr	s15, [r3, #4]
			Placeholder_timestamps[1] = sb3_data.imu.ts;
 800411e:	4b4c      	ldr	r3, [pc, #304]	; (8004250 <vTaskStateEst+0x3e0>)
 8004120:	699a      	ldr	r2, [r3, #24]
 8004122:	f107 0308 	add.w	r3, r7, #8
 8004126:	605a      	str	r2, [r3, #4]
			Placeholder_measurement[2] = ((float)(sb3_data.baro.temperature)) / 100;
 8004128:	4b49      	ldr	r3, [pc, #292]	; (8004250 <vTaskStateEst+0x3e0>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	ee07 3a90 	vmov	s15, r3
 8004130:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004134:	eddf 6a44 	vldr	s13, [pc, #272]	; 8004248 <vTaskStateEst+0x3d8>
 8004138:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800413c:	f107 0310 	add.w	r3, r7, #16
 8004140:	edc3 7a02 	vstr	s15, [r3, #8]

			if (osMutexGetOwner(sb1_mutex) == NULL) {
 8004144:	4b3d      	ldr	r3, [pc, #244]	; (800423c <vTaskStateEst+0x3cc>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4618      	mov	r0, r3
 800414a:	f00e fb0f 	bl	801276c <osMutexGetOwner>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d127      	bne.n	80041a4 <vTaskStateEst+0x334>
				state_est_meas.baro_state_est[2].pressure = Placeholder_measurement[0];
 8004154:	f107 0310 	add.w	r3, r7, #16
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f8c7 3358 	str.w	r3, [r7, #856]	; 0x358
				state_est_meas.baro_state_est[2].temperature = Placeholder_measurement[2];
 800415e:	f107 0310 	add.w	r3, r7, #16
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f8c7 335c 	str.w	r3, [r7, #860]	; 0x35c
				state_est_meas.baro_state_est[2].ts = Placeholder_timestamps[0];
 8004168:	f107 0308 	add.w	r3, r7, #8
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f8c7 3360 	str.w	r3, [r7, #864]	; 0x360

				state_est_meas.imu_state_est[2].acc_x = Placeholder_measurement[1] * GRAVITATION;
 8004172:	f107 0310 	add.w	r3, r7, #16
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	4618      	mov	r0, r3
 800417a:	f7fc fa05 	bl	8000588 <__aeabi_f2d>
 800417e:	a32c      	add	r3, pc, #176	; (adr r3, 8004230 <vTaskStateEst+0x3c0>)
 8004180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004184:	f7fc fa58 	bl	8000638 <__aeabi_dmul>
 8004188:	4603      	mov	r3, r0
 800418a:	460c      	mov	r4, r1
 800418c:	4618      	mov	r0, r3
 800418e:	4621      	mov	r1, r4
 8004190:	f7fc fd02 	bl	8000b98 <__aeabi_d2f>
 8004194:	4603      	mov	r3, r0
 8004196:	f8c7 33a8 	str.w	r3, [r7, #936]	; 0x3a8
				state_est_meas.imu_state_est[2].ts = Placeholder_timestamps[1];
 800419a:	f107 0308 	add.w	r3, r7, #8
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f8c7 33b4 	str.w	r3, [r7, #948]	; 0x3b4
			}
		}

		/* get new Phase Detection*/
		if(osMutexGetOwner(fsm_mutex) == NULL){
 80041a4:	4b2b      	ldr	r3, [pc, #172]	; (8004254 <vTaskStateEst+0x3e4>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4618      	mov	r0, r3
 80041aa:	f00e fadf 	bl	801276c <osMutexGetOwner>
 80041ae:	4603      	mov	r3, r0
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d114      	bne.n	80041de <vTaskStateEst+0x36e>
			dummy_flight_phase_detection = global_flight_phase_detection;
 80041b4:	4a28      	ldr	r2, [pc, #160]	; (8004258 <vTaskStateEst+0x3e8>)
 80041b6:	f507 7371 	add.w	r3, r7, #964	; 0x3c4
 80041ba:	ca07      	ldmia	r2, {r0, r1, r2}
 80041bc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			if(osMutexGetOwner(fsm_mutex) == NULL){
 80041c0:	4b24      	ldr	r3, [pc, #144]	; (8004254 <vTaskStateEst+0x3e4>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4618      	mov	r0, r3
 80041c6:	f00e fad1 	bl	801276c <osMutexGetOwner>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d106      	bne.n	80041de <vTaskStateEst+0x36e>
				flight_phase_detection = dummy_flight_phase_detection;
 80041d0:	f507 736e 	add.w	r3, r7, #952	; 0x3b8
 80041d4:	f507 7271 	add.w	r2, r7, #964	; 0x3c4
 80041d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80041da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			}
		}

		/* process measurements */
		process_measurements(&ekf_state, &state_est_meas, &state_est_meas_prior, &environment);
 80041de:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 80041e2:	f507 7232 	add.w	r2, r7, #712	; 0x2c8
 80041e6:	f507 7150 	add.w	r1, r7, #832	; 0x340
 80041ea:	f107 001c 	add.w	r0, r7, #28
 80041ee:	f000 fb0f 	bl	8004810 <process_measurements>

		/* select noise models (dependent on detected flight phase and updated temperature in environment) */
		select_noise_models(&ekf_state, &flight_phase_detection, &environment);
 80041f2:	f507 7274 	add.w	r2, r7, #976	; 0x3d0
 80041f6:	f507 716e 	add.w	r1, r7, #952	; 0x3b8
 80041fa:	f107 031c 	add.w	r3, r7, #28
 80041fe:	4618      	mov	r0, r3
 8004200:	f000 fc92 	bl	8004b28 <select_noise_models>

		/* Start Kalman Update */

		/* Prediction Step */
		ekf_prediction(&ekf_state);
 8004204:	f107 031c 	add.w	r3, r7, #28
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f919 	bl	8004440 <ekf_prediction>

		/* update Step */
		if (ekf_state.num_z_active > 0) {
 800420e:	f107 031c 	add.w	r3, r7, #28
 8004212:	f893 31c7 	ldrb.w	r3, [r3, #455]	; 0x1c7
 8004216:	2b00      	cmp	r3, #0
 8004218:	d020      	beq.n	800425c <vTaskStateEst+0x3ec>
			select_ekf_observation_matrices(&ekf_state);
 800421a:	f107 031c 	add.w	r3, r7, #28
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f97e 	bl	8004520 <select_ekf_observation_matrices>
			ekf_update(&ekf_state);
 8004224:	f107 031c 	add.w	r3, r7, #28
 8004228:	4618      	mov	r0, r3
 800422a:	f000 f9b7 	bl	800459c <ekf_update>
 800422e:	e01f      	b.n	8004270 <vTaskStateEst+0x400>
 8004230:	3a92a305 	.word	0x3a92a305
 8004234:	40239d01 	.word	0x40239d01
 8004238:	51eb851f 	.word	0x51eb851f
 800423c:	2000aac0 	.word	0x2000aac0
 8004240:	20000234 	.word	0x20000234
 8004244:	44800000 	.word	0x44800000
 8004248:	42c80000 	.word	0x42c80000
 800424c:	20000270 	.word	0x20000270
 8004250:	200002ac 	.word	0x200002ac
 8004254:	2000887c 	.word	0x2000887c
 8004258:	2000031c 	.word	0x2000031c
		}
		else
		{
			memcpy(ekf_state.x_est, ekf_state.x_priori, sizeof(ekf_state.x_priori));
 800425c:	f107 031c 	add.w	r3, r7, #28
 8004260:	f107 021c 	add.w	r2, r7, #28
 8004264:	33e0      	adds	r3, #224	; 0xe0
 8004266:	f502 7288 	add.w	r2, r2, #272	; 0x110
 800426a:	ca07      	ldmia	r2, {r0, r1, r2}
 800426c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		}

		/* set measurement prior to measurements from completed state estimation step */
		memcpy(&state_est_meas_prior, &state_est_meas, sizeof(state_est_meas));
 8004270:	f507 7332 	add.w	r3, r7, #712	; 0x2c8
 8004274:	4618      	mov	r0, r3
 8004276:	f507 7350 	add.w	r3, r7, #832	; 0x340
 800427a:	2278      	movs	r2, #120	; 0x78
 800427c:	4619      	mov	r1, r3
 800427e:	f012 fd19 	bl	8016cb4 <memcpy>


		/* KALMAN UPDATE FINISHED */
		/* OUTPUT IS x_est */
		if(osMutexAcquire(state_est_mutex, 10) == osOK){
 8004282:	4b21      	ldr	r3, [pc, #132]	; (8004308 <vTaskStateEst+0x498>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	210a      	movs	r1, #10
 8004288:	4618      	mov	r0, r3
 800428a:	f00e f9c1 	bl	8012610 <osMutexAcquire>
 800428e:	4603      	mov	r3, r0
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10a      	bne.n	80042aa <vTaskStateEst+0x43a>
			/* Write into global variable */
			/* TODO: Check correct indexing */
			/* the value is multiplied by 1000 for conversion to int datatype for easy transport
			 * careful in other tasks!
			 */
			update_state_est_data(&state_est_data, &ekf_state);
 8004294:	f107 031c 	add.w	r3, r7, #28
 8004298:	4619      	mov	r1, r3
 800429a:	481c      	ldr	r0, [pc, #112]	; (800430c <vTaskStateEst+0x49c>)
 800429c:	f000 fa6a 	bl	8004774 <update_state_est_data>
			osMutexRelease(state_est_mutex);
 80042a0:	4b19      	ldr	r3, [pc, #100]	; (8004308 <vTaskStateEst+0x498>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4618      	mov	r0, r3
 80042a6:	f00e fa11 	bl	80126cc <osMutexRelease>
		}

		/* Update Environment for FSM */
		if(osMutexAcquire(environment_mutex, 10) == osOK){
 80042aa:	4b19      	ldr	r3, [pc, #100]	; (8004310 <vTaskStateEst+0x4a0>)
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	210a      	movs	r1, #10
 80042b0:	4618      	mov	r0, r3
 80042b2:	f00e f9ad 	bl	8012610 <osMutexAcquire>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d10b      	bne.n	80042d4 <vTaskStateEst+0x464>
			global_env = environment;
 80042bc:	4b15      	ldr	r3, [pc, #84]	; (8004314 <vTaskStateEst+0x4a4>)
 80042be:	461c      	mov	r4, r3
 80042c0:	f507 7374 	add.w	r3, r7, #976	; 0x3d0
 80042c4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80042c6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			osMutexRelease(environment_mutex);
 80042ca:	4b11      	ldr	r3, [pc, #68]	; (8004310 <vTaskStateEst+0x4a0>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4618      	mov	r0, r3
 80042d0:	f00e f9fc 	bl	80126cc <osMutexRelease>
		}

		/* Write to logging system */
		logEstimatorVar(osKernelGetTickCount(), state_est_data);
 80042d4:	f00d ffbc 	bl	8012250 <osKernelGetTickCount>
 80042d8:	4684      	mov	ip, r0
 80042da:	4e0c      	ldr	r6, [pc, #48]	; (800430c <vTaskStateEst+0x49c>)
 80042dc:	466d      	mov	r5, sp
 80042de:	f106 040c 	add.w	r4, r6, #12
 80042e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80042e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80042ea:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80042ee:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80042f2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80042f6:	4660      	mov	r0, ip
 80042f8:	f7fe fe4e 	bl	8002f98 <logEstimatorVar>

		/* TODO: Check if the state estimation can do this for the given frequency */

		osDelayUntil(tick_count);
 80042fc:	f8d7 03e4 	ldr.w	r0, [r7, #996]	; 0x3e4
 8004300:	f00e f8ac 	bl	801245c <osDelayUntil>
		tick_count += tick_update;
 8004304:	e60c      	b.n	8003f20 <vTaskStateEst+0xb0>
 8004306:	bf00      	nop
 8004308:	2000ab28 	.word	0x2000ab28
 800430c:	200002cc 	.word	0x200002cc
 8004310:	200089c4 	.word	0x200089c4
 8004314:	2000030c 	.word	0x2000030c

08004318 <reset_ekf_state>:
	}
}


void reset_ekf_state(ekf_state_t *ekf_state){
 8004318:	b5b0      	push	{r4, r5, r7, lr}
 800431a:	b0b0      	sub	sp, #192	; 0xc0
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
        memcpy(ekf_state->Ad, A_init, sizeof(ekf_state->Ad));
        memcpy(ekf_state->Bd, B_init, sizeof(ekf_state->Bd));
        memcpy(ekf_state->Gd, G_init, sizeof(ekf_state->Gd));
    }
    else if (STATE_ESTIMATION_FREQUENCY == 100) {
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 1.0E-2, 5.0E-5}, {0, 1.0E-0, 1.0E-2}, {0.0, 0.0, 1.0E-0}};
 8004320:	4b44      	ldr	r3, [pc, #272]	; (8004434 <reset_ekf_state+0x11c>)
 8004322:	f107 040c 	add.w	r4, r7, #12
 8004326:	461d      	mov	r5, r3
 8004328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800432a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800432c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800432e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004330:	682b      	ldr	r3, [r5, #0]
 8004332:	6023      	str	r3, [r4, #0]
        float B_init[NUMBER_STATES][NUMBER_INPUTS] = {{5.0E-5}, {1.0E-2}, {0.0}};
 8004334:	4a40      	ldr	r2, [pc, #256]	; (8004438 <reset_ekf_state+0x120>)
 8004336:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800433a:	ca07      	ldmia	r2, {r0, r1, r2}
 800433c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        float G_init[NUMBER_STATES][NUMBER_NOISE] = {{5.0E-5}, {1.0E-2}, {0.0}};
 8004340:	4a3d      	ldr	r2, [pc, #244]	; (8004438 <reset_ekf_state+0x120>)
 8004342:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004346:	ca07      	ldmia	r2, {r0, r1, r2}
 8004348:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        memcpy(ekf_state->Ad, A_init, sizeof(ekf_state->Ad));
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f107 010c 	add.w	r1, r7, #12
 8004352:	2224      	movs	r2, #36	; 0x24
 8004354:	4618      	mov	r0, r3
 8004356:	f012 fcad 	bl	8016cb4 <memcpy>
        memcpy(ekf_state->Bd, B_init, sizeof(ekf_state->Bd));
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	3348      	adds	r3, #72	; 0x48
 800435e:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8004362:	220c      	movs	r2, #12
 8004364:	4618      	mov	r0, r3
 8004366:	f012 fca5 	bl	8016cb4 <memcpy>
        memcpy(ekf_state->Gd, G_init, sizeof(ekf_state->Gd));
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	3354      	adds	r3, #84	; 0x54
 800436e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8004372:	220c      	movs	r2, #12
 8004374:	4618      	mov	r0, r3
 8004376:	f012 fc9d 	bl	8016cb4 <memcpy>
        memset(ekf_state->Ad, 0, sizeof(ekf_state->Ad));
        memset(ekf_state->Bd, 0, sizeof(ekf_state->Bd));
        memset(ekf_state->Gd, 0, sizeof(ekf_state->Gd));
    }

	float x_est_init[NUMBER_STATES] = {0, 0, 0};
 800437a:	f04f 0300 	mov.w	r3, #0
 800437e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004382:	f04f 0300 	mov.w	r3, #0
 8004386:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800438a:	f04f 0300 	mov.w	r3, #0
 800438e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 8004392:	4b2a      	ldr	r3, [pc, #168]	; (800443c <reset_ekf_state+0x124>)
 8004394:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8004398:	461d      	mov	r5, r3
 800439a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800439c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800439e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043a2:	682b      	ldr	r3, [r5, #0]
 80043a4:	6023      	str	r3, [r4, #0]

    memcpy(ekf_state->x_est, x_est_init, sizeof(x_est_init));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	33e0      	adds	r3, #224	; 0xe0
 80043aa:	f107 01b4 	add.w	r1, r7, #180	; 0xb4
 80043ae:	220c      	movs	r2, #12
 80043b0:	4618      	mov	r0, r3
 80043b2:	f012 fc7f 	bl	8016cb4 <memcpy>
    memcpy(ekf_state->P_est, P_est_init, sizeof(P_est_init));
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	33ec      	adds	r3, #236	; 0xec
 80043ba:	f107 0190 	add.w	r1, r7, #144	; 0x90
 80043be:	2224      	movs	r2, #36	; 0x24
 80043c0:	4618      	mov	r0, r3
 80043c2:	f012 fc77 	bl	8016cb4 <memcpy>

    memset(ekf_state->Q, 0, NUMBER_NOISE*NUMBER_NOISE*sizeof(ekf_state->Q[0][0]));
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	33b4      	adds	r3, #180	; 0xb4
 80043ca:	2204      	movs	r2, #4
 80043cc:	2100      	movs	r1, #0
 80043ce:	4618      	mov	r0, r3
 80043d0:	f012 fc7b 	bl	8016cca <memset>
    memset(ekf_state->R, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(ekf_state->R[0][0]));
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	33b8      	adds	r3, #184	; 0xb8
 80043d8:	2224      	movs	r2, #36	; 0x24
 80043da:	2100      	movs	r1, #0
 80043dc:	4618      	mov	r0, r3
 80043de:	f012 fc74 	bl	8016cca <memset>

    memset(ekf_state->z, 0, NUMBER_MEASUREMENTS*sizeof(ekf_state->z[0]));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 80043e8:	220c      	movs	r2, #12
 80043ea:	2100      	movs	r1, #0
 80043ec:	4618      	mov	r0, r3
 80043ee:	f012 fc6c 	bl	8016cca <memset>
    memset(ekf_state->z_active, 0, NUMBER_MEASUREMENTS*sizeof(ekf_state->z_active[0]));
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80043f8:	2203      	movs	r2, #3
 80043fa:	2100      	movs	r1, #0
 80043fc:	4618      	mov	r0, r3
 80043fe:	f012 fc64 	bl	8016cca <memset>
    ekf_state->num_z_active = 0;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7

    transpose(NUMBER_STATES, NUMBER_STATES, ekf_state->Ad, ekf_state->Ad_T);
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3324      	adds	r3, #36	; 0x24
 8004410:	2103      	movs	r1, #3
 8004412:	2003      	movs	r0, #3
 8004414:	f7fd facb 	bl	80019ae <transpose>
    transpose(NUMBER_STATES, NUMBER_NOISE, ekf_state->Gd, ekf_state->Gd_T);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f103 0254 	add.w	r2, r3, #84	; 0x54
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	3360      	adds	r3, #96	; 0x60
 8004422:	2101      	movs	r1, #1
 8004424:	2003      	movs	r0, #3
 8004426:	f7fd fac2 	bl	80019ae <transpose>
}
 800442a:	bf00      	nop
 800442c:	37c0      	adds	r7, #192	; 0xc0
 800442e:	46bd      	mov	sp, r7
 8004430:	bdb0      	pop	{r4, r5, r7, pc}
 8004432:	bf00      	nop
 8004434:	08019d8c 	.word	0x08019d8c
 8004438:	08019db0 	.word	0x08019db0
 800443c:	08019dbc 	.word	0x08019dbc

08004440 <ekf_prediction>:

void ekf_prediction(ekf_state_t *ekf_state){
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af04      	add	r7, sp, #16
 8004446:	6078      	str	r0, [r7, #4]
    /* Prediction Step */
    /* Calculation of x_priori */
    matvecprod(NUMBER_STATES, NUMBER_STATES, ekf_state->Ad, ekf_state->x_est, ekf_state->x_priori, true);
 8004448:	6879      	ldr	r1, [r7, #4]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	f103 00e0 	add.w	r0, r3, #224	; 0xe0
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8004456:	2201      	movs	r2, #1
 8004458:	9201      	str	r2, [sp, #4]
 800445a:	9300      	str	r3, [sp, #0]
 800445c:	4603      	mov	r3, r0
 800445e:	460a      	mov	r2, r1
 8004460:	2103      	movs	r1, #3
 8004462:	2003      	movs	r0, #3
 8004464:	f7fd fccd 	bl	8001e02 <matvecprod>
    matvecprod(NUMBER_STATES, NUMBER_INPUTS, ekf_state->Bd, ekf_state->u, ekf_state->x_priori, false);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f103 0148 	add.w	r1, r3, #72	; 0x48
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f103 00dc 	add.w	r0, r3, #220	; 0xdc
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800447a:	2200      	movs	r2, #0
 800447c:	9201      	str	r2, [sp, #4]
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	4603      	mov	r3, r0
 8004482:	460a      	mov	r2, r1
 8004484:	2101      	movs	r1, #1
 8004486:	2003      	movs	r0, #3
 8004488:	f7fd fcbb 	bl	8001e02 <matvecprod>

    /* Calculation of P_priori */
    /* P_priori = Ad * P_est_prior * Ad_T + Gd * Q * Gd_T */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, ekf_state->Ad, ekf_state->P_est, ekf_state->Placeholder_Ad_mult_P_est, true);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	33ec      	adds	r3, #236	; 0xec
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	f502 72e4 	add.w	r2, r2, #456	; 0x1c8
 8004498:	2101      	movs	r1, #1
 800449a:	9102      	str	r1, [sp, #8]
 800449c:	9201      	str	r2, [sp, #4]
 800449e:	9300      	str	r3, [sp, #0]
 80044a0:	4603      	mov	r3, r0
 80044a2:	2203      	movs	r2, #3
 80044a4:	2103      	movs	r1, #3
 80044a6:	2003      	movs	r0, #3
 80044a8:	f7fd fc11 	bl	8001cce <matmul>
    matmul(NUMBER_STATES, NUMBER_NOISE, NUMBER_NOISE, ekf_state->Gd, ekf_state->Q, ekf_state->Placeholder_Gd_mult_Q, true);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f103 0054 	add.w	r0, r3, #84	; 0x54
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	33b4      	adds	r3, #180	; 0xb4
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	f502 72f6 	add.w	r2, r2, #492	; 0x1ec
 80044bc:	2101      	movs	r1, #1
 80044be:	9102      	str	r1, [sp, #8]
 80044c0:	9201      	str	r2, [sp, #4]
 80044c2:	9300      	str	r3, [sp, #0]
 80044c4:	4603      	mov	r3, r0
 80044c6:	2201      	movs	r2, #1
 80044c8:	2101      	movs	r1, #1
 80044ca:	2003      	movs	r0, #3
 80044cc:	f7fd fbff 	bl	8001cce <matmul>

    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, ekf_state->Placeholder_Ad_mult_P_est, ekf_state->Ad_T, ekf_state->P_priori, true);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f503 70e4 	add.w	r0, r3, #456	; 0x1c8
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	3324      	adds	r3, #36	; 0x24
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	f502 728e 	add.w	r2, r2, #284	; 0x11c
 80044e0:	2101      	movs	r1, #1
 80044e2:	9102      	str	r1, [sp, #8]
 80044e4:	9201      	str	r2, [sp, #4]
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	4603      	mov	r3, r0
 80044ea:	2203      	movs	r2, #3
 80044ec:	2103      	movs	r1, #3
 80044ee:	2003      	movs	r0, #3
 80044f0:	f7fd fbed 	bl	8001cce <matmul>
    matmul(NUMBER_STATES, NUMBER_NOISE, NUMBER_STATES, ekf_state->Placeholder_Gd_mult_Q, ekf_state->Gd_T, ekf_state->P_priori, false);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f503 70f6 	add.w	r0, r3, #492	; 0x1ec
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3360      	adds	r3, #96	; 0x60
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	f502 728e 	add.w	r2, r2, #284	; 0x11c
 8004504:	2100      	movs	r1, #0
 8004506:	9102      	str	r1, [sp, #8]
 8004508:	9201      	str	r2, [sp, #4]
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	4603      	mov	r3, r0
 800450e:	2203      	movs	r2, #3
 8004510:	2101      	movs	r1, #1
 8004512:	2003      	movs	r0, #3
 8004514:	f7fd fbdb 	bl	8001cce <matmul>
}
 8004518:	bf00      	nop
 800451a:	3708      	adds	r7, #8
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <select_ekf_observation_matrices>:

void select_ekf_observation_matrices(ekf_state_t *ekf_state){
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
    memset(ekf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(ekf_state->H[0][0]));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	336c      	adds	r3, #108	; 0x6c
 800452c:	2224      	movs	r2, #36	; 0x24
 800452e:	2100      	movs	r1, #0
 8004530:	4618      	mov	r0, r3
 8004532:	f012 fbca 	bl	8016cca <memset>

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8004536:	2300      	movs	r3, #0
 8004538:	60fb      	str	r3, [r7, #12]
 800453a:	e01e      	b.n	800457a <select_ekf_observation_matrices+0x5a>
        if (ekf_state->z_active[i]) {
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	4413      	add	r3, r2
 8004542:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d00b      	beq.n	8004564 <select_ekf_observation_matrices+0x44>
             /* activate contribution of measurement in measurement matrix */
            ekf_state->H[i][0] = 1;
 800454c:	6879      	ldr	r1, [r7, #4]
 800454e:	68fa      	ldr	r2, [r7, #12]
 8004550:	4613      	mov	r3, r2
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	4413      	add	r3, r2
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	440b      	add	r3, r1
 800455a:	336c      	adds	r3, #108	; 0x6c
 800455c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8004560:	601a      	str	r2, [r3, #0]
 8004562:	e007      	b.n	8004574 <select_ekf_observation_matrices+0x54>
        } else {
            /* set contributed measurement covariance to zero */
            ekf_state->R[i][i] = 0;
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	4413      	add	r3, r2
 800456c:	33b8      	adds	r3, #184	; 0xb8
 800456e:	f04f 0200 	mov.w	r2, #0
 8004572:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	3301      	adds	r3, #1
 8004578:	60fb      	str	r3, [r7, #12]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2b02      	cmp	r3, #2
 800457e:	dddd      	ble.n	800453c <select_ekf_observation_matrices+0x1c>
        }
    }

    transpose(NUMBER_MEASUREMENTS, NUMBER_STATES, ekf_state->H, ekf_state->H_T);
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	3390      	adds	r3, #144	; 0x90
 800458a:	2103      	movs	r1, #3
 800458c:	2003      	movs	r0, #3
 800458e:	f7fd fa0e 	bl	80019ae <transpose>
}
 8004592:	bf00      	nop
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
	...

0800459c <ekf_update>:

void ekf_update(ekf_state_t *ekf_state) {
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af04      	add	r7, sp, #16
 80045a2:	6078      	str	r0, [r7, #4]
    /* Update Step */
    /* y = z - H * x_priori */
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, ekf_state->H, ekf_state->x_priori, ekf_state->y, true);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	f503 7088 	add.w	r0, r3, #272	; 0x110
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 80045b6:	2201      	movs	r2, #1
 80045b8:	9201      	str	r2, [sp, #4]
 80045ba:	9300      	str	r3, [sp, #0]
 80045bc:	4603      	mov	r3, r0
 80045be:	460a      	mov	r2, r1
 80045c0:	2103      	movs	r1, #3
 80045c2:	2003      	movs	r0, #3
 80045c4:	f7fd fc1d 	bl	8001e02 <matvecprod>
    vecsub(NUMBER_MEASUREMENTS, ekf_state->z, ekf_state->y, ekf_state->y);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f503 71a0 	add.w	r1, r3, #320	; 0x140
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	f503 72a6 	add.w	r2, r3, #332	; 0x14c
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 80045da:	2003      	movs	r0, #3
 80045dc:	f7fd fa66 	bl	8001aac <vecsub>

    /* S = H * P_priori * H_T + R */
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_STATES, ekf_state->H, ekf_state->P_priori, ekf_state->Placeholder_H_mult_P_priori, true);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f103 006c 	add.w	r0, r3, #108	; 0x6c
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80045ec:	687a      	ldr	r2, [r7, #4]
 80045ee:	f502 72fc 	add.w	r2, r2, #504	; 0x1f8
 80045f2:	2101      	movs	r1, #1
 80045f4:	9102      	str	r1, [sp, #8]
 80045f6:	9201      	str	r2, [sp, #4]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	4603      	mov	r3, r0
 80045fc:	2203      	movs	r2, #3
 80045fe:	2103      	movs	r1, #3
 8004600:	2003      	movs	r0, #3
 8004602:	f7fd fb64 	bl	8001cce <matmul>
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, ekf_state->Placeholder_H_mult_P_priori, ekf_state->H_T, ekf_state->S, true);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f503 70fc 	add.w	r0, r3, #504	; 0x1f8
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	3390      	adds	r3, #144	; 0x90
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	f502 72ac 	add.w	r2, r2, #344	; 0x158
 8004616:	2101      	movs	r1, #1
 8004618:	9102      	str	r1, [sp, #8]
 800461a:	9201      	str	r2, [sp, #4]
 800461c:	9300      	str	r3, [sp, #0]
 800461e:	4603      	mov	r3, r0
 8004620:	2203      	movs	r2, #3
 8004622:	2103      	movs	r1, #3
 8004624:	2003      	movs	r0, #3
 8004626:	f7fd fb52 	bl	8001cce <matmul>
    matadd(NUMBER_MEASUREMENTS,  NUMBER_MEASUREMENTS, ekf_state->S, ekf_state->R, ekf_state->S);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f503 72ac 	add.w	r2, r3, #344	; 0x158
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800463c:	9300      	str	r3, [sp, #0]
 800463e:	460b      	mov	r3, r1
 8004640:	2103      	movs	r1, #3
 8004642:	2003      	movs	r0, #3
 8004644:	f7fd fa5d 	bl	8001b02 <matadd>

    /* Calculate Pseudoinverse of covariance innovation */
    memset(ekf_state->S_inv, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(ekf_state->S_inv[0][0]));
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800464e:	2224      	movs	r2, #36	; 0x24
 8004650:	2100      	movs	r1, #0
 8004652:	4618      	mov	r0, r3
 8004654:	f012 fb39 	bl	8016cca <memset>
    inverse(NUMBER_MEASUREMENTS, ekf_state->S, ekf_state->S_inv, LAMBDA);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	f503 71ac 	add.w	r1, r3, #344	; 0x158
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004664:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8004770 <ekf_update+0x1d4>
 8004668:	461a      	mov	r2, r3
 800466a:	2003      	movs	r0, #3
 800466c:	f7fd fe78 	bl	8002360 <inverse>

    /* K  = P_priori * H_T * S_inv */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_MEASUREMENTS, ekf_state->P_priori, ekf_state->H_T, ekf_state->Placeholder_P_priori_mult_H_T, true);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	f503 708e 	add.w	r0, r3, #284	; 0x11c
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	3390      	adds	r3, #144	; 0x90
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	f502 7207 	add.w	r2, r2, #540	; 0x21c
 8004680:	2101      	movs	r1, #1
 8004682:	9102      	str	r1, [sp, #8]
 8004684:	9201      	str	r2, [sp, #4]
 8004686:	9300      	str	r3, [sp, #0]
 8004688:	4603      	mov	r3, r0
 800468a:	2203      	movs	r2, #3
 800468c:	2103      	movs	r1, #3
 800468e:	2003      	movs	r0, #3
 8004690:	f7fd fb1d 	bl	8001cce <matmul>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, ekf_state->Placeholder_P_priori_mult_H_T, ekf_state->S_inv, ekf_state->K, true);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	f503 7007 	add.w	r0, r3, #540	; 0x21c
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	f502 72d0 	add.w	r2, r2, #416	; 0x1a0
 80046a6:	2101      	movs	r1, #1
 80046a8:	9102      	str	r1, [sp, #8]
 80046aa:	9201      	str	r2, [sp, #4]
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	4603      	mov	r3, r0
 80046b0:	2203      	movs	r2, #3
 80046b2:	2103      	movs	r1, #3
 80046b4:	2003      	movs	r0, #3
 80046b6:	f7fd fb0a 	bl	8001cce <matmul>

    /* x_est = x_priori + K*y */
    matvecprod(NUMBER_STATES, NUMBER_MEASUREMENTS, ekf_state->K, ekf_state->y, ekf_state->x_est, true);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f503 71d0 	add.w	r1, r3, #416	; 0x1a0
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	f503 70a6 	add.w	r0, r3, #332	; 0x14c
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	33e0      	adds	r3, #224	; 0xe0
 80046ca:	2201      	movs	r2, #1
 80046cc:	9201      	str	r2, [sp, #4]
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	4603      	mov	r3, r0
 80046d2:	460a      	mov	r2, r1
 80046d4:	2103      	movs	r1, #3
 80046d6:	2003      	movs	r0, #3
 80046d8:	f7fd fb93 	bl	8001e02 <matvecprod>
    vecadd(NUMBER_STATES, ekf_state->x_priori, ekf_state->x_est, ekf_state->x_est);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f503 7188 	add.w	r1, r3, #272	; 0x110
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	f103 02e0 	add.w	r2, r3, #224	; 0xe0
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	33e0      	adds	r3, #224	; 0xe0
 80046ec:	2003      	movs	r0, #3
 80046ee:	f7fd f9b2 	bl	8001a56 <vecadd>


    /* P_est = (eye(NUMBER_STATES) - K*H)*P_priori */
    eye(NUMBER_STATES, ekf_state->Placeholder_eye);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f503 7319 	add.w	r3, r3, #612	; 0x264
 80046f8:	4619      	mov	r1, r3
 80046fa:	2003      	movs	r0, #3
 80046fc:	f7fd f90b 	bl	8001916 <eye>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, ekf_state->K, ekf_state->H, ekf_state->Placeholder_K_mult_H, true);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	f503 70d0 	add.w	r0, r3, #416	; 0x1a0
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	336c      	adds	r3, #108	; 0x6c
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	f502 7222 	add.w	r2, r2, #648	; 0x288
 8004710:	2101      	movs	r1, #1
 8004712:	9102      	str	r1, [sp, #8]
 8004714:	9201      	str	r2, [sp, #4]
 8004716:	9300      	str	r3, [sp, #0]
 8004718:	4603      	mov	r3, r0
 800471a:	2203      	movs	r2, #3
 800471c:	2103      	movs	r1, #3
 800471e:	2003      	movs	r0, #3
 8004720:	f7fd fad5 	bl	8001cce <matmul>
    matsub(NUMBER_STATES, NUMBER_STATES, ekf_state->Placeholder_eye, ekf_state->Placeholder_K_mult_H, ekf_state->Placeholder_P_est);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f503 7219 	add.w	r2, r3, #612	; 0x264
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f503 7122 	add.w	r1, r3, #648	; 0x288
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	460b      	mov	r3, r1
 800473a:	2103      	movs	r1, #3
 800473c:	2003      	movs	r0, #3
 800473e:	f7fd fa53 	bl	8001be8 <matsub>
    matmul(NUMBER_STATES, NUMBER_STATES,  NUMBER_STATES, ekf_state->Placeholder_P_est, ekf_state->P_priori, ekf_state->P_est, true);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f503 7010 	add.w	r0, r3, #576	; 0x240
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	32ec      	adds	r2, #236	; 0xec
 8004752:	2101      	movs	r1, #1
 8004754:	9102      	str	r1, [sp, #8]
 8004756:	9201      	str	r2, [sp, #4]
 8004758:	9300      	str	r3, [sp, #0]
 800475a:	4603      	mov	r3, r0
 800475c:	2203      	movs	r2, #3
 800475e:	2103      	movs	r1, #3
 8004760:	2003      	movs	r0, #3
 8004762:	f7fd fab4 	bl	8001cce <matmul>
}
 8004766:	bf00      	nop
 8004768:	3708      	adds	r7, #8
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	38d1b717 	.word	0x38d1b717

08004774 <update_state_est_data>:

void update_state_est_data(state_est_data_t *state_est_data, ekf_state_t *ekf_state) {
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
    state_est_data->position_world[2] = (int32_t)(ekf_state->x_est[0] * 1000);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8004784:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800480c <update_state_est_data+0x98>
 8004788:	ee67 7a87 	vmul.f32	s15, s15, s14
 800478c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004790:	ee17 2a90 	vmov	r2, s15
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	609a      	str	r2, [r3, #8]
    state_est_data->velocity_rocket[0] = (int32_t)(ekf_state->x_est[1] * 1000);
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 800479e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800480c <update_state_est_data+0x98>
 80047a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047aa:	ee17 2a90 	vmov	r2, s15
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	60da      	str	r2, [r3, #12]
    state_est_data->velocity_world[2] = (int32_t)(ekf_state->x_est[1] * 1000);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	edd3 7a39 	vldr	s15, [r3, #228]	; 0xe4
 80047b8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800480c <update_state_est_data+0x98>
 80047bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047c4:	ee17 2a90 	vmov	r2, s15
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	62da      	str	r2, [r3, #44]	; 0x2c
    state_est_data->acceleration_rocket[0] = (int32_t)(ekf_state->u[0] * 1000);
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80047d2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800480c <update_state_est_data+0x98>
 80047d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047da:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047de:	ee17 2a90 	vmov	r2, s15
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	619a      	str	r2, [r3, #24]
    state_est_data->acceleration_world[2] = (int32_t)(ekf_state->u[0] * 1000);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	edd3 7a37 	vldr	s15, [r3, #220]	; 0xdc
 80047ec:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800480c <update_state_est_data+0x98>
 80047f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80047f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047f8:	ee17 2a90 	vmov	r2, s15
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
}
 8004800:	bf00      	nop
 8004802:	370c      	adds	r7, #12
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr
 800480c:	447a0000 	.word	0x447a0000

08004810 <process_measurements>:

void process_measurements(ekf_state_t *ekf_state, state_est_meas_t *state_est_meas, state_est_meas_t *state_est_meas_prior, env *env) {
 8004810:	b590      	push	{r4, r7, lr}
 8004812:	b095      	sub	sp, #84	; 0x54
 8004814:	af02      	add	r7, sp, #8
 8004816:	60f8      	str	r0, [r7, #12]
 8004818:	60b9      	str	r1, [r7, #8]
 800481a:	607a      	str	r2, [r7, #4]
 800481c:	603b      	str	r3, [r7, #0]
    float temp_meas[NUMBER_SENSORBOARDS];
    bool temp_meas_active[NUMBER_SENSORBOARDS];
    float acc_x_meas[NUMBER_SENSORBOARDS];
    bool acc_x_meas_active[NUMBER_SENSORBOARDS];

    for (int i = 0; i < NUMBER_SENSORBOARDS; i++){
 800481e:	2300      	movs	r3, #0
 8004820:	647b      	str	r3, [r7, #68]	; 0x44
 8004822:	e0b0      	b.n	8004986 <process_measurements+0x176>
        /* barometer */
        if (state_est_meas->baro_state_est[i].ts > state_est_meas_prior->baro_state_est[i].ts || state_est_meas->baro_state_est[i].ts == 0) {
 8004824:	68b9      	ldr	r1, [r7, #8]
 8004826:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004828:	4613      	mov	r3, r2
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	4413      	add	r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	440b      	add	r3, r1
 8004832:	3308      	adds	r3, #8
 8004834:	6819      	ldr	r1, [r3, #0]
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800483a:	4613      	mov	r3, r2
 800483c:	005b      	lsls	r3, r3, #1
 800483e:	4413      	add	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	4403      	add	r3, r0
 8004844:	3308      	adds	r3, #8
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4299      	cmp	r1, r3
 800484a:	d80a      	bhi.n	8004862 <process_measurements+0x52>
 800484c:	68b9      	ldr	r1, [r7, #8]
 800484e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004850:	4613      	mov	r3, r2
 8004852:	005b      	lsls	r3, r3, #1
 8004854:	4413      	add	r3, r2
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	440b      	add	r3, r1
 800485a:	3308      	adds	r3, #8
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d12b      	bne.n	80048ba <process_measurements+0xaa>
            ekf_state->z[i] = state_est_meas->baro_state_est[i].pressure;
 8004862:	68b9      	ldr	r1, [r7, #8]
 8004864:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004866:	4613      	mov	r3, r2
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	4413      	add	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	440b      	add	r3, r1
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68f9      	ldr	r1, [r7, #12]
 8004874:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004876:	3350      	adds	r3, #80	; 0x50
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	601a      	str	r2, [r3, #0]
            ekf_state->z_active[i] = true;
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004882:	4413      	add	r3, r2
 8004884:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 8004888:	2201      	movs	r2, #1
 800488a:	701a      	strb	r2, [r3, #0]

            temp_meas[i] = state_est_meas->baro_state_est[i].temperature;
 800488c:	68b9      	ldr	r1, [r7, #8]
 800488e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004890:	4613      	mov	r3, r2
 8004892:	005b      	lsls	r3, r3, #1
 8004894:	4413      	add	r3, r2
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	440b      	add	r3, r1
 800489a:	3304      	adds	r3, #4
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	f107 0148 	add.w	r1, r7, #72	; 0x48
 80048a6:	440b      	add	r3, r1
 80048a8:	3b20      	subs	r3, #32
 80048aa:	601a      	str	r2, [r3, #0]
            temp_meas_active[i] = true;
 80048ac:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80048b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048b2:	4413      	add	r3, r2
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
 80048b8:	e01d      	b.n	80048f6 <process_measurements+0xe6>
        } else {
            ekf_state->z[i] = 0;
 80048ba:	68fa      	ldr	r2, [r7, #12]
 80048bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048be:	3350      	adds	r3, #80	; 0x50
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	f04f 0200 	mov.w	r2, #0
 80048c8:	601a      	str	r2, [r3, #0]
            ekf_state->z_active[i] = false;
 80048ca:	68fa      	ldr	r2, [r7, #12]
 80048cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80048d4:	2200      	movs	r2, #0
 80048d6:	701a      	strb	r2, [r3, #0]

            temp_meas[i] = 0;
 80048d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80048e0:	4413      	add	r3, r2
 80048e2:	3b20      	subs	r3, #32
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	601a      	str	r2, [r3, #0]
            temp_meas_active[i] = false;
 80048ea:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80048ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048f0:	4413      	add	r3, r2
 80048f2:	2200      	movs	r2, #0
 80048f4:	701a      	strb	r2, [r3, #0]
        }

        /* imu */
        if (state_est_meas->imu_state_est[i].ts > state_est_meas_prior->imu_state_est[i].ts || state_est_meas->imu_state_est[i].ts == 0) {
 80048f6:	68b9      	ldr	r1, [r7, #8]
 80048f8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	1a9b      	subs	r3, r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	333c      	adds	r3, #60	; 0x3c
 8004906:	6819      	ldr	r1, [r3, #0]
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800490c:	4613      	mov	r3, r2
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	1a9b      	subs	r3, r3, r2
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	4403      	add	r3, r0
 8004916:	333c      	adds	r3, #60	; 0x3c
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4299      	cmp	r1, r3
 800491c:	d80a      	bhi.n	8004934 <process_measurements+0x124>
 800491e:	68b9      	ldr	r1, [r7, #8]
 8004920:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004922:	4613      	mov	r3, r2
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	1a9b      	subs	r3, r3, r2
 8004928:	009b      	lsls	r3, r3, #2
 800492a:	440b      	add	r3, r1
 800492c:	333c      	adds	r3, #60	; 0x3c
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d116      	bne.n	8004962 <process_measurements+0x152>
            acc_x_meas[i] = state_est_meas->imu_state_est[i].acc_x;
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004938:	4613      	mov	r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	3330      	adds	r3, #48	; 0x30
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800494e:	440b      	add	r3, r1
 8004950:	3b30      	subs	r3, #48	; 0x30
 8004952:	601a      	str	r2, [r3, #0]
            acc_x_meas_active[i] = true;
 8004954:	f107 0214 	add.w	r2, r7, #20
 8004958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800495a:	4413      	add	r3, r2
 800495c:	2201      	movs	r2, #1
 800495e:	701a      	strb	r2, [r3, #0]
 8004960:	e00e      	b.n	8004980 <process_measurements+0x170>
        } else {
            acc_x_meas[i] = 0;
 8004962:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800496a:	4413      	add	r3, r2
 800496c:	3b30      	subs	r3, #48	; 0x30
 800496e:	f04f 0200 	mov.w	r2, #0
 8004972:	601a      	str	r2, [r3, #0]
            acc_x_meas_active[i] = false;
 8004974:	f107 0214 	add.w	r2, r7, #20
 8004978:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800497a:	4413      	add	r3, r2
 800497c:	2200      	movs	r2, #0
 800497e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUMBER_SENSORBOARDS; i++){
 8004980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004982:	3301      	adds	r3, #1
 8004984:	647b      	str	r3, [r7, #68]	; 0x44
 8004986:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004988:	2b02      	cmp	r3, #2
 800498a:	f77f af4b 	ble.w	8004824 <process_measurements+0x14>
        }
    }

    /* eliminate barometer measurements */
    /* TODO @maxi: Replace with sensor elimination by extrapolation */
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, ekf_state->z, ekf_state->z_active);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f503 71a0 	add.w	r1, r3, #320	; 0x140
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 800499a:	461a      	mov	r2, r3
 800499c:	2003      	movs	r0, #3
 800499e:	f000 f973 	bl	8004c88 <sensor_elimination_by_stdev>

    /* eliminate temperature measurements */
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, temp_meas, temp_meas_active);
 80049a2:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80049a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80049aa:	4619      	mov	r1, r3
 80049ac:	2003      	movs	r0, #3
 80049ae:	f000 f96b 	bl	8004c88 <sensor_elimination_by_stdev>

    /* eliminate accelerometer in rocket x-dir measurements */
    sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, acc_x_meas, acc_x_meas_active);
 80049b2:	f107 0214 	add.w	r2, r7, #20
 80049b6:	f107 0318 	add.w	r3, r7, #24
 80049ba:	4619      	mov	r1, r3
 80049bc:	2003      	movs	r0, #3
 80049be:	f000 f963 	bl	8004c88 <sensor_elimination_by_stdev>

    /* update num_z_active */
    ekf_state->num_z_active = 0;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
    /* take the average of the active accelerometers in rocket-x dir as the state estimation input */
    ekf_state->u[0] = 0;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	f04f 0200 	mov.w	r2, #0
 80049d0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    int32_t num_acc_x_meas_active = 0;
 80049d4:	2300      	movs	r3, #0
 80049d6:	643b      	str	r3, [r7, #64]	; 0x40
    /* take the average of the temperature measurement  */
    float temp_meas_mean = 0;
 80049d8:	f04f 0300 	mov.w	r3, #0
 80049dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    int32_t num_temp_meas_active = 0;
 80049de:	2300      	movs	r3, #0
 80049e0:	63bb      	str	r3, [r7, #56]	; 0x38
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 80049e2:	2300      	movs	r3, #0
 80049e4:	637b      	str	r3, [r7, #52]	; 0x34
 80049e6:	e04a      	b.n	8004a7e <process_measurements+0x26e>
        if (ekf_state->z_active[i]){
 80049e8:	68fa      	ldr	r2, [r7, #12]
 80049ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049ec:	4413      	add	r3, r2
 80049ee:	f503 73e2 	add.w	r3, r3, #452	; 0x1c4
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d007      	beq.n	8004a08 <process_measurements+0x1f8>
            ekf_state->num_z_active += 1;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f893 31c7 	ldrb.w	r3, [r3, #455]	; 0x1c7
 80049fe:	3301      	adds	r3, #1
 8004a00:	b2da      	uxtb	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f883 21c7 	strb.w	r2, [r3, #455]	; 0x1c7
        }
        if (acc_x_meas_active[i]) {
 8004a08:	f107 0214 	add.w	r2, r7, #20
 8004a0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a0e:	4413      	add	r3, r2
 8004a10:	781b      	ldrb	r3, [r3, #0]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d012      	beq.n	8004a3c <process_measurements+0x22c>
            ekf_state->u[0] += acc_x_meas[i];
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8004a1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a1e:	009b      	lsls	r3, r3, #2
 8004a20:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a24:	4413      	add	r3, r2
 8004a26:	3b30      	subs	r3, #48	; 0x30
 8004a28:	edd3 7a00 	vldr	s15, [r3]
 8004a2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
            num_acc_x_meas_active += 1;
 8004a36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a38:	3301      	adds	r3, #1
 8004a3a:	643b      	str	r3, [r7, #64]	; 0x40
        }
        if (temp_meas[i]) {
 8004a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a44:	4413      	add	r3, r2
 8004a46:	3b20      	subs	r3, #32
 8004a48:	edd3 7a00 	vldr	s15, [r3]
 8004a4c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a54:	d010      	beq.n	8004a78 <process_measurements+0x268>
            temp_meas_mean += temp_meas[i];
 8004a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004a5e:	4413      	add	r3, r2
 8004a60:	3b20      	subs	r3, #32
 8004a62:	edd3 7a00 	vldr	s15, [r3]
 8004a66:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8004a6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a6e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
            num_temp_meas_active += 1;
 8004a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a74:	3301      	adds	r3, #1
 8004a76:	63bb      	str	r3, [r7, #56]	; 0x38
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8004a78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8004a7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	ddb1      	ble.n	80049e8 <process_measurements+0x1d8>
        }
    }

    pressure2altitudeAGL(env, NUMBER_MEASUREMENTS, ekf_state->z, ekf_state->z_active, ekf_state->z);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f503 72a0 	add.w	r2, r3, #320	; 0x140
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	f503 71e2 	add.w	r1, r3, #452	; 0x1c4
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8004a96:	9300      	str	r3, [sp, #0]
 8004a98:	460b      	mov	r3, r1
 8004a9a:	2103      	movs	r1, #3
 8004a9c:	6838      	ldr	r0, [r7, #0]
 8004a9e:	f7fc fabb 	bl	8001018 <pressure2altitudeAGL>

    if (num_acc_x_meas_active > 0){
 8004aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	dd21      	ble.n	8004aec <process_measurements+0x2dc>
        ekf_state->u[0] /= num_acc_x_meas_active;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	edd3 6a37 	vldr	s13, [r3, #220]	; 0xdc
 8004aae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ab0:	ee07 3a90 	vmov	s15, r3
 8004ab4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ab8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	edc3 7a37 	vstr	s15, [r3, #220]	; 0xdc
        /* gravity compensation for accelerometer */
        ekf_state->u[0] -= GRAVITATION;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8004ac8:	4618      	mov	r0, r3
 8004aca:	f7fb fd5d 	bl	8000588 <__aeabi_f2d>
 8004ace:	a314      	add	r3, pc, #80	; (adr r3, 8004b20 <process_measurements+0x310>)
 8004ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad4:	f7fb fbf8 	bl	80002c8 <__aeabi_dsub>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	460c      	mov	r4, r1
 8004adc:	4618      	mov	r0, r3
 8004ade:	4621      	mov	r1, r4
 8004ae0:	f7fc f85a 	bl	8000b98 <__aeabi_d2f>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }
    if (num_temp_meas_active > 0){
 8004aec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	dd0f      	ble.n	8004b12 <process_measurements+0x302>
        temp_meas_mean /= num_temp_meas_active;
 8004af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004af4:	ee07 3a90 	vmov	s15, r3
 8004af8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004afc:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8004b00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b04:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
        update_env(env, temp_meas_mean);
 8004b08:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8004b0c:	6838      	ldr	r0, [r7, #0]
 8004b0e:	f7fc fa27 	bl	8000f60 <update_env>
    }
}
 8004b12:	bf00      	nop
 8004b14:	374c      	adds	r7, #76	; 0x4c
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd90      	pop	{r4, r7, pc}
 8004b1a:	bf00      	nop
 8004b1c:	f3af 8000 	nop.w
 8004b20:	3a92a305 	.word	0x3a92a305
 8004b24:	40239d01 	.word	0x40239d01

08004b28 <select_noise_models>:

void select_noise_models(ekf_state_t *ekf_state, flight_phase_detection_t *flight_phase_detection, env *env){
 8004b28:	b590      	push	{r4, r7, lr}
 8004b2a:	b091      	sub	sp, #68	; 0x44
 8004b2c:	af02      	add	r7, sp, #8
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
    float accelerometer_x_stdev;
    float barometer_stdev;

    // TODO @maxi: add different noise models for each mach regime
    switch (flight_phase_detection->flight_phase) {
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	2b05      	cmp	r3, #5
 8004b3c:	d822      	bhi.n	8004b84 <select_noise_models+0x5c>
 8004b3e:	a201      	add	r2, pc, #4	; (adr r2, 8004b44 <select_noise_models+0x1c>)
 8004b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b44:	08004b5d 	.word	0x08004b5d
 8004b48:	08004b5d 	.word	0x08004b5d
 8004b4c:	08004b67 	.word	0x08004b67
 8004b50:	08004b71 	.word	0x08004b71
 8004b54:	08004b7b 	.word	0x08004b7b
 8004b58:	08004b5d 	.word	0x08004b5d
        case AIRBRAKE_TEST:
        case RECOVERY:
        case IDLE:
            accelerometer_x_stdev = 0.0185409;
 8004b5c:	4b42      	ldr	r3, [pc, #264]	; (8004c68 <select_noise_models+0x140>)
 8004b5e:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 1.869;
 8004b60:	4b42      	ldr	r3, [pc, #264]	; (8004c6c <select_noise_models+0x144>)
 8004b62:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8004b64:	e00e      	b.n	8004b84 <select_noise_models+0x5c>
        case THRUSTING:
            accelerometer_x_stdev = 1.250775;
 8004b66:	4b42      	ldr	r3, [pc, #264]	; (8004c70 <select_noise_models+0x148>)
 8004b68:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 13.000;
 8004b6a:	4b42      	ldr	r3, [pc, #264]	; (8004c74 <select_noise_models+0x14c>)
 8004b6c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8004b6e:	e009      	b.n	8004b84 <select_noise_models+0x5c>
        case COASTING:
            accelerometer_x_stdev = 0.61803;
 8004b70:	4b41      	ldr	r3, [pc, #260]	; (8004c78 <select_noise_models+0x150>)
 8004b72:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 7.380;
 8004b74:	4b41      	ldr	r3, [pc, #260]	; (8004c7c <select_noise_models+0x154>)
 8004b76:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8004b78:	e004      	b.n	8004b84 <select_noise_models+0x5c>
        case DESCENT:
            accelerometer_x_stdev = 1.955133;
 8004b7a:	4b41      	ldr	r3, [pc, #260]	; (8004c80 <select_noise_models+0x158>)
 8004b7c:	637b      	str	r3, [r7, #52]	; 0x34
            barometer_stdev = 3.896;
 8004b7e:	4b41      	ldr	r3, [pc, #260]	; (8004c84 <select_noise_models+0x15c>)
 8004b80:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8004b82:	bf00      	nop
    }

    for(int i = 0; i < NUMBER_NOISE; i++){
 8004b84:	2300      	movs	r3, #0
 8004b86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b88:	e01b      	b.n	8004bc2 <select_noise_models+0x9a>
        ekf_state->Q[i][i] = pow(accelerometer_x_stdev, 2);
 8004b8a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004b8c:	f7fb fcfc 	bl	8000588 <__aeabi_f2d>
 8004b90:	4603      	mov	r3, r0
 8004b92:	460c      	mov	r4, r1
 8004b94:	ed9f 1b32 	vldr	d1, [pc, #200]	; 8004c60 <select_noise_models+0x138>
 8004b98:	ec44 3b10 	vmov	d0, r3, r4
 8004b9c:	f013 f8d6 	bl	8017d4c <pow>
 8004ba0:	ec54 3b10 	vmov	r3, r4, d0
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	4621      	mov	r1, r4
 8004ba8:	f7fb fff6 	bl	8000b98 <__aeabi_d2f>
 8004bac:	4601      	mov	r1, r0
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb2:	3316      	adds	r3, #22
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	4413      	add	r3, r2
 8004bb8:	3304      	adds	r3, #4
 8004bba:	6019      	str	r1, [r3, #0]
    for(int i = 0; i < NUMBER_NOISE; i++){
 8004bbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004bc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	dde0      	ble.n	8004b8a <select_noise_models+0x62>
    }

    float p[1];
    float h[1] = {ekf_state->x_est[0]};
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004bce:	61bb      	str	r3, [r7, #24]
    bool h_active[1] = {true};
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	753b      	strb	r3, [r7, #20]
    altitudeAGL2pressure(env, 1, h, h_active, p);
 8004bd4:	f107 0114 	add.w	r1, r7, #20
 8004bd8:	f107 0218 	add.w	r2, r7, #24
 8004bdc:	f107 031c 	add.w	r3, r7, #28
 8004be0:	9300      	str	r3, [sp, #0]
 8004be2:	460b      	mov	r3, r1
 8004be4:	2101      	movs	r1, #1
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f7fc fa76 	bl	80010d8 <altitudeAGL2pressure>
    float h_grad = altitude_gradient(env, p[0]);
 8004bec:	edd7 7a07 	vldr	s15, [r7, #28]
 8004bf0:	eeb0 0a67 	vmov.f32	s0, s15
 8004bf4:	6878      	ldr	r0, [r7, #4]
 8004bf6:	f7fc fad7 	bl	80011a8 <altitude_gradient>
 8004bfa:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
    float altitude_stdev = fabsf(barometer_stdev * h_grad);
 8004bfe:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8004c02:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8004c06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c0a:	eef0 7ae7 	vabs.f32	s15, s15
 8004c0e:	edc7 7a08 	vstr	s15, [r7, #32]

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8004c12:	2300      	movs	r3, #0
 8004c14:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c16:	e01a      	b.n	8004c4e <select_noise_models+0x126>
        ekf_state->R[i][i] = pow(altitude_stdev, 2);
 8004c18:	6a38      	ldr	r0, [r7, #32]
 8004c1a:	f7fb fcb5 	bl	8000588 <__aeabi_f2d>
 8004c1e:	4603      	mov	r3, r0
 8004c20:	460c      	mov	r4, r1
 8004c22:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8004c60 <select_noise_models+0x138>
 8004c26:	ec44 3b10 	vmov	d0, r3, r4
 8004c2a:	f013 f88f 	bl	8017d4c <pow>
 8004c2e:	ec54 3b10 	vmov	r3, r4, d0
 8004c32:	4618      	mov	r0, r3
 8004c34:	4621      	mov	r1, r4
 8004c36:	f7fb ffaf 	bl	8000b98 <__aeabi_d2f>
 8004c3a:	4601      	mov	r1, r0
 8004c3c:	68fa      	ldr	r2, [r7, #12]
 8004c3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c40:	011b      	lsls	r3, r3, #4
 8004c42:	4413      	add	r3, r2
 8004c44:	33b8      	adds	r3, #184	; 0xb8
 8004c46:	6019      	str	r1, [r3, #0]
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8004c48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c4a:	3301      	adds	r3, #1
 8004c4c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	2b02      	cmp	r3, #2
 8004c52:	dde1      	ble.n	8004c18 <select_noise_models+0xf0>
    }
}
 8004c54:	bf00      	nop
 8004c56:	373c      	adds	r7, #60	; 0x3c
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd90      	pop	{r4, r7, pc}
 8004c5c:	f3af 8000 	nop.w
 8004c60:	00000000 	.word	0x00000000
 8004c64:	40000000 	.word	0x40000000
 8004c68:	3c97e316 	.word	0x3c97e316
 8004c6c:	3fef3b64 	.word	0x3fef3b64
 8004c70:	3fa01965 	.word	0x3fa01965
 8004c74:	41500000 	.word	0x41500000
 8004c78:	3f1e3737 	.word	0x3f1e3737
 8004c7c:	40ec28f6 	.word	0x40ec28f6
 8004c80:	3ffa41cc 	.word	0x3ffa41cc
 8004c84:	40795810 	.word	0x40795810

08004c88 <sensor_elimination_by_stdev>:

void sensor_elimination_by_stdev(int32_t n, float measurements[n], bool measurement_active[n]) {
 8004c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c8a:	b08b      	sub	sp, #44	; 0x2c
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
    /* calculate mean of the sample */
    int32_t num_active = 0;
 8004c94:	2300      	movs	r3, #0
 8004c96:	627b      	str	r3, [r7, #36]	; 0x24
    float mean = 0;
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < n; i++){
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	61fb      	str	r3, [r7, #28]
 8004ca2:	e017      	b.n	8004cd4 <sensor_elimination_by_stdev+0x4c>
        if (measurement_active[i]) {
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	687a      	ldr	r2, [r7, #4]
 8004ca8:	4413      	add	r3, r2
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00e      	beq.n	8004cce <sensor_elimination_by_stdev+0x46>
            num_active += 1;
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb2:	3301      	adds	r3, #1
 8004cb4:	627b      	str	r3, [r7, #36]	; 0x24
            mean += measurements[i];
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	68ba      	ldr	r2, [r7, #8]
 8004cbc:	4413      	add	r3, r2
 8004cbe:	edd3 7a00 	vldr	s15, [r3]
 8004cc2:	ed97 7a08 	vldr	s14, [r7, #32]
 8004cc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cca:	edc7 7a08 	vstr	s15, [r7, #32]
    for (int i = 0; i < n; i++){
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	61fb      	str	r3, [r7, #28]
 8004cd4:	69fa      	ldr	r2, [r7, #28]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	dbe3      	blt.n	8004ca4 <sensor_elimination_by_stdev+0x1c>
        }
    }
    if (num_active > 0){
 8004cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	dd0a      	ble.n	8004cf8 <sensor_elimination_by_stdev+0x70>
        mean /= num_active;
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	ee07 3a90 	vmov	s15, r3
 8004ce8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004cec:	edd7 6a08 	vldr	s13, [r7, #32]
 8004cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cf4:	edc7 7a08 	vstr	s15, [r7, #32]
    }

    /* calculate the standard deviation of the sample */
    float stdev = 0;
 8004cf8:	f04f 0300 	mov.w	r3, #0
 8004cfc:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < n; ++i) {
 8004cfe:	2300      	movs	r3, #0
 8004d00:	617b      	str	r3, [r7, #20]
 8004d02:	e033      	b.n	8004d6c <sensor_elimination_by_stdev+0xe4>
        if (measurement_active[i]) {
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	4413      	add	r3, r2
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d02a      	beq.n	8004d66 <sensor_elimination_by_stdev+0xde>
            stdev += pow(measurements[i] - mean, 2);
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	68ba      	ldr	r2, [r7, #8]
 8004d16:	4413      	add	r3, r2
 8004d18:	ed93 7a00 	vldr	s14, [r3]
 8004d1c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004d20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d24:	ee17 0a90 	vmov	r0, s15
 8004d28:	f7fb fc2e 	bl	8000588 <__aeabi_f2d>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	460c      	mov	r4, r1
 8004d30:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 8004e28 <sensor_elimination_by_stdev+0x1a0>
 8004d34:	ec44 3b10 	vmov	d0, r3, r4
 8004d38:	f013 f808 	bl	8017d4c <pow>
 8004d3c:	ec56 5b10 	vmov	r5, r6, d0
 8004d40:	69b8      	ldr	r0, [r7, #24]
 8004d42:	f7fb fc21 	bl	8000588 <__aeabi_f2d>
 8004d46:	4603      	mov	r3, r0
 8004d48:	460c      	mov	r4, r1
 8004d4a:	461a      	mov	r2, r3
 8004d4c:	4623      	mov	r3, r4
 8004d4e:	4628      	mov	r0, r5
 8004d50:	4631      	mov	r1, r6
 8004d52:	f7fb fabb 	bl	80002cc <__adddf3>
 8004d56:	4603      	mov	r3, r0
 8004d58:	460c      	mov	r4, r1
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	4621      	mov	r1, r4
 8004d5e:	f7fb ff1b 	bl	8000b98 <__aeabi_d2f>
 8004d62:	4603      	mov	r3, r0
 8004d64:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < n; ++i) {
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	3301      	adds	r3, #1
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	697a      	ldr	r2, [r7, #20]
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	dbc7      	blt.n	8004d04 <sensor_elimination_by_stdev+0x7c>
        }
    }
    if (num_active > 0){
 8004d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	dd1a      	ble.n	8004db0 <sensor_elimination_by_stdev+0x128>
        stdev = sqrt(stdev / num_active);
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	ee07 3a90 	vmov	s15, r3
 8004d80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d84:	ed97 7a06 	vldr	s14, [r7, #24]
 8004d88:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004d8c:	ee16 0a90 	vmov	r0, s13
 8004d90:	f7fb fbfa 	bl	8000588 <__aeabi_f2d>
 8004d94:	4603      	mov	r3, r0
 8004d96:	460c      	mov	r4, r1
 8004d98:	ec44 3b10 	vmov	d0, r3, r4
 8004d9c:	f013 f946 	bl	801802c <sqrt>
 8004da0:	ec54 3b10 	vmov	r3, r4, d0
 8004da4:	4618      	mov	r0, r3
 8004da6:	4621      	mov	r1, r4
 8004da8:	f7fb fef6 	bl	8000b98 <__aeabi_d2f>
 8004dac:	4603      	mov	r3, r0
 8004dae:	61bb      	str	r3, [r7, #24]
    }

    /* deactivate measurements if they are too far off the mean */
    for (int i = 0; i < n; ++i) {
 8004db0:	2300      	movs	r3, #0
 8004db2:	613b      	str	r3, [r7, #16]
 8004db4:	e02f      	b.n	8004e16 <sensor_elimination_by_stdev+0x18e>
        if (measurement_active[i]) {
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	4413      	add	r3, r2
 8004dbc:	781b      	ldrb	r3, [r3, #0]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d026      	beq.n	8004e10 <sensor_elimination_by_stdev+0x188>
            if (fabsf(measurements[i] - mean) > 2.0 * stdev) {
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	4413      	add	r3, r2
 8004dca:	ed93 7a00 	vldr	s14, [r3]
 8004dce:	edd7 7a08 	vldr	s15, [r7, #32]
 8004dd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dd6:	eef0 7ae7 	vabs.f32	s15, s15
 8004dda:	ee17 0a90 	vmov	r0, s15
 8004dde:	f7fb fbd3 	bl	8000588 <__aeabi_f2d>
 8004de2:	4604      	mov	r4, r0
 8004de4:	460d      	mov	r5, r1
 8004de6:	69b8      	ldr	r0, [r7, #24]
 8004de8:	f7fb fbce 	bl	8000588 <__aeabi_f2d>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	f7fb fa6c 	bl	80002cc <__adddf3>
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	4620      	mov	r0, r4
 8004dfa:	4629      	mov	r1, r5
 8004dfc:	f7fb feac 	bl	8000b58 <__aeabi_dcmpgt>
 8004e00:	4603      	mov	r3, r0
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d004      	beq.n	8004e10 <sensor_elimination_by_stdev+0x188>
                measurement_active[i] = false;
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; ++i) {
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	3301      	adds	r3, #1
 8004e14:	613b      	str	r3, [r7, #16]
 8004e16:	693a      	ldr	r2, [r7, #16]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	dbcb      	blt.n	8004db6 <sensor_elimination_by_stdev+0x12e>
            }
        }
    }
}
 8004e1e:	bf00      	nop
 8004e20:	372c      	adds	r7, #44	; 0x2c
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e26:	bf00      	nop
 8004e28:	00000000 	.word	0x00000000
 8004e2c:	40000000 	.word	0x40000000

08004e30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004e30:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004e68 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004e34:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004e36:	e003      	b.n	8004e40 <LoopCopyDataInit>

08004e38 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004e38:	4b0c      	ldr	r3, [pc, #48]	; (8004e6c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004e3a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004e3c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004e3e:	3104      	adds	r1, #4

08004e40 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004e40:	480b      	ldr	r0, [pc, #44]	; (8004e70 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004e42:	4b0c      	ldr	r3, [pc, #48]	; (8004e74 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004e44:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004e46:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004e48:	d3f6      	bcc.n	8004e38 <CopyDataInit>
  ldr  r2, =_sbss
 8004e4a:	4a0b      	ldr	r2, [pc, #44]	; (8004e78 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004e4c:	e002      	b.n	8004e54 <LoopFillZerobss>

08004e4e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004e4e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004e50:	f842 3b04 	str.w	r3, [r2], #4

08004e54 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004e54:	4b09      	ldr	r3, [pc, #36]	; (8004e7c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004e56:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004e58:	d3f9      	bcc.n	8004e4e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004e5a:	f7fd ffc1 	bl	8002de0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e5e:	f011 fef5 	bl	8016c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004e62:	f7fc f9f3 	bl	800124c <main>
  bx  lr    
 8004e66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004e68:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004e6c:	0801a150 	.word	0x0801a150
  ldr  r0, =_sdata
 8004e70:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004e74:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8004e78:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8004e7c:	20016ffc 	.word	0x20016ffc

08004e80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004e80:	e7fe      	b.n	8004e80 <ADC_IRQHandler>

08004e82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e82:	b580      	push	{r7, lr}
 8004e84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e86:	2003      	movs	r0, #3
 8004e88:	f000 f8f7 	bl	800507a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e8c:	2000      	movs	r0, #0
 8004e8e:	f7fd fe41 	bl	8002b14 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8004e92:	f7fd fbf5 	bl	8002680 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	bd80      	pop	{r7, pc}

08004e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ea0:	4b06      	ldr	r3, [pc, #24]	; (8004ebc <HAL_IncTick+0x20>)
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	461a      	mov	r2, r3
 8004ea6:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <HAL_IncTick+0x24>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	4413      	add	r3, r2
 8004eac:	4a04      	ldr	r2, [pc, #16]	; (8004ec0 <HAL_IncTick+0x24>)
 8004eae:	6013      	str	r3, [r2, #0]
}
 8004eb0:	bf00      	nop
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb8:	4770      	bx	lr
 8004eba:	bf00      	nop
 8004ebc:	20000008 	.word	0x20000008
 8004ec0:	20015274 	.word	0x20015274

08004ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8004ec8:	4b03      	ldr	r3, [pc, #12]	; (8004ed8 <HAL_GetTick+0x14>)
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	20015274 	.word	0x20015274

08004edc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ee4:	f7ff ffee 	bl	8004ec4 <HAL_GetTick>
 8004ee8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef4:	d005      	beq.n	8004f02 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ef6:	4b09      	ldr	r3, [pc, #36]	; (8004f1c <HAL_Delay+0x40>)
 8004ef8:	781b      	ldrb	r3, [r3, #0]
 8004efa:	461a      	mov	r2, r3
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	4413      	add	r3, r2
 8004f00:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f02:	bf00      	nop
 8004f04:	f7ff ffde 	bl	8004ec4 <HAL_GetTick>
 8004f08:	4602      	mov	r2, r0
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	1ad3      	subs	r3, r2, r3
 8004f0e:	68fa      	ldr	r2, [r7, #12]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d8f7      	bhi.n	8004f04 <HAL_Delay+0x28>
  {
  }
}
 8004f14:	bf00      	nop
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	20000008 	.word	0x20000008

08004f20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f20:	b480      	push	{r7}
 8004f22:	b085      	sub	sp, #20
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	f003 0307 	and.w	r3, r3, #7
 8004f2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f30:	4b0b      	ldr	r3, [pc, #44]	; (8004f60 <__NVIC_SetPriorityGrouping+0x40>)
 8004f32:	68db      	ldr	r3, [r3, #12]
 8004f34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f36:	68ba      	ldr	r2, [r7, #8]
 8004f38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004f48:	4b06      	ldr	r3, [pc, #24]	; (8004f64 <__NVIC_SetPriorityGrouping+0x44>)
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f4e:	4a04      	ldr	r2, [pc, #16]	; (8004f60 <__NVIC_SetPriorityGrouping+0x40>)
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	60d3      	str	r3, [r2, #12]
}
 8004f54:	bf00      	nop
 8004f56:	3714      	adds	r7, #20
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	e000ed00 	.word	0xe000ed00
 8004f64:	05fa0000 	.word	0x05fa0000

08004f68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f6c:	4b04      	ldr	r3, [pc, #16]	; (8004f80 <__NVIC_GetPriorityGrouping+0x18>)
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	0a1b      	lsrs	r3, r3, #8
 8004f72:	f003 0307 	and.w	r3, r3, #7
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr
 8004f80:	e000ed00 	.word	0xe000ed00

08004f84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	db0b      	blt.n	8004fae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f96:	79fb      	ldrb	r3, [r7, #7]
 8004f98:	f003 021f 	and.w	r2, r3, #31
 8004f9c:	4907      	ldr	r1, [pc, #28]	; (8004fbc <__NVIC_EnableIRQ+0x38>)
 8004f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fa2:	095b      	lsrs	r3, r3, #5
 8004fa4:	2001      	movs	r0, #1
 8004fa6:	fa00 f202 	lsl.w	r2, r0, r2
 8004faa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr
 8004fba:	bf00      	nop
 8004fbc:	e000e100 	.word	0xe000e100

08004fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	6039      	str	r1, [r7, #0]
 8004fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	db0a      	blt.n	8004fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	b2da      	uxtb	r2, r3
 8004fd8:	490c      	ldr	r1, [pc, #48]	; (800500c <__NVIC_SetPriority+0x4c>)
 8004fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fde:	0112      	lsls	r2, r2, #4
 8004fe0:	b2d2      	uxtb	r2, r2
 8004fe2:	440b      	add	r3, r1
 8004fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fe8:	e00a      	b.n	8005000 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	4908      	ldr	r1, [pc, #32]	; (8005010 <__NVIC_SetPriority+0x50>)
 8004ff0:	79fb      	ldrb	r3, [r7, #7]
 8004ff2:	f003 030f 	and.w	r3, r3, #15
 8004ff6:	3b04      	subs	r3, #4
 8004ff8:	0112      	lsls	r2, r2, #4
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	440b      	add	r3, r1
 8004ffe:	761a      	strb	r2, [r3, #24]
}
 8005000:	bf00      	nop
 8005002:	370c      	adds	r7, #12
 8005004:	46bd      	mov	sp, r7
 8005006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500a:	4770      	bx	lr
 800500c:	e000e100 	.word	0xe000e100
 8005010:	e000ed00 	.word	0xe000ed00

08005014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005014:	b480      	push	{r7}
 8005016:	b089      	sub	sp, #36	; 0x24
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f003 0307 	and.w	r3, r3, #7
 8005026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	f1c3 0307 	rsb	r3, r3, #7
 800502e:	2b04      	cmp	r3, #4
 8005030:	bf28      	it	cs
 8005032:	2304      	movcs	r3, #4
 8005034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	3304      	adds	r3, #4
 800503a:	2b06      	cmp	r3, #6
 800503c:	d902      	bls.n	8005044 <NVIC_EncodePriority+0x30>
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	3b03      	subs	r3, #3
 8005042:	e000      	b.n	8005046 <NVIC_EncodePriority+0x32>
 8005044:	2300      	movs	r3, #0
 8005046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005048:	f04f 32ff 	mov.w	r2, #4294967295
 800504c:	69bb      	ldr	r3, [r7, #24]
 800504e:	fa02 f303 	lsl.w	r3, r2, r3
 8005052:	43da      	mvns	r2, r3
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	401a      	ands	r2, r3
 8005058:	697b      	ldr	r3, [r7, #20]
 800505a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800505c:	f04f 31ff 	mov.w	r1, #4294967295
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	fa01 f303 	lsl.w	r3, r1, r3
 8005066:	43d9      	mvns	r1, r3
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800506c:	4313      	orrs	r3, r2
         );
}
 800506e:	4618      	mov	r0, r3
 8005070:	3724      	adds	r7, #36	; 0x24
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr

0800507a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800507a:	b580      	push	{r7, lr}
 800507c:	b082      	sub	sp, #8
 800507e:	af00      	add	r7, sp, #0
 8005080:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f7ff ff4c 	bl	8004f20 <__NVIC_SetPriorityGrouping>
}
 8005088:	bf00      	nop
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	4603      	mov	r3, r0
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
 800509c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800509e:	2300      	movs	r3, #0
 80050a0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050a2:	f7ff ff61 	bl	8004f68 <__NVIC_GetPriorityGrouping>
 80050a6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050a8:	687a      	ldr	r2, [r7, #4]
 80050aa:	68b9      	ldr	r1, [r7, #8]
 80050ac:	6978      	ldr	r0, [r7, #20]
 80050ae:	f7ff ffb1 	bl	8005014 <NVIC_EncodePriority>
 80050b2:	4602      	mov	r2, r0
 80050b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050b8:	4611      	mov	r1, r2
 80050ba:	4618      	mov	r0, r3
 80050bc:	f7ff ff80 	bl	8004fc0 <__NVIC_SetPriority>
}
 80050c0:	bf00      	nop
 80050c2:	3718      	adds	r7, #24
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}

080050c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	4603      	mov	r3, r0
 80050d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7ff ff54 	bl	8004f84 <__NVIC_EnableIRQ>
}
 80050dc:	bf00      	nop
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}

080050e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b086      	sub	sp, #24
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80050ec:	2300      	movs	r3, #0
 80050ee:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80050f0:	f7ff fee8 	bl	8004ec4 <HAL_GetTick>
 80050f4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d101      	bne.n	8005100 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e099      	b.n	8005234 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2200      	movs	r2, #0
 8005104:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f022 0201 	bic.w	r2, r2, #1
 800511e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005120:	e00f      	b.n	8005142 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005122:	f7ff fecf 	bl	8004ec4 <HAL_GetTick>
 8005126:	4602      	mov	r2, r0
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	1ad3      	subs	r3, r2, r3
 800512c:	2b05      	cmp	r3, #5
 800512e:	d908      	bls.n	8005142 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2220      	movs	r2, #32
 8005134:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2203      	movs	r2, #3
 800513a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e078      	b.n	8005234 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1e8      	bne.n	8005122 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005158:	697a      	ldr	r2, [r7, #20]
 800515a:	4b38      	ldr	r3, [pc, #224]	; (800523c <HAL_DMA_Init+0x158>)
 800515c:	4013      	ands	r3, r2
 800515e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685a      	ldr	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	689b      	ldr	r3, [r3, #8]
 8005168:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800516e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	691b      	ldr	r3, [r3, #16]
 8005174:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800517a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005186:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a1b      	ldr	r3, [r3, #32]
 800518c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005198:	2b04      	cmp	r3, #4
 800519a:	d107      	bne.n	80051ac <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a4:	4313      	orrs	r3, r2
 80051a6:	697a      	ldr	r2, [r7, #20]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	f023 0307 	bic.w	r3, r3, #7
 80051c2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	697a      	ldr	r2, [r7, #20]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d2:	2b04      	cmp	r3, #4
 80051d4:	d117      	bne.n	8005206 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4313      	orrs	r3, r2
 80051de:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00e      	beq.n	8005206 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 faa5 	bl	8005738 <DMA_CheckFifoParam>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d008      	beq.n	8005206 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2240      	movs	r2, #64	; 0x40
 80051f8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2201      	movs	r2, #1
 80051fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005202:	2301      	movs	r3, #1
 8005204:	e016      	b.n	8005234 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	697a      	ldr	r2, [r7, #20]
 800520c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 fa5c 	bl	80056cc <DMA_CalcBaseAndBitshift>
 8005214:	4603      	mov	r3, r0
 8005216:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521c:	223f      	movs	r2, #63	; 0x3f
 800521e:	409a      	lsls	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2200      	movs	r2, #0
 8005228:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005232:	2300      	movs	r3, #0
}
 8005234:	4618      	mov	r0, r3
 8005236:	3718      	adds	r7, #24
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	f010803f 	.word	0xf010803f

08005240 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b086      	sub	sp, #24
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	607a      	str	r2, [r7, #4]
 800524c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005256:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_DMA_Start_IT+0x26>
 8005262:	2302      	movs	r3, #2
 8005264:	e048      	b.n	80052f8 <HAL_DMA_Start_IT+0xb8>
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b01      	cmp	r3, #1
 8005278:	d137      	bne.n	80052ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2202      	movs	r2, #2
 800527e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	68b9      	ldr	r1, [r7, #8]
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 f9ee 	bl	8005670 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005298:	223f      	movs	r2, #63	; 0x3f
 800529a:	409a      	lsls	r2, r3
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	f042 0216 	orr.w	r2, r2, #22
 80052ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	695a      	ldr	r2, [r3, #20]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052be:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d007      	beq.n	80052d8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f042 0208 	orr.w	r2, r2, #8
 80052d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f042 0201 	orr.w	r2, r2, #1
 80052e6:	601a      	str	r2, [r3, #0]
 80052e8:	e005      	b.n	80052f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80052f2:	2302      	movs	r3, #2
 80052f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80052f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3718      	adds	r7, #24
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005300:	b480      	push	{r7}
 8005302:	b083      	sub	sp, #12
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b02      	cmp	r3, #2
 8005312:	d004      	beq.n	800531e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2280      	movs	r2, #128	; 0x80
 8005318:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e00c      	b.n	8005338 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2205      	movs	r2, #5
 8005322:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f022 0201 	bic.w	r2, r2, #1
 8005334:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	4618      	mov	r0, r3
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800534c:	2300      	movs	r3, #0
 800534e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8005350:	4b92      	ldr	r3, [pc, #584]	; (800559c <HAL_DMA_IRQHandler+0x258>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	4a92      	ldr	r2, [pc, #584]	; (80055a0 <HAL_DMA_IRQHandler+0x25c>)
 8005356:	fba2 2303 	umull	r2, r3, r2, r3
 800535a:	0a9b      	lsrs	r3, r3, #10
 800535c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005362:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800536e:	2208      	movs	r2, #8
 8005370:	409a      	lsls	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	4013      	ands	r3, r2
 8005376:	2b00      	cmp	r3, #0
 8005378:	d01a      	beq.n	80053b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0304 	and.w	r3, r3, #4
 8005384:	2b00      	cmp	r3, #0
 8005386:	d013      	beq.n	80053b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0204 	bic.w	r2, r2, #4
 8005396:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800539c:	2208      	movs	r2, #8
 800539e:	409a      	lsls	r2, r3
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053a8:	f043 0201 	orr.w	r2, r3, #1
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b4:	2201      	movs	r2, #1
 80053b6:	409a      	lsls	r2, r3
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d012      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	695b      	ldr	r3, [r3, #20]
 80053c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00b      	beq.n	80053e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053d2:	2201      	movs	r2, #1
 80053d4:	409a      	lsls	r2, r3
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80053de:	f043 0202 	orr.w	r2, r3, #2
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ea:	2204      	movs	r2, #4
 80053ec:	409a      	lsls	r2, r3
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	4013      	ands	r3, r2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d012      	beq.n	800541c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d00b      	beq.n	800541c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005408:	2204      	movs	r2, #4
 800540a:	409a      	lsls	r2, r3
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005414:	f043 0204 	orr.w	r2, r3, #4
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005420:	2210      	movs	r2, #16
 8005422:	409a      	lsls	r2, r3
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	4013      	ands	r3, r2
 8005428:	2b00      	cmp	r3, #0
 800542a:	d043      	beq.n	80054b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f003 0308 	and.w	r3, r3, #8
 8005436:	2b00      	cmp	r3, #0
 8005438:	d03c      	beq.n	80054b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800543e:	2210      	movs	r2, #16
 8005440:	409a      	lsls	r2, r3
 8005442:	693b      	ldr	r3, [r7, #16]
 8005444:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d018      	beq.n	8005486 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800545e:	2b00      	cmp	r3, #0
 8005460:	d108      	bne.n	8005474 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005466:	2b00      	cmp	r3, #0
 8005468:	d024      	beq.n	80054b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	4798      	blx	r3
 8005472:	e01f      	b.n	80054b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005478:	2b00      	cmp	r3, #0
 800547a:	d01b      	beq.n	80054b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	4798      	blx	r3
 8005484:	e016      	b.n	80054b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005490:	2b00      	cmp	r3, #0
 8005492:	d107      	bne.n	80054a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f022 0208 	bic.w	r2, r2, #8
 80054a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d003      	beq.n	80054b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b8:	2220      	movs	r2, #32
 80054ba:	409a      	lsls	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	4013      	ands	r3, r2
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	f000 808e 	beq.w	80055e2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f003 0310 	and.w	r3, r3, #16
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	f000 8086 	beq.w	80055e2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054da:	2220      	movs	r2, #32
 80054dc:	409a      	lsls	r2, r3
 80054de:	693b      	ldr	r3, [r7, #16]
 80054e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b05      	cmp	r3, #5
 80054ec:	d136      	bne.n	800555c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f022 0216 	bic.w	r2, r2, #22
 80054fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	695a      	ldr	r2, [r3, #20]
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800550c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	2b00      	cmp	r3, #0
 8005514:	d103      	bne.n	800551e <HAL_DMA_IRQHandler+0x1da>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800551a:	2b00      	cmp	r3, #0
 800551c:	d007      	beq.n	800552e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	681a      	ldr	r2, [r3, #0]
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	f022 0208 	bic.w	r2, r2, #8
 800552c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005532:	223f      	movs	r2, #63	; 0x3f
 8005534:	409a      	lsls	r2, r3
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2201      	movs	r2, #1
 8005546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800554e:	2b00      	cmp	r3, #0
 8005550:	d07d      	beq.n	800564e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	4798      	blx	r3
        }
        return;
 800555a:	e078      	b.n	800564e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005566:	2b00      	cmp	r3, #0
 8005568:	d01c      	beq.n	80055a4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d108      	bne.n	800558a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557c:	2b00      	cmp	r3, #0
 800557e:	d030      	beq.n	80055e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	4798      	blx	r3
 8005588:	e02b      	b.n	80055e2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800558e:	2b00      	cmp	r3, #0
 8005590:	d027      	beq.n	80055e2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005596:	6878      	ldr	r0, [r7, #4]
 8005598:	4798      	blx	r3
 800559a:	e022      	b.n	80055e2 <HAL_DMA_IRQHandler+0x29e>
 800559c:	20000000 	.word	0x20000000
 80055a0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10f      	bne.n	80055d2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	681a      	ldr	r2, [r3, #0]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f022 0210 	bic.w	r2, r2, #16
 80055c0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d003      	beq.n	80055e2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d032      	beq.n	8005650 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ee:	f003 0301 	and.w	r3, r3, #1
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d022      	beq.n	800563c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2205      	movs	r2, #5
 80055fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	681a      	ldr	r2, [r3, #0]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 0201 	bic.w	r2, r2, #1
 800560c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	3301      	adds	r3, #1
 8005612:	60bb      	str	r3, [r7, #8]
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	429a      	cmp	r2, r3
 8005618:	d307      	bcc.n	800562a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1f2      	bne.n	800560e <HAL_DMA_IRQHandler+0x2ca>
 8005628:	e000      	b.n	800562c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800562a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005640:	2b00      	cmp	r3, #0
 8005642:	d005      	beq.n	8005650 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	4798      	blx	r3
 800564c:	e000      	b.n	8005650 <HAL_DMA_IRQHandler+0x30c>
        return;
 800564e:	bf00      	nop
    }
  }
}
 8005650:	3718      	adds	r7, #24
 8005652:	46bd      	mov	sp, r7
 8005654:	bd80      	pop	{r7, pc}
 8005656:	bf00      	nop

08005658 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005658:	b480      	push	{r7}
 800565a:	b083      	sub	sp, #12
 800565c:	af00      	add	r7, sp, #0
 800565e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005664:	4618      	mov	r0, r3
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005670:	b480      	push	{r7}
 8005672:	b085      	sub	sp, #20
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
 800567c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800568c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	683a      	ldr	r2, [r7, #0]
 8005694:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	2b40      	cmp	r3, #64	; 0x40
 800569c:	d108      	bne.n	80056b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	687a      	ldr	r2, [r7, #4]
 80056a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	68ba      	ldr	r2, [r7, #8]
 80056ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80056ae:	e007      	b.n	80056c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	60da      	str	r2, [r3, #12]
}
 80056c0:	bf00      	nop
 80056c2:	3714      	adds	r7, #20
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b085      	sub	sp, #20
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	3b10      	subs	r3, #16
 80056dc:	4a13      	ldr	r2, [pc, #76]	; (800572c <DMA_CalcBaseAndBitshift+0x60>)
 80056de:	fba2 2303 	umull	r2, r3, r2, r3
 80056e2:	091b      	lsrs	r3, r3, #4
 80056e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80056e6:	4a12      	ldr	r2, [pc, #72]	; (8005730 <DMA_CalcBaseAndBitshift+0x64>)
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	4413      	add	r3, r2
 80056ec:	781b      	ldrb	r3, [r3, #0]
 80056ee:	461a      	mov	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2b03      	cmp	r3, #3
 80056f8:	d908      	bls.n	800570c <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	461a      	mov	r2, r3
 8005700:	4b0c      	ldr	r3, [pc, #48]	; (8005734 <DMA_CalcBaseAndBitshift+0x68>)
 8005702:	4013      	ands	r3, r2
 8005704:	1d1a      	adds	r2, r3, #4
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	659a      	str	r2, [r3, #88]	; 0x58
 800570a:	e006      	b.n	800571a <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	4b08      	ldr	r3, [pc, #32]	; (8005734 <DMA_CalcBaseAndBitshift+0x68>)
 8005714:	4013      	ands	r3, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800571e:	4618      	mov	r0, r3
 8005720:	3714      	adds	r7, #20
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	aaaaaaab 	.word	0xaaaaaaab
 8005730:	08019f98 	.word	0x08019f98
 8005734:	fffffc00 	.word	0xfffffc00

08005738 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005738:	b480      	push	{r7}
 800573a:	b085      	sub	sp, #20
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005740:	2300      	movs	r3, #0
 8005742:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005748:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d11f      	bne.n	8005792 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	2b03      	cmp	r3, #3
 8005756:	d855      	bhi.n	8005804 <DMA_CheckFifoParam+0xcc>
 8005758:	a201      	add	r2, pc, #4	; (adr r2, 8005760 <DMA_CheckFifoParam+0x28>)
 800575a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575e:	bf00      	nop
 8005760:	08005771 	.word	0x08005771
 8005764:	08005783 	.word	0x08005783
 8005768:	08005771 	.word	0x08005771
 800576c:	08005805 	.word	0x08005805
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005774:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d045      	beq.n	8005808 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005780:	e042      	b.n	8005808 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005786:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800578a:	d13f      	bne.n	800580c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005790:	e03c      	b.n	800580c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800579a:	d121      	bne.n	80057e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	2b03      	cmp	r3, #3
 80057a0:	d836      	bhi.n	8005810 <DMA_CheckFifoParam+0xd8>
 80057a2:	a201      	add	r2, pc, #4	; (adr r2, 80057a8 <DMA_CheckFifoParam+0x70>)
 80057a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057a8:	080057b9 	.word	0x080057b9
 80057ac:	080057bf 	.word	0x080057bf
 80057b0:	080057b9 	.word	0x080057b9
 80057b4:	080057d1 	.word	0x080057d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	73fb      	strb	r3, [r7, #15]
      break;
 80057bc:	e02f      	b.n	800581e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d024      	beq.n	8005814 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80057ce:	e021      	b.n	8005814 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80057d8:	d11e      	bne.n	8005818 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80057da:	2301      	movs	r3, #1
 80057dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80057de:	e01b      	b.n	8005818 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80057e0:	68bb      	ldr	r3, [r7, #8]
 80057e2:	2b02      	cmp	r3, #2
 80057e4:	d902      	bls.n	80057ec <DMA_CheckFifoParam+0xb4>
 80057e6:	2b03      	cmp	r3, #3
 80057e8:	d003      	beq.n	80057f2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80057ea:	e018      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	73fb      	strb	r3, [r7, #15]
      break;
 80057f0:	e015      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d00e      	beq.n	800581c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	73fb      	strb	r3, [r7, #15]
      break;
 8005802:	e00b      	b.n	800581c <DMA_CheckFifoParam+0xe4>
      break;
 8005804:	bf00      	nop
 8005806:	e00a      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      break;
 8005808:	bf00      	nop
 800580a:	e008      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      break;
 800580c:	bf00      	nop
 800580e:	e006      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      break;
 8005810:	bf00      	nop
 8005812:	e004      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      break;
 8005814:	bf00      	nop
 8005816:	e002      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      break;   
 8005818:	bf00      	nop
 800581a:	e000      	b.n	800581e <DMA_CheckFifoParam+0xe6>
      break;
 800581c:	bf00      	nop
    }
  } 
  
  return status; 
 800581e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005820:	4618      	mov	r0, r3
 8005822:	3714      	adds	r7, #20
 8005824:	46bd      	mov	sp, r7
 8005826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800582a:	4770      	bx	lr

0800582c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800582c:	b480      	push	{r7}
 800582e:	b089      	sub	sp, #36	; 0x24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005836:	2300      	movs	r3, #0
 8005838:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800583a:	2300      	movs	r3, #0
 800583c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800583e:	2300      	movs	r3, #0
 8005840:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005842:	2300      	movs	r3, #0
 8005844:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8005846:	2300      	movs	r3, #0
 8005848:	61fb      	str	r3, [r7, #28]
 800584a:	e175      	b.n	8005b38 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800584c:	2201      	movs	r2, #1
 800584e:	69fb      	ldr	r3, [r7, #28]
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	4013      	ands	r3, r2
 800585e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	697b      	ldr	r3, [r7, #20]
 8005864:	429a      	cmp	r2, r3
 8005866:	f040 8164 	bne.w	8005b32 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	685b      	ldr	r3, [r3, #4]
 800586e:	2b01      	cmp	r3, #1
 8005870:	d00b      	beq.n	800588a <HAL_GPIO_Init+0x5e>
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	2b02      	cmp	r3, #2
 8005878:	d007      	beq.n	800588a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800587e:	2b11      	cmp	r3, #17
 8005880:	d003      	beq.n	800588a <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	2b12      	cmp	r3, #18
 8005888:	d130      	bne.n	80058ec <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	005b      	lsls	r3, r3, #1
 8005894:	2203      	movs	r2, #3
 8005896:	fa02 f303 	lsl.w	r3, r2, r3
 800589a:	43db      	mvns	r3, r3
 800589c:	69ba      	ldr	r2, [r7, #24]
 800589e:	4013      	ands	r3, r2
 80058a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68da      	ldr	r2, [r3, #12]
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	005b      	lsls	r3, r3, #1
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	69ba      	ldr	r2, [r7, #24]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	69ba      	ldr	r2, [r7, #24]
 80058b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	685b      	ldr	r3, [r3, #4]
 80058be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80058c0:	2201      	movs	r2, #1
 80058c2:	69fb      	ldr	r3, [r7, #28]
 80058c4:	fa02 f303 	lsl.w	r3, r2, r3
 80058c8:	43db      	mvns	r3, r3
 80058ca:	69ba      	ldr	r2, [r7, #24]
 80058cc:	4013      	ands	r3, r2
 80058ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	091b      	lsrs	r3, r3, #4
 80058d6:	f003 0201 	and.w	r2, r3, #1
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	fa02 f303 	lsl.w	r3, r2, r3
 80058e0:	69ba      	ldr	r2, [r7, #24]
 80058e2:	4313      	orrs	r3, r2
 80058e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	68db      	ldr	r3, [r3, #12]
 80058f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	005b      	lsls	r3, r3, #1
 80058f6:	2203      	movs	r2, #3
 80058f8:	fa02 f303 	lsl.w	r3, r2, r3
 80058fc:	43db      	mvns	r3, r3
 80058fe:	69ba      	ldr	r2, [r7, #24]
 8005900:	4013      	ands	r3, r2
 8005902:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	689a      	ldr	r2, [r3, #8]
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	005b      	lsls	r3, r3, #1
 800590c:	fa02 f303 	lsl.w	r3, r2, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4313      	orrs	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	2b02      	cmp	r3, #2
 8005922:	d003      	beq.n	800592c <HAL_GPIO_Init+0x100>
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b12      	cmp	r3, #18
 800592a:	d123      	bne.n	8005974 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800592c:	69fb      	ldr	r3, [r7, #28]
 800592e:	08da      	lsrs	r2, r3, #3
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	3208      	adds	r2, #8
 8005934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800593a:	69fb      	ldr	r3, [r7, #28]
 800593c:	f003 0307 	and.w	r3, r3, #7
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	220f      	movs	r2, #15
 8005944:	fa02 f303 	lsl.w	r3, r2, r3
 8005948:	43db      	mvns	r3, r3
 800594a:	69ba      	ldr	r2, [r7, #24]
 800594c:	4013      	ands	r3, r2
 800594e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	691a      	ldr	r2, [r3, #16]
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	f003 0307 	and.w	r3, r3, #7
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	fa02 f303 	lsl.w	r3, r2, r3
 8005960:	69ba      	ldr	r2, [r7, #24]
 8005962:	4313      	orrs	r3, r2
 8005964:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005966:	69fb      	ldr	r3, [r7, #28]
 8005968:	08da      	lsrs	r2, r3, #3
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	3208      	adds	r2, #8
 800596e:	69b9      	ldr	r1, [r7, #24]
 8005970:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	005b      	lsls	r3, r3, #1
 800597e:	2203      	movs	r2, #3
 8005980:	fa02 f303 	lsl.w	r3, r2, r3
 8005984:	43db      	mvns	r3, r3
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	4013      	ands	r3, r2
 800598a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	f003 0203 	and.w	r2, r3, #3
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	005b      	lsls	r3, r3, #1
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	69ba      	ldr	r2, [r7, #24]
 800599e:	4313      	orrs	r3, r2
 80059a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	69ba      	ldr	r2, [r7, #24]
 80059a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 80be 	beq.w	8005b32 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059b6:	4b65      	ldr	r3, [pc, #404]	; (8005b4c <HAL_GPIO_Init+0x320>)
 80059b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059ba:	4a64      	ldr	r2, [pc, #400]	; (8005b4c <HAL_GPIO_Init+0x320>)
 80059bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059c0:	6453      	str	r3, [r2, #68]	; 0x44
 80059c2:	4b62      	ldr	r3, [pc, #392]	; (8005b4c <HAL_GPIO_Init+0x320>)
 80059c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80059ca:	60fb      	str	r3, [r7, #12]
 80059cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80059ce:	4a60      	ldr	r2, [pc, #384]	; (8005b50 <HAL_GPIO_Init+0x324>)
 80059d0:	69fb      	ldr	r3, [r7, #28]
 80059d2:	089b      	lsrs	r3, r3, #2
 80059d4:	3302      	adds	r3, #2
 80059d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059da:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	f003 0303 	and.w	r3, r3, #3
 80059e2:	009b      	lsls	r3, r3, #2
 80059e4:	220f      	movs	r2, #15
 80059e6:	fa02 f303 	lsl.w	r3, r2, r3
 80059ea:	43db      	mvns	r3, r3
 80059ec:	69ba      	ldr	r2, [r7, #24]
 80059ee:	4013      	ands	r3, r2
 80059f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	4a57      	ldr	r2, [pc, #348]	; (8005b54 <HAL_GPIO_Init+0x328>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d037      	beq.n	8005a6a <HAL_GPIO_Init+0x23e>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	4a56      	ldr	r2, [pc, #344]	; (8005b58 <HAL_GPIO_Init+0x32c>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d031      	beq.n	8005a66 <HAL_GPIO_Init+0x23a>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	4a55      	ldr	r2, [pc, #340]	; (8005b5c <HAL_GPIO_Init+0x330>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d02b      	beq.n	8005a62 <HAL_GPIO_Init+0x236>
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	4a54      	ldr	r2, [pc, #336]	; (8005b60 <HAL_GPIO_Init+0x334>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d025      	beq.n	8005a5e <HAL_GPIO_Init+0x232>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a53      	ldr	r2, [pc, #332]	; (8005b64 <HAL_GPIO_Init+0x338>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d01f      	beq.n	8005a5a <HAL_GPIO_Init+0x22e>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	4a52      	ldr	r2, [pc, #328]	; (8005b68 <HAL_GPIO_Init+0x33c>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d019      	beq.n	8005a56 <HAL_GPIO_Init+0x22a>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a51      	ldr	r2, [pc, #324]	; (8005b6c <HAL_GPIO_Init+0x340>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d013      	beq.n	8005a52 <HAL_GPIO_Init+0x226>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a50      	ldr	r2, [pc, #320]	; (8005b70 <HAL_GPIO_Init+0x344>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d00d      	beq.n	8005a4e <HAL_GPIO_Init+0x222>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a4f      	ldr	r2, [pc, #316]	; (8005b74 <HAL_GPIO_Init+0x348>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d007      	beq.n	8005a4a <HAL_GPIO_Init+0x21e>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a4e      	ldr	r2, [pc, #312]	; (8005b78 <HAL_GPIO_Init+0x34c>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d101      	bne.n	8005a46 <HAL_GPIO_Init+0x21a>
 8005a42:	2309      	movs	r3, #9
 8005a44:	e012      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a46:	230a      	movs	r3, #10
 8005a48:	e010      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a4a:	2308      	movs	r3, #8
 8005a4c:	e00e      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a4e:	2307      	movs	r3, #7
 8005a50:	e00c      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a52:	2306      	movs	r3, #6
 8005a54:	e00a      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a56:	2305      	movs	r3, #5
 8005a58:	e008      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a5a:	2304      	movs	r3, #4
 8005a5c:	e006      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a5e:	2303      	movs	r3, #3
 8005a60:	e004      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a62:	2302      	movs	r3, #2
 8005a64:	e002      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a66:	2301      	movs	r3, #1
 8005a68:	e000      	b.n	8005a6c <HAL_GPIO_Init+0x240>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	69fa      	ldr	r2, [r7, #28]
 8005a6e:	f002 0203 	and.w	r2, r2, #3
 8005a72:	0092      	lsls	r2, r2, #2
 8005a74:	4093      	lsls	r3, r2
 8005a76:	69ba      	ldr	r2, [r7, #24]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005a7c:	4934      	ldr	r1, [pc, #208]	; (8005b50 <HAL_GPIO_Init+0x324>)
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	089b      	lsrs	r3, r3, #2
 8005a82:	3302      	adds	r3, #2
 8005a84:	69ba      	ldr	r2, [r7, #24]
 8005a86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a8a:	4b3c      	ldr	r3, [pc, #240]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	43db      	mvns	r3, r3
 8005a94:	69ba      	ldr	r2, [r7, #24]
 8005a96:	4013      	ands	r3, r2
 8005a98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005aa6:	69ba      	ldr	r2, [r7, #24]
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005aae:	4a33      	ldr	r2, [pc, #204]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005ab0:	69bb      	ldr	r3, [r7, #24]
 8005ab2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005ab4:	4b31      	ldr	r3, [pc, #196]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	43db      	mvns	r3, r3
 8005abe:	69ba      	ldr	r2, [r7, #24]
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d003      	beq.n	8005ad8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	693b      	ldr	r3, [r7, #16]
 8005ad4:	4313      	orrs	r3, r2
 8005ad6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005ad8:	4a28      	ldr	r2, [pc, #160]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005ada:	69bb      	ldr	r3, [r7, #24]
 8005adc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ade:	4b27      	ldr	r3, [pc, #156]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	43db      	mvns	r3, r3
 8005ae8:	69ba      	ldr	r2, [r7, #24]
 8005aea:	4013      	ands	r3, r2
 8005aec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d003      	beq.n	8005b02 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005afa:	69ba      	ldr	r2, [r7, #24]
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005b02:	4a1e      	ldr	r2, [pc, #120]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005b08:	4b1c      	ldr	r3, [pc, #112]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005b0a:	68db      	ldr	r3, [r3, #12]
 8005b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005b0e:	693b      	ldr	r3, [r7, #16]
 8005b10:	43db      	mvns	r3, r3
 8005b12:	69ba      	ldr	r2, [r7, #24]
 8005b14:	4013      	ands	r3, r2
 8005b16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d003      	beq.n	8005b2c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005b24:	69ba      	ldr	r2, [r7, #24]
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005b2c:	4a13      	ldr	r2, [pc, #76]	; (8005b7c <HAL_GPIO_Init+0x350>)
 8005b2e:	69bb      	ldr	r3, [r7, #24]
 8005b30:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8005b32:	69fb      	ldr	r3, [r7, #28]
 8005b34:	3301      	adds	r3, #1
 8005b36:	61fb      	str	r3, [r7, #28]
 8005b38:	69fb      	ldr	r3, [r7, #28]
 8005b3a:	2b0f      	cmp	r3, #15
 8005b3c:	f67f ae86 	bls.w	800584c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005b40:	bf00      	nop
 8005b42:	3724      	adds	r7, #36	; 0x24
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr
 8005b4c:	40023800 	.word	0x40023800
 8005b50:	40013800 	.word	0x40013800
 8005b54:	40020000 	.word	0x40020000
 8005b58:	40020400 	.word	0x40020400
 8005b5c:	40020800 	.word	0x40020800
 8005b60:	40020c00 	.word	0x40020c00
 8005b64:	40021000 	.word	0x40021000
 8005b68:	40021400 	.word	0x40021400
 8005b6c:	40021800 	.word	0x40021800
 8005b70:	40021c00 	.word	0x40021c00
 8005b74:	40022000 	.word	0x40022000
 8005b78:	40022400 	.word	0x40022400
 8005b7c:	40013c00 	.word	0x40013c00

08005b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b80:	b480      	push	{r7}
 8005b82:	b083      	sub	sp, #12
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	460b      	mov	r3, r1
 8005b8a:	807b      	strh	r3, [r7, #2]
 8005b8c:	4613      	mov	r3, r2
 8005b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b90:	787b      	ldrb	r3, [r7, #1]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d003      	beq.n	8005b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b96:	887a      	ldrh	r2, [r7, #2]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005b9c:	e003      	b.n	8005ba6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005b9e:	887b      	ldrh	r3, [r7, #2]
 8005ba0:	041a      	lsls	r2, r3, #16
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	619a      	str	r2, [r3, #24]
}
 8005ba6:	bf00      	nop
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr

08005bb2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005bb2:	b480      	push	{r7}
 8005bb4:	b083      	sub	sp, #12
 8005bb6:	af00      	add	r7, sp, #0
 8005bb8:	6078      	str	r0, [r7, #4]
 8005bba:	460b      	mov	r3, r1
 8005bbc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	695a      	ldr	r2, [r3, #20]
 8005bc2:	887b      	ldrh	r3, [r7, #2]
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d004      	beq.n	8005bd4 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005bca:	887b      	ldrh	r3, [r7, #2]
 8005bcc:	041a      	lsls	r2, r3, #16
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005bd2:	e002      	b.n	8005bda <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005bd4:	887a      	ldrh	r2, [r7, #2]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	619a      	str	r2, [r3, #24]
}
 8005bda:	bf00      	nop
 8005bdc:	370c      	adds	r7, #12
 8005bde:	46bd      	mov	sp, r7
 8005be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be4:	4770      	bx	lr

08005be6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005be6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005be8:	b08f      	sub	sp, #60	; 0x3c
 8005bea:	af0a      	add	r7, sp, #40	; 0x28
 8005bec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d101      	bne.n	8005bf8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e116      	b.n	8005e26 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d106      	bne.n	8005c18 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f010 fcc2 	bl	801659c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2203      	movs	r2, #3
 8005c1c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d102      	bne.n	8005c32 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4618      	mov	r0, r3
 8005c38:	f006 faa5 	bl	800c186 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	603b      	str	r3, [r7, #0]
 8005c42:	687e      	ldr	r6, [r7, #4]
 8005c44:	466d      	mov	r5, sp
 8005c46:	f106 0410 	add.w	r4, r6, #16
 8005c4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005c50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005c52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005c56:	e885 0003 	stmia.w	r5, {r0, r1}
 8005c5a:	1d33      	adds	r3, r6, #4
 8005c5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005c5e:	6838      	ldr	r0, [r7, #0]
 8005c60:	f006 f986 	bl	800bf70 <USB_CoreInit>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d005      	beq.n	8005c76 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005c72:	2301      	movs	r3, #1
 8005c74:	e0d7      	b.n	8005e26 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f006 fa93 	bl	800c1a8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c82:	2300      	movs	r3, #0
 8005c84:	73fb      	strb	r3, [r7, #15]
 8005c86:	e04a      	b.n	8005d1e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005c88:	7bfa      	ldrb	r2, [r7, #15]
 8005c8a:	6879      	ldr	r1, [r7, #4]
 8005c8c:	4613      	mov	r3, r2
 8005c8e:	00db      	lsls	r3, r3, #3
 8005c90:	1a9b      	subs	r3, r3, r2
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	440b      	add	r3, r1
 8005c96:	333d      	adds	r3, #61	; 0x3d
 8005c98:	2201      	movs	r2, #1
 8005c9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005c9c:	7bfa      	ldrb	r2, [r7, #15]
 8005c9e:	6879      	ldr	r1, [r7, #4]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	00db      	lsls	r3, r3, #3
 8005ca4:	1a9b      	subs	r3, r3, r2
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	440b      	add	r3, r1
 8005caa:	333c      	adds	r3, #60	; 0x3c
 8005cac:	7bfa      	ldrb	r2, [r7, #15]
 8005cae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005cb0:	7bfa      	ldrb	r2, [r7, #15]
 8005cb2:	7bfb      	ldrb	r3, [r7, #15]
 8005cb4:	b298      	uxth	r0, r3
 8005cb6:	6879      	ldr	r1, [r7, #4]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	00db      	lsls	r3, r3, #3
 8005cbc:	1a9b      	subs	r3, r3, r2
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	440b      	add	r3, r1
 8005cc2:	3342      	adds	r3, #66	; 0x42
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005cc8:	7bfa      	ldrb	r2, [r7, #15]
 8005cca:	6879      	ldr	r1, [r7, #4]
 8005ccc:	4613      	mov	r3, r2
 8005cce:	00db      	lsls	r3, r3, #3
 8005cd0:	1a9b      	subs	r3, r3, r2
 8005cd2:	009b      	lsls	r3, r3, #2
 8005cd4:	440b      	add	r3, r1
 8005cd6:	333f      	adds	r3, #63	; 0x3f
 8005cd8:	2200      	movs	r2, #0
 8005cda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005cdc:	7bfa      	ldrb	r2, [r7, #15]
 8005cde:	6879      	ldr	r1, [r7, #4]
 8005ce0:	4613      	mov	r3, r2
 8005ce2:	00db      	lsls	r3, r3, #3
 8005ce4:	1a9b      	subs	r3, r3, r2
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	440b      	add	r3, r1
 8005cea:	3344      	adds	r3, #68	; 0x44
 8005cec:	2200      	movs	r2, #0
 8005cee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005cf0:	7bfa      	ldrb	r2, [r7, #15]
 8005cf2:	6879      	ldr	r1, [r7, #4]
 8005cf4:	4613      	mov	r3, r2
 8005cf6:	00db      	lsls	r3, r3, #3
 8005cf8:	1a9b      	subs	r3, r3, r2
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	440b      	add	r3, r1
 8005cfe:	3348      	adds	r3, #72	; 0x48
 8005d00:	2200      	movs	r2, #0
 8005d02:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005d04:	7bfa      	ldrb	r2, [r7, #15]
 8005d06:	6879      	ldr	r1, [r7, #4]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	00db      	lsls	r3, r3, #3
 8005d0c:	1a9b      	subs	r3, r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	440b      	add	r3, r1
 8005d12:	3350      	adds	r3, #80	; 0x50
 8005d14:	2200      	movs	r2, #0
 8005d16:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d18:	7bfb      	ldrb	r3, [r7, #15]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	73fb      	strb	r3, [r7, #15]
 8005d1e:	7bfa      	ldrb	r2, [r7, #15]
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	685b      	ldr	r3, [r3, #4]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d3af      	bcc.n	8005c88 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005d28:	2300      	movs	r3, #0
 8005d2a:	73fb      	strb	r3, [r7, #15]
 8005d2c:	e044      	b.n	8005db8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005d2e:	7bfa      	ldrb	r2, [r7, #15]
 8005d30:	6879      	ldr	r1, [r7, #4]
 8005d32:	4613      	mov	r3, r2
 8005d34:	00db      	lsls	r3, r3, #3
 8005d36:	1a9b      	subs	r3, r3, r2
 8005d38:	009b      	lsls	r3, r3, #2
 8005d3a:	440b      	add	r3, r1
 8005d3c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005d40:	2200      	movs	r2, #0
 8005d42:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005d44:	7bfa      	ldrb	r2, [r7, #15]
 8005d46:	6879      	ldr	r1, [r7, #4]
 8005d48:	4613      	mov	r3, r2
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	1a9b      	subs	r3, r3, r2
 8005d4e:	009b      	lsls	r3, r3, #2
 8005d50:	440b      	add	r3, r1
 8005d52:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8005d56:	7bfa      	ldrb	r2, [r7, #15]
 8005d58:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005d5a:	7bfa      	ldrb	r2, [r7, #15]
 8005d5c:	6879      	ldr	r1, [r7, #4]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	00db      	lsls	r3, r3, #3
 8005d62:	1a9b      	subs	r3, r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	440b      	add	r3, r1
 8005d68:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005d70:	7bfa      	ldrb	r2, [r7, #15]
 8005d72:	6879      	ldr	r1, [r7, #4]
 8005d74:	4613      	mov	r3, r2
 8005d76:	00db      	lsls	r3, r3, #3
 8005d78:	1a9b      	subs	r3, r3, r2
 8005d7a:	009b      	lsls	r3, r3, #2
 8005d7c:	440b      	add	r3, r1
 8005d7e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005d82:	2200      	movs	r2, #0
 8005d84:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005d86:	7bfa      	ldrb	r2, [r7, #15]
 8005d88:	6879      	ldr	r1, [r7, #4]
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	00db      	lsls	r3, r3, #3
 8005d8e:	1a9b      	subs	r3, r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	440b      	add	r3, r1
 8005d94:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005d9c:	7bfa      	ldrb	r2, [r7, #15]
 8005d9e:	6879      	ldr	r1, [r7, #4]
 8005da0:	4613      	mov	r3, r2
 8005da2:	00db      	lsls	r3, r3, #3
 8005da4:	1a9b      	subs	r3, r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	440b      	add	r3, r1
 8005daa:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005dae:	2200      	movs	r2, #0
 8005db0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005db2:	7bfb      	ldrb	r3, [r7, #15]
 8005db4:	3301      	adds	r3, #1
 8005db6:	73fb      	strb	r3, [r7, #15]
 8005db8:	7bfa      	ldrb	r2, [r7, #15]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	429a      	cmp	r2, r3
 8005dc0:	d3b5      	bcc.n	8005d2e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	603b      	str	r3, [r7, #0]
 8005dc8:	687e      	ldr	r6, [r7, #4]
 8005dca:	466d      	mov	r5, sp
 8005dcc:	f106 0410 	add.w	r4, r6, #16
 8005dd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005dd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005dd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005dd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005dd8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005ddc:	e885 0003 	stmia.w	r5, {r0, r1}
 8005de0:	1d33      	adds	r3, r6, #4
 8005de2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005de4:	6838      	ldr	r0, [r7, #0]
 8005de6:	f006 fa09 	bl	800c1fc <USB_DevInit>
 8005dea:	4603      	mov	r3, r0
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d005      	beq.n	8005dfc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2202      	movs	r2, #2
 8005df4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	e014      	b.n	8005e26 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d102      	bne.n	8005e1a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f001 f881 	bl	8006f1c <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f007 fa58 	bl	800d2d4 <USB_DevDisconnect>

  return HAL_OK;
 8005e24:	2300      	movs	r3, #0
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3714      	adds	r7, #20
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e2e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005e2e:	b580      	push	{r7, lr}
 8005e30:	b082      	sub	sp, #8
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d101      	bne.n	8005e44 <HAL_PCD_Start+0x16>
 8005e40:	2302      	movs	r3, #2
 8005e42:	e012      	b.n	8005e6a <HAL_PCD_Start+0x3c>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4618      	mov	r0, r3
 8005e52:	f007 fa27 	bl	800d2a4 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f006 f982 	bl	800c164 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005e68:	2300      	movs	r3, #0
}
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	3708      	adds	r7, #8
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	bd80      	pop	{r7, pc}

08005e72 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005e72:	b590      	push	{r4, r7, lr}
 8005e74:	b08d      	sub	sp, #52	; 0x34
 8005e76:	af00      	add	r7, sp, #0
 8005e78:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e80:	6a3b      	ldr	r3, [r7, #32]
 8005e82:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f007 face 	bl	800d42a <USB_GetMode>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f040 83ca 	bne.w	800662a <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	f007 fa32 	bl	800d304 <USB_ReadInterrupts>
 8005ea0:	4603      	mov	r3, r0
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	f000 83c0 	beq.w	8006628 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4618      	mov	r0, r3
 8005eae:	f007 fa29 	bl	800d304 <USB_ReadInterrupts>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	f003 0302 	and.w	r3, r3, #2
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d107      	bne.n	8005ecc <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	695a      	ldr	r2, [r3, #20]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f002 0202 	and.w	r2, r2, #2
 8005eca:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f007 fa17 	bl	800d304 <USB_ReadInterrupts>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	f003 0310 	and.w	r3, r3, #16
 8005edc:	2b10      	cmp	r3, #16
 8005ede:	d161      	bne.n	8005fa4 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	699a      	ldr	r2, [r3, #24]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0210 	bic.w	r2, r2, #16
 8005eee:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005ef0:	6a3b      	ldr	r3, [r7, #32]
 8005ef2:	6a1b      	ldr	r3, [r3, #32]
 8005ef4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	f003 020f 	and.w	r2, r3, #15
 8005efc:	4613      	mov	r3, r2
 8005efe:	00db      	lsls	r3, r3, #3
 8005f00:	1a9b      	subs	r3, r3, r2
 8005f02:	009b      	lsls	r3, r3, #2
 8005f04:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	0c5b      	lsrs	r3, r3, #17
 8005f14:	f003 030f 	and.w	r3, r3, #15
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d124      	bne.n	8005f66 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005f1c:	69ba      	ldr	r2, [r7, #24]
 8005f1e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005f22:	4013      	ands	r3, r2
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d035      	beq.n	8005f94 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005f2c:	69bb      	ldr	r3, [r7, #24]
 8005f2e:	091b      	lsrs	r3, r3, #4
 8005f30:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005f32:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	461a      	mov	r2, r3
 8005f3a:	6a38      	ldr	r0, [r7, #32]
 8005f3c:	f007 f88f 	bl	800d05e <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005f40:	697b      	ldr	r3, [r7, #20]
 8005f42:	68da      	ldr	r2, [r3, #12]
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	091b      	lsrs	r3, r3, #4
 8005f48:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f4c:	441a      	add	r2, r3
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005f52:	697b      	ldr	r3, [r7, #20]
 8005f54:	699a      	ldr	r2, [r3, #24]
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	091b      	lsrs	r3, r3, #4
 8005f5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f5e:	441a      	add	r2, r3
 8005f60:	697b      	ldr	r3, [r7, #20]
 8005f62:	619a      	str	r2, [r3, #24]
 8005f64:	e016      	b.n	8005f94 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	0c5b      	lsrs	r3, r3, #17
 8005f6a:	f003 030f 	and.w	r3, r3, #15
 8005f6e:	2b06      	cmp	r3, #6
 8005f70:	d110      	bne.n	8005f94 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005f78:	2208      	movs	r2, #8
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	6a38      	ldr	r0, [r7, #32]
 8005f7e:	f007 f86e 	bl	800d05e <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	699a      	ldr	r2, [r3, #24]
 8005f86:	69bb      	ldr	r3, [r7, #24]
 8005f88:	091b      	lsrs	r3, r3, #4
 8005f8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005f8e:	441a      	add	r2, r3
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	699a      	ldr	r2, [r3, #24]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0210 	orr.w	r2, r2, #16
 8005fa2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f007 f9ab 	bl	800d304 <USB_ReadInterrupts>
 8005fae:	4603      	mov	r3, r0
 8005fb0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005fb4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005fb8:	d16e      	bne.n	8006098 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f007 f9b1 	bl	800d32a <USB_ReadDevAllOutEpInterrupt>
 8005fc8:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005fca:	e062      	b.n	8006092 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d057      	beq.n	8006086 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fdc:	b2d2      	uxtb	r2, r2
 8005fde:	4611      	mov	r1, r2
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f007 f9d6 	bl	800d392 <USB_ReadDevOutEPInterrupt>
 8005fe6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	f003 0301 	and.w	r3, r3, #1
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00c      	beq.n	800600c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ff4:	015a      	lsls	r2, r3, #5
 8005ff6:	69fb      	ldr	r3, [r7, #28]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ffe:	461a      	mov	r2, r3
 8006000:	2301      	movs	r3, #1
 8006002:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006004:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 fdde 	bl	8006bc8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	f003 0308 	and.w	r3, r3, #8
 8006012:	2b00      	cmp	r3, #0
 8006014:	d00c      	beq.n	8006030 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006018:	015a      	lsls	r2, r3, #5
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	4413      	add	r3, r2
 800601e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006022:	461a      	mov	r2, r3
 8006024:	2308      	movs	r3, #8
 8006026:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006028:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f000 fed8 	bl	8006de0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006030:	693b      	ldr	r3, [r7, #16]
 8006032:	f003 0310 	and.w	r3, r3, #16
 8006036:	2b00      	cmp	r3, #0
 8006038:	d008      	beq.n	800604c <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800603a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	4413      	add	r3, r2
 8006042:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006046:	461a      	mov	r2, r3
 8006048:	2310      	movs	r3, #16
 800604a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	f003 0320 	and.w	r3, r3, #32
 8006052:	2b00      	cmp	r3, #0
 8006054:	d008      	beq.n	8006068 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006058:	015a      	lsls	r2, r3, #5
 800605a:	69fb      	ldr	r3, [r7, #28]
 800605c:	4413      	add	r3, r2
 800605e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006062:	461a      	mov	r2, r3
 8006064:	2320      	movs	r3, #32
 8006066:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d009      	beq.n	8006086 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006074:	015a      	lsls	r2, r3, #5
 8006076:	69fb      	ldr	r3, [r7, #28]
 8006078:	4413      	add	r3, r2
 800607a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800607e:	461a      	mov	r2, r3
 8006080:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006084:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006088:	3301      	adds	r3, #1
 800608a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800608c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006092:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006094:	2b00      	cmp	r3, #0
 8006096:	d199      	bne.n	8005fcc <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4618      	mov	r0, r3
 800609e:	f007 f931 	bl	800d304 <USB_ReadInterrupts>
 80060a2:	4603      	mov	r3, r0
 80060a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060a8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80060ac:	f040 80c0 	bne.w	8006230 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f007 f952 	bl	800d35e <USB_ReadDevAllInEpInterrupt>
 80060ba:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80060c0:	e0b2      	b.n	8006228 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80060c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c4:	f003 0301 	and.w	r3, r3, #1
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 80a7 	beq.w	800621c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80060d4:	b2d2      	uxtb	r2, r2
 80060d6:	4611      	mov	r1, r2
 80060d8:	4618      	mov	r0, r3
 80060da:	f007 f978 	bl	800d3ce <USB_ReadDevInEPInterrupt>
 80060de:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80060e0:	693b      	ldr	r3, [r7, #16]
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d057      	beq.n	800619a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80060ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ec:	f003 030f 	and.w	r3, r3, #15
 80060f0:	2201      	movs	r2, #1
 80060f2:	fa02 f303 	lsl.w	r3, r2, r3
 80060f6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80060fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	43db      	mvns	r3, r3
 8006104:	69f9      	ldr	r1, [r7, #28]
 8006106:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800610a:	4013      	ands	r3, r2
 800610c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800610e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006110:	015a      	lsls	r2, r3, #5
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	4413      	add	r3, r2
 8006116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800611a:	461a      	mov	r2, r3
 800611c:	2301      	movs	r3, #1
 800611e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	691b      	ldr	r3, [r3, #16]
 8006124:	2b01      	cmp	r3, #1
 8006126:	d132      	bne.n	800618e <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006128:	6879      	ldr	r1, [r7, #4]
 800612a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800612c:	4613      	mov	r3, r2
 800612e:	00db      	lsls	r3, r3, #3
 8006130:	1a9b      	subs	r3, r3, r2
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	440b      	add	r3, r1
 8006136:	3348      	adds	r3, #72	; 0x48
 8006138:	6819      	ldr	r1, [r3, #0]
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800613e:	4613      	mov	r3, r2
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	1a9b      	subs	r3, r3, r2
 8006144:	009b      	lsls	r3, r3, #2
 8006146:	4403      	add	r3, r0
 8006148:	3344      	adds	r3, #68	; 0x44
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4419      	add	r1, r3
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006152:	4613      	mov	r3, r2
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	1a9b      	subs	r3, r3, r2
 8006158:	009b      	lsls	r3, r3, #2
 800615a:	4403      	add	r3, r0
 800615c:	3348      	adds	r3, #72	; 0x48
 800615e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006162:	2b00      	cmp	r3, #0
 8006164:	d113      	bne.n	800618e <HAL_PCD_IRQHandler+0x31c>
 8006166:	6879      	ldr	r1, [r7, #4]
 8006168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800616a:	4613      	mov	r3, r2
 800616c:	00db      	lsls	r3, r3, #3
 800616e:	1a9b      	subs	r3, r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	440b      	add	r3, r1
 8006174:	3350      	adds	r3, #80	; 0x50
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d108      	bne.n	800618e <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6818      	ldr	r0, [r3, #0]
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006186:	461a      	mov	r2, r3
 8006188:	2101      	movs	r1, #1
 800618a:	f007 f981 	bl	800d490 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800618e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006190:	b2db      	uxtb	r3, r3
 8006192:	4619      	mov	r1, r3
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f010 fa84 	bl	80166a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800619a:	693b      	ldr	r3, [r7, #16]
 800619c:	f003 0308 	and.w	r3, r3, #8
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d008      	beq.n	80061b6 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80061a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a6:	015a      	lsls	r2, r3, #5
 80061a8:	69fb      	ldr	r3, [r7, #28]
 80061aa:	4413      	add	r3, r2
 80061ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061b0:	461a      	mov	r2, r3
 80061b2:	2308      	movs	r3, #8
 80061b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	f003 0310 	and.w	r3, r3, #16
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d008      	beq.n	80061d2 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80061c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c2:	015a      	lsls	r2, r3, #5
 80061c4:	69fb      	ldr	r3, [r7, #28]
 80061c6:	4413      	add	r3, r2
 80061c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061cc:	461a      	mov	r2, r3
 80061ce:	2310      	movs	r3, #16
 80061d0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d008      	beq.n	80061ee <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80061dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061de:	015a      	lsls	r2, r3, #5
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	4413      	add	r3, r2
 80061e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80061e8:	461a      	mov	r2, r3
 80061ea:	2340      	movs	r3, #64	; 0x40
 80061ec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80061ee:	693b      	ldr	r3, [r7, #16]
 80061f0:	f003 0302 	and.w	r3, r3, #2
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d008      	beq.n	800620a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	015a      	lsls	r2, r3, #5
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	4413      	add	r3, r2
 8006200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006204:	461a      	mov	r2, r3
 8006206:	2302      	movs	r3, #2
 8006208:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006210:	2b00      	cmp	r3, #0
 8006212:	d003      	beq.n	800621c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006214:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 fc48 	bl	8006aac <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800621c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621e:	3301      	adds	r3, #1
 8006220:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006224:	085b      	lsrs	r3, r3, #1
 8006226:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800622a:	2b00      	cmp	r3, #0
 800622c:	f47f af49 	bne.w	80060c2 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4618      	mov	r0, r3
 8006236:	f007 f865 	bl	800d304 <USB_ReadInterrupts>
 800623a:	4603      	mov	r3, r0
 800623c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006240:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006244:	d122      	bne.n	800628c <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	69fa      	ldr	r2, [r7, #28]
 8006250:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006254:	f023 0301 	bic.w	r3, r3, #1
 8006258:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8006260:	2b01      	cmp	r3, #1
 8006262:	d108      	bne.n	8006276 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800626c:	2100      	movs	r1, #0
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f010 fc66 	bl	8016b40 <HAL_PCDEx_LPM_Callback>
 8006274:	e002      	b.n	800627c <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f010 fa8a 	bl	8016790 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	695a      	ldr	r2, [r3, #20]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800628a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4618      	mov	r0, r3
 8006292:	f007 f837 	bl	800d304 <USB_ReadInterrupts>
 8006296:	4603      	mov	r3, r0
 8006298:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800629c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062a0:	d112      	bne.n	80062c8 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80062a2:	69fb      	ldr	r3, [r7, #28]
 80062a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	f003 0301 	and.w	r3, r3, #1
 80062ae:	2b01      	cmp	r3, #1
 80062b0:	d102      	bne.n	80062b8 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f010 fa46 	bl	8016744 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	695a      	ldr	r2, [r3, #20]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80062c6:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f007 f819 	bl	800d304 <USB_ReadInterrupts>
 80062d2:	4603      	mov	r3, r0
 80062d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062dc:	d121      	bne.n	8006322 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	695a      	ldr	r2, [r3, #20]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80062ec:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d111      	bne.n	800631c <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006306:	089b      	lsrs	r3, r3, #2
 8006308:	f003 020f 	and.w	r2, r3, #15
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006312:	2101      	movs	r1, #1
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f010 fc13 	bl	8016b40 <HAL_PCDEx_LPM_Callback>
 800631a:	e002      	b.n	8006322 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f010 fa11 	bl	8016744 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4618      	mov	r0, r3
 8006328:	f006 ffec 	bl	800d304 <USB_ReadInterrupts>
 800632c:	4603      	mov	r3, r0
 800632e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006332:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006336:	f040 80c7 	bne.w	80064c8 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	69fa      	ldr	r2, [r7, #28]
 8006344:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006348:	f023 0301 	bic.w	r3, r3, #1
 800634c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2110      	movs	r1, #16
 8006354:	4618      	mov	r0, r3
 8006356:	f006 f8bf 	bl	800c4d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800635a:	2300      	movs	r3, #0
 800635c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800635e:	e056      	b.n	800640e <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	4413      	add	r3, r2
 8006368:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800636c:	461a      	mov	r2, r3
 800636e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006372:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	69fb      	ldr	r3, [r7, #28]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006384:	0151      	lsls	r1, r2, #5
 8006386:	69fa      	ldr	r2, [r7, #28]
 8006388:	440a      	add	r2, r1
 800638a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800638e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006392:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006396:	015a      	lsls	r2, r3, #5
 8006398:	69fb      	ldr	r3, [r7, #28]
 800639a:	4413      	add	r3, r2
 800639c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063a4:	0151      	lsls	r1, r2, #5
 80063a6:	69fa      	ldr	r2, [r7, #28]
 80063a8:	440a      	add	r2, r1
 80063aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063ae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80063b2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80063b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063b6:	015a      	lsls	r2, r3, #5
 80063b8:	69fb      	ldr	r3, [r7, #28]
 80063ba:	4413      	add	r3, r2
 80063bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063c0:	461a      	mov	r2, r3
 80063c2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80063c6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80063c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063d8:	0151      	lsls	r1, r2, #5
 80063da:	69fa      	ldr	r2, [r7, #28]
 80063dc:	440a      	add	r2, r1
 80063de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80063e2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80063e6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80063e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	4413      	add	r3, r2
 80063f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80063f8:	0151      	lsls	r1, r2, #5
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	440a      	add	r2, r1
 80063fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006402:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006406:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800640a:	3301      	adds	r3, #1
 800640c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006414:	429a      	cmp	r2, r3
 8006416:	d3a3      	bcc.n	8006360 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800641e:	69db      	ldr	r3, [r3, #28]
 8006420:	69fa      	ldr	r2, [r7, #28]
 8006422:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006426:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800642a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006430:	2b00      	cmp	r3, #0
 8006432:	d016      	beq.n	8006462 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800643a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800643e:	69fa      	ldr	r2, [r7, #28]
 8006440:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006444:	f043 030b 	orr.w	r3, r3, #11
 8006448:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006452:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006454:	69fa      	ldr	r2, [r7, #28]
 8006456:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800645a:	f043 030b 	orr.w	r3, r3, #11
 800645e:	6453      	str	r3, [r2, #68]	; 0x44
 8006460:	e015      	b.n	800648e <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006468:	695a      	ldr	r2, [r3, #20]
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006470:	4619      	mov	r1, r3
 8006472:	f242 032b 	movw	r3, #8235	; 0x202b
 8006476:	4313      	orrs	r3, r2
 8006478:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800647a:	69fb      	ldr	r3, [r7, #28]
 800647c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	69fa      	ldr	r2, [r7, #28]
 8006484:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006488:	f043 030b 	orr.w	r3, r3, #11
 800648c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	69fa      	ldr	r2, [r7, #28]
 8006498:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800649c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80064a0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6818      	ldr	r0, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80064b2:	461a      	mov	r2, r3
 80064b4:	f006 ffec 	bl	800d490 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	695a      	ldr	r2, [r3, #20]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80064c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4618      	mov	r0, r3
 80064ce:	f006 ff19 	bl	800d304 <USB_ReadInterrupts>
 80064d2:	4603      	mov	r3, r0
 80064d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80064d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064dc:	d124      	bne.n	8006528 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4618      	mov	r0, r3
 80064e4:	f006 ffb0 	bl	800d448 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4618      	mov	r0, r3
 80064ee:	f006 f854 	bl	800c59a <USB_GetDevSpeed>
 80064f2:	4603      	mov	r3, r0
 80064f4:	461a      	mov	r2, r3
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681c      	ldr	r4, [r3, #0]
 80064fe:	f001 f999 	bl	8007834 <HAL_RCC_GetHCLKFreq>
 8006502:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006508:	b2db      	uxtb	r3, r3
 800650a:	461a      	mov	r2, r3
 800650c:	4620      	mov	r0, r4
 800650e:	f005 fd87 	bl	800c020 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f010 f8ed 	bl	80166f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	695a      	ldr	r2, [r3, #20]
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006526:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4618      	mov	r0, r3
 800652e:	f006 fee9 	bl	800d304 <USB_ReadInterrupts>
 8006532:	4603      	mov	r3, r0
 8006534:	f003 0308 	and.w	r3, r3, #8
 8006538:	2b08      	cmp	r3, #8
 800653a:	d10a      	bne.n	8006552 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f010 f8ca 	bl	80166d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	695a      	ldr	r2, [r3, #20]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f002 0208 	and.w	r2, r2, #8
 8006550:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	4618      	mov	r0, r3
 8006558:	f006 fed4 	bl	800d304 <USB_ReadInterrupts>
 800655c:	4603      	mov	r3, r0
 800655e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006562:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006566:	d10f      	bne.n	8006588 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006568:	2300      	movs	r3, #0
 800656a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800656c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656e:	b2db      	uxtb	r3, r3
 8006570:	4619      	mov	r1, r3
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f010 f92c 	bl	80167d0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	695a      	ldr	r2, [r3, #20]
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006586:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4618      	mov	r0, r3
 800658e:	f006 feb9 	bl	800d304 <USB_ReadInterrupts>
 8006592:	4603      	mov	r3, r0
 8006594:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006598:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800659c:	d10f      	bne.n	80065be <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800659e:	2300      	movs	r3, #0
 80065a0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80065a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065a4:	b2db      	uxtb	r3, r3
 80065a6:	4619      	mov	r1, r3
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f010 f8ff 	bl	80167ac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	695a      	ldr	r2, [r3, #20]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80065bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4618      	mov	r0, r3
 80065c4:	f006 fe9e 	bl	800d304 <USB_ReadInterrupts>
 80065c8:	4603      	mov	r3, r0
 80065ca:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80065ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80065d2:	d10a      	bne.n	80065ea <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f010 f90d 	bl	80167f4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	695a      	ldr	r2, [r3, #20]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80065e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	4618      	mov	r0, r3
 80065f0:	f006 fe88 	bl	800d304 <USB_ReadInterrupts>
 80065f4:	4603      	mov	r3, r0
 80065f6:	f003 0304 	and.w	r3, r3, #4
 80065fa:	2b04      	cmp	r3, #4
 80065fc:	d115      	bne.n	800662a <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	f003 0304 	and.w	r3, r3, #4
 800660c:	2b00      	cmp	r3, #0
 800660e:	d002      	beq.n	8006616 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f010 f8fd 	bl	8016810 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6859      	ldr	r1, [r3, #4]
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	69ba      	ldr	r2, [r7, #24]
 8006622:	430a      	orrs	r2, r1
 8006624:	605a      	str	r2, [r3, #4]
 8006626:	e000      	b.n	800662a <HAL_PCD_IRQHandler+0x7b8>
      return;
 8006628:	bf00      	nop
    }
  }
}
 800662a:	3734      	adds	r7, #52	; 0x34
 800662c:	46bd      	mov	sp, r7
 800662e:	bd90      	pop	{r4, r7, pc}

08006630 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	460b      	mov	r3, r1
 800663a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006642:	2b01      	cmp	r3, #1
 8006644:	d101      	bne.n	800664a <HAL_PCD_SetAddress+0x1a>
 8006646:	2302      	movs	r3, #2
 8006648:	e013      	b.n	8006672 <HAL_PCD_SetAddress+0x42>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2201      	movs	r2, #1
 800664e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	78fa      	ldrb	r2, [r7, #3]
 8006656:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	78fa      	ldrb	r2, [r7, #3]
 8006660:	4611      	mov	r1, r2
 8006662:	4618      	mov	r0, r3
 8006664:	f006 fdf8 	bl	800d258 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3708      	adds	r7, #8
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b084      	sub	sp, #16
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	4608      	mov	r0, r1
 8006684:	4611      	mov	r1, r2
 8006686:	461a      	mov	r2, r3
 8006688:	4603      	mov	r3, r0
 800668a:	70fb      	strb	r3, [r7, #3]
 800668c:	460b      	mov	r3, r1
 800668e:	803b      	strh	r3, [r7, #0]
 8006690:	4613      	mov	r3, r2
 8006692:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006694:	2300      	movs	r3, #0
 8006696:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006698:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800669c:	2b00      	cmp	r3, #0
 800669e:	da0f      	bge.n	80066c0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80066a0:	78fb      	ldrb	r3, [r7, #3]
 80066a2:	f003 020f 	and.w	r2, r3, #15
 80066a6:	4613      	mov	r3, r2
 80066a8:	00db      	lsls	r3, r3, #3
 80066aa:	1a9b      	subs	r3, r3, r2
 80066ac:	009b      	lsls	r3, r3, #2
 80066ae:	3338      	adds	r3, #56	; 0x38
 80066b0:	687a      	ldr	r2, [r7, #4]
 80066b2:	4413      	add	r3, r2
 80066b4:	3304      	adds	r3, #4
 80066b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	2201      	movs	r2, #1
 80066bc:	705a      	strb	r2, [r3, #1]
 80066be:	e00f      	b.n	80066e0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	f003 020f 	and.w	r2, r3, #15
 80066c6:	4613      	mov	r3, r2
 80066c8:	00db      	lsls	r3, r3, #3
 80066ca:	1a9b      	subs	r3, r3, r2
 80066cc:	009b      	lsls	r3, r3, #2
 80066ce:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	4413      	add	r3, r2
 80066d6:	3304      	adds	r3, #4
 80066d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	2200      	movs	r2, #0
 80066de:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	f003 030f 	and.w	r3, r3, #15
 80066e6:	b2da      	uxtb	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80066ec:	883a      	ldrh	r2, [r7, #0]
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	78ba      	ldrb	r2, [r7, #2]
 80066f6:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	785b      	ldrb	r3, [r3, #1]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d004      	beq.n	800670a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	781b      	ldrb	r3, [r3, #0]
 8006704:	b29a      	uxth	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800670a:	78bb      	ldrb	r3, [r7, #2]
 800670c:	2b02      	cmp	r3, #2
 800670e:	d102      	bne.n	8006716 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2200      	movs	r2, #0
 8006714:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800671c:	2b01      	cmp	r3, #1
 800671e:	d101      	bne.n	8006724 <HAL_PCD_EP_Open+0xaa>
 8006720:	2302      	movs	r3, #2
 8006722:	e00e      	b.n	8006742 <HAL_PCD_EP_Open+0xc8>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2201      	movs	r2, #1
 8006728:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	68f9      	ldr	r1, [r7, #12]
 8006732:	4618      	mov	r0, r3
 8006734:	f005 ff56 	bl	800c5e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8006740:	7afb      	ldrb	r3, [r7, #11]
}
 8006742:	4618      	mov	r0, r3
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b084      	sub	sp, #16
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
 8006752:	460b      	mov	r3, r1
 8006754:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006756:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800675a:	2b00      	cmp	r3, #0
 800675c:	da0f      	bge.n	800677e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800675e:	78fb      	ldrb	r3, [r7, #3]
 8006760:	f003 020f 	and.w	r2, r3, #15
 8006764:	4613      	mov	r3, r2
 8006766:	00db      	lsls	r3, r3, #3
 8006768:	1a9b      	subs	r3, r3, r2
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	3338      	adds	r3, #56	; 0x38
 800676e:	687a      	ldr	r2, [r7, #4]
 8006770:	4413      	add	r3, r2
 8006772:	3304      	adds	r3, #4
 8006774:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2201      	movs	r2, #1
 800677a:	705a      	strb	r2, [r3, #1]
 800677c:	e00f      	b.n	800679e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800677e:	78fb      	ldrb	r3, [r7, #3]
 8006780:	f003 020f 	and.w	r2, r3, #15
 8006784:	4613      	mov	r3, r2
 8006786:	00db      	lsls	r3, r3, #3
 8006788:	1a9b      	subs	r3, r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	4413      	add	r3, r2
 8006794:	3304      	adds	r3, #4
 8006796:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800679e:	78fb      	ldrb	r3, [r7, #3]
 80067a0:	f003 030f 	and.w	r3, r3, #15
 80067a4:	b2da      	uxtb	r2, r3
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_PCD_EP_Close+0x6e>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e00e      	b.n	80067d6 <HAL_PCD_EP_Close+0x8c>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68f9      	ldr	r1, [r7, #12]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f005 ff94 	bl	800c6f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b086      	sub	sp, #24
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	60f8      	str	r0, [r7, #12]
 80067e6:	607a      	str	r2, [r7, #4]
 80067e8:	603b      	str	r3, [r7, #0]
 80067ea:	460b      	mov	r3, r1
 80067ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067ee:	7afb      	ldrb	r3, [r7, #11]
 80067f0:	f003 020f 	and.w	r2, r3, #15
 80067f4:	4613      	mov	r3, r2
 80067f6:	00db      	lsls	r3, r3, #3
 80067f8:	1a9b      	subs	r3, r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	4413      	add	r3, r2
 8006804:	3304      	adds	r3, #4
 8006806:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006808:	697b      	ldr	r3, [r7, #20]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	683a      	ldr	r2, [r7, #0]
 8006812:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	2200      	movs	r2, #0
 8006818:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2200      	movs	r2, #0
 800681e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006820:	7afb      	ldrb	r3, [r7, #11]
 8006822:	f003 030f 	and.w	r3, r3, #15
 8006826:	b2da      	uxtb	r2, r3
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	691b      	ldr	r3, [r3, #16]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d102      	bne.n	800683a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800683a:	7afb      	ldrb	r3, [r7, #11]
 800683c:	f003 030f 	and.w	r3, r3, #15
 8006840:	2b00      	cmp	r3, #0
 8006842:	d109      	bne.n	8006858 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	6818      	ldr	r0, [r3, #0]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	691b      	ldr	r3, [r3, #16]
 800684c:	b2db      	uxtb	r3, r3
 800684e:	461a      	mov	r2, r3
 8006850:	6979      	ldr	r1, [r7, #20]
 8006852:	f006 fa77 	bl	800cd44 <USB_EP0StartXfer>
 8006856:	e008      	b.n	800686a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	6818      	ldr	r0, [r3, #0]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	b2db      	uxtb	r3, r3
 8006862:	461a      	mov	r2, r3
 8006864:	6979      	ldr	r1, [r7, #20]
 8006866:	f006 f821 	bl	800c8ac <USB_EPStartXfer>
  }

  return HAL_OK;
 800686a:	2300      	movs	r3, #0
}
 800686c:	4618      	mov	r0, r3
 800686e:	3718      	adds	r7, #24
 8006870:	46bd      	mov	sp, r7
 8006872:	bd80      	pop	{r7, pc}

08006874 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	460b      	mov	r3, r1
 800687e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006880:	78fb      	ldrb	r3, [r7, #3]
 8006882:	f003 020f 	and.w	r2, r3, #15
 8006886:	6879      	ldr	r1, [r7, #4]
 8006888:	4613      	mov	r3, r2
 800688a:	00db      	lsls	r3, r3, #3
 800688c:	1a9b      	subs	r3, r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	440b      	add	r3, r1
 8006892:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006896:	681b      	ldr	r3, [r3, #0]
}
 8006898:	4618      	mov	r0, r3
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b086      	sub	sp, #24
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	607a      	str	r2, [r7, #4]
 80068ae:	603b      	str	r3, [r7, #0]
 80068b0:	460b      	mov	r3, r1
 80068b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80068b4:	7afb      	ldrb	r3, [r7, #11]
 80068b6:	f003 020f 	and.w	r2, r3, #15
 80068ba:	4613      	mov	r3, r2
 80068bc:	00db      	lsls	r3, r3, #3
 80068be:	1a9b      	subs	r3, r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	3338      	adds	r3, #56	; 0x38
 80068c4:	68fa      	ldr	r2, [r7, #12]
 80068c6:	4413      	add	r3, r2
 80068c8:	3304      	adds	r3, #4
 80068ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	687a      	ldr	r2, [r7, #4]
 80068d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80068d8:	697b      	ldr	r3, [r7, #20]
 80068da:	2200      	movs	r2, #0
 80068dc:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	2201      	movs	r2, #1
 80068e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80068e4:	7afb      	ldrb	r3, [r7, #11]
 80068e6:	f003 030f 	and.w	r3, r3, #15
 80068ea:	b2da      	uxtb	r2, r3
 80068ec:	697b      	ldr	r3, [r7, #20]
 80068ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	691b      	ldr	r3, [r3, #16]
 80068f4:	2b01      	cmp	r3, #1
 80068f6:	d102      	bne.n	80068fe <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80068fe:	7afb      	ldrb	r3, [r7, #11]
 8006900:	f003 030f 	and.w	r3, r3, #15
 8006904:	2b00      	cmp	r3, #0
 8006906:	d109      	bne.n	800691c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6818      	ldr	r0, [r3, #0]
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	691b      	ldr	r3, [r3, #16]
 8006910:	b2db      	uxtb	r3, r3
 8006912:	461a      	mov	r2, r3
 8006914:	6979      	ldr	r1, [r7, #20]
 8006916:	f006 fa15 	bl	800cd44 <USB_EP0StartXfer>
 800691a:	e008      	b.n	800692e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6818      	ldr	r0, [r3, #0]
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	691b      	ldr	r3, [r3, #16]
 8006924:	b2db      	uxtb	r3, r3
 8006926:	461a      	mov	r2, r3
 8006928:	6979      	ldr	r1, [r7, #20]
 800692a:	f005 ffbf 	bl	800c8ac <USB_EPStartXfer>
  }

  return HAL_OK;
 800692e:	2300      	movs	r3, #0
}
 8006930:	4618      	mov	r0, r3
 8006932:	3718      	adds	r7, #24
 8006934:	46bd      	mov	sp, r7
 8006936:	bd80      	pop	{r7, pc}

08006938 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	460b      	mov	r3, r1
 8006942:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006944:	78fb      	ldrb	r3, [r7, #3]
 8006946:	f003 020f 	and.w	r2, r3, #15
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	429a      	cmp	r2, r3
 8006950:	d901      	bls.n	8006956 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e050      	b.n	80069f8 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006956:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800695a:	2b00      	cmp	r3, #0
 800695c:	da0f      	bge.n	800697e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800695e:	78fb      	ldrb	r3, [r7, #3]
 8006960:	f003 020f 	and.w	r2, r3, #15
 8006964:	4613      	mov	r3, r2
 8006966:	00db      	lsls	r3, r3, #3
 8006968:	1a9b      	subs	r3, r3, r2
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	3338      	adds	r3, #56	; 0x38
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	4413      	add	r3, r2
 8006972:	3304      	adds	r3, #4
 8006974:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	2201      	movs	r2, #1
 800697a:	705a      	strb	r2, [r3, #1]
 800697c:	e00d      	b.n	800699a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800697e:	78fa      	ldrb	r2, [r7, #3]
 8006980:	4613      	mov	r3, r2
 8006982:	00db      	lsls	r3, r3, #3
 8006984:	1a9b      	subs	r3, r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	4413      	add	r3, r2
 8006990:	3304      	adds	r3, #4
 8006992:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2200      	movs	r2, #0
 8006998:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80069a0:	78fb      	ldrb	r3, [r7, #3]
 80069a2:	f003 030f 	and.w	r3, r3, #15
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80069b2:	2b01      	cmp	r3, #1
 80069b4:	d101      	bne.n	80069ba <HAL_PCD_EP_SetStall+0x82>
 80069b6:	2302      	movs	r3, #2
 80069b8:	e01e      	b.n	80069f8 <HAL_PCD_EP_SetStall+0xc0>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	68f9      	ldr	r1, [r7, #12]
 80069c8:	4618      	mov	r0, r3
 80069ca:	f006 fb71 	bl	800d0b0 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80069ce:	78fb      	ldrb	r3, [r7, #3]
 80069d0:	f003 030f 	and.w	r3, r3, #15
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10a      	bne.n	80069ee <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6818      	ldr	r0, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	691b      	ldr	r3, [r3, #16]
 80069e0:	b2d9      	uxtb	r1, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80069e8:	461a      	mov	r2, r3
 80069ea:	f006 fd51 	bl	800d490 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2200      	movs	r2, #0
 80069f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b084      	sub	sp, #16
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	460b      	mov	r3, r1
 8006a0a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006a0c:	78fb      	ldrb	r3, [r7, #3]
 8006a0e:	f003 020f 	and.w	r2, r3, #15
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d901      	bls.n	8006a1e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e042      	b.n	8006aa4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006a1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	da0f      	bge.n	8006a46 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a26:	78fb      	ldrb	r3, [r7, #3]
 8006a28:	f003 020f 	and.w	r2, r3, #15
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	00db      	lsls	r3, r3, #3
 8006a30:	1a9b      	subs	r3, r3, r2
 8006a32:	009b      	lsls	r3, r3, #2
 8006a34:	3338      	adds	r3, #56	; 0x38
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	4413      	add	r3, r2
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2201      	movs	r2, #1
 8006a42:	705a      	strb	r2, [r3, #1]
 8006a44:	e00f      	b.n	8006a66 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a46:	78fb      	ldrb	r3, [r7, #3]
 8006a48:	f003 020f 	and.w	r2, r3, #15
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	1a9b      	subs	r3, r3, r2
 8006a52:	009b      	lsls	r3, r3, #2
 8006a54:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006a58:	687a      	ldr	r2, [r7, #4]
 8006a5a:	4413      	add	r3, r2
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2200      	movs	r2, #0
 8006a64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006a6c:	78fb      	ldrb	r3, [r7, #3]
 8006a6e:	f003 030f 	and.w	r3, r3, #15
 8006a72:	b2da      	uxtb	r2, r3
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d101      	bne.n	8006a86 <HAL_PCD_EP_ClrStall+0x86>
 8006a82:	2302      	movs	r3, #2
 8006a84:	e00e      	b.n	8006aa4 <HAL_PCD_EP_ClrStall+0xa4>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68f9      	ldr	r1, [r7, #12]
 8006a94:	4618      	mov	r0, r3
 8006a96:	f006 fb79 	bl	800d18c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3710      	adds	r7, #16
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}

08006aac <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b08a      	sub	sp, #40	; 0x28
 8006ab0:	af02      	add	r7, sp, #8
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006abc:	697b      	ldr	r3, [r7, #20]
 8006abe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006ac0:	683a      	ldr	r2, [r7, #0]
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	00db      	lsls	r3, r3, #3
 8006ac6:	1a9b      	subs	r3, r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	3338      	adds	r3, #56	; 0x38
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	4413      	add	r3, r2
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	699a      	ldr	r2, [r3, #24]
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	429a      	cmp	r2, r3
 8006ade:	d901      	bls.n	8006ae4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	e06c      	b.n	8006bbe <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	695a      	ldr	r2, [r3, #20]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	699b      	ldr	r3, [r3, #24]
 8006aec:	1ad3      	subs	r3, r2, r3
 8006aee:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	69fa      	ldr	r2, [r7, #28]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d902      	bls.n	8006b00 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	3303      	adds	r3, #3
 8006b04:	089b      	lsrs	r3, r3, #2
 8006b06:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b08:	e02b      	b.n	8006b62 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	695a      	ldr	r2, [r3, #20]
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	689b      	ldr	r3, [r3, #8]
 8006b1a:	69fa      	ldr	r2, [r7, #28]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d902      	bls.n	8006b26 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006b26:	69fb      	ldr	r3, [r7, #28]
 8006b28:	3303      	adds	r3, #3
 8006b2a:	089b      	lsrs	r3, r3, #2
 8006b2c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	68d9      	ldr	r1, [r3, #12]
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	b2da      	uxtb	r2, r3
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006b3e:	b2db      	uxtb	r3, r3
 8006b40:	9300      	str	r3, [sp, #0]
 8006b42:	4603      	mov	r3, r0
 8006b44:	6978      	ldr	r0, [r7, #20]
 8006b46:	f006 fa55 	bl	800cff4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	68da      	ldr	r2, [r3, #12]
 8006b4e:	69fb      	ldr	r3, [r7, #28]
 8006b50:	441a      	add	r2, r3
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	699a      	ldr	r2, [r3, #24]
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	441a      	add	r2, r3
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	015a      	lsls	r2, r3, #5
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	4413      	add	r3, r2
 8006b6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	69ba      	ldr	r2, [r7, #24]
 8006b74:	429a      	cmp	r2, r3
 8006b76:	d809      	bhi.n	8006b8c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	699a      	ldr	r2, [r3, #24]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006b80:	429a      	cmp	r2, r3
 8006b82:	d203      	bcs.n	8006b8c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d1be      	bne.n	8006b0a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	695a      	ldr	r2, [r3, #20]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	699b      	ldr	r3, [r3, #24]
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d811      	bhi.n	8006bbc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	f003 030f 	and.w	r3, r3, #15
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ba4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006ba6:	693b      	ldr	r3, [r7, #16]
 8006ba8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	43db      	mvns	r3, r3
 8006bb2:	6939      	ldr	r1, [r7, #16]
 8006bb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bb8:	4013      	ands	r3, r2
 8006bba:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3720      	adds	r7, #32
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b086      	sub	sp, #24
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006bdc:	697b      	ldr	r3, [r7, #20]
 8006bde:	333c      	adds	r3, #60	; 0x3c
 8006be0:	3304      	adds	r3, #4
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	015a      	lsls	r2, r3, #5
 8006bea:	693b      	ldr	r3, [r7, #16]
 8006bec:	4413      	add	r3, r2
 8006bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	691b      	ldr	r3, [r3, #16]
 8006bfa:	2b01      	cmp	r3, #1
 8006bfc:	f040 80a0 	bne.w	8006d40 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	f003 0308 	and.w	r3, r3, #8
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d015      	beq.n	8006c36 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	4a72      	ldr	r2, [pc, #456]	; (8006dd8 <PCD_EP_OutXfrComplete_int+0x210>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	f240 80dd 	bls.w	8006dce <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	f000 80d7 	beq.w	8006dce <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	015a      	lsls	r2, r3, #5
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	4413      	add	r3, r2
 8006c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c32:	6093      	str	r3, [r2, #8]
 8006c34:	e0cb      	b.n	8006dce <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	f003 0320 	and.w	r3, r3, #32
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d009      	beq.n	8006c54 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	015a      	lsls	r2, r3, #5
 8006c44:	693b      	ldr	r3, [r7, #16]
 8006c46:	4413      	add	r3, r2
 8006c48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	2320      	movs	r3, #32
 8006c50:	6093      	str	r3, [r2, #8]
 8006c52:	e0bc      	b.n	8006dce <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f040 80b7 	bne.w	8006dce <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4a5d      	ldr	r2, [pc, #372]	; (8006dd8 <PCD_EP_OutXfrComplete_int+0x210>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d90f      	bls.n	8006c88 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d00a      	beq.n	8006c88 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	015a      	lsls	r2, r3, #5
 8006c76:	693b      	ldr	r3, [r7, #16]
 8006c78:	4413      	add	r3, r2
 8006c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c7e:	461a      	mov	r2, r3
 8006c80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c84:	6093      	str	r3, [r2, #8]
 8006c86:	e0a2      	b.n	8006dce <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006c88:	6879      	ldr	r1, [r7, #4]
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	4613      	mov	r3, r2
 8006c8e:	00db      	lsls	r3, r3, #3
 8006c90:	1a9b      	subs	r3, r3, r2
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	440b      	add	r3, r1
 8006c96:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006c9a:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	0159      	lsls	r1, r3, #5
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	440b      	add	r3, r1
 8006ca4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8006cae:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	683a      	ldr	r2, [r7, #0]
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	00db      	lsls	r3, r3, #3
 8006cb8:	1a9b      	subs	r3, r3, r2
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	4403      	add	r3, r0
 8006cbe:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006cc2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006cc4:	6879      	ldr	r1, [r7, #4]
 8006cc6:	683a      	ldr	r2, [r7, #0]
 8006cc8:	4613      	mov	r3, r2
 8006cca:	00db      	lsls	r3, r3, #3
 8006ccc:	1a9b      	subs	r3, r3, r2
 8006cce:	009b      	lsls	r3, r3, #2
 8006cd0:	440b      	add	r3, r1
 8006cd2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006cd6:	6819      	ldr	r1, [r3, #0]
 8006cd8:	6878      	ldr	r0, [r7, #4]
 8006cda:	683a      	ldr	r2, [r7, #0]
 8006cdc:	4613      	mov	r3, r2
 8006cde:	00db      	lsls	r3, r3, #3
 8006ce0:	1a9b      	subs	r3, r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4403      	add	r3, r0
 8006ce6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4419      	add	r1, r3
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	683a      	ldr	r2, [r7, #0]
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	00db      	lsls	r3, r3, #3
 8006cf6:	1a9b      	subs	r3, r3, r2
 8006cf8:	009b      	lsls	r3, r3, #2
 8006cfa:	4403      	add	r3, r0
 8006cfc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006d00:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d114      	bne.n	8006d32 <PCD_EP_OutXfrComplete_int+0x16a>
 8006d08:	6879      	ldr	r1, [r7, #4]
 8006d0a:	683a      	ldr	r2, [r7, #0]
 8006d0c:	4613      	mov	r3, r2
 8006d0e:	00db      	lsls	r3, r3, #3
 8006d10:	1a9b      	subs	r3, r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	440b      	add	r3, r1
 8006d16:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d108      	bne.n	8006d32 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6818      	ldr	r0, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	2101      	movs	r1, #1
 8006d2e:	f006 fbaf 	bl	800d490 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	b2db      	uxtb	r3, r3
 8006d36:	4619      	mov	r1, r3
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f00f fc97 	bl	801666c <HAL_PCD_DataOutStageCallback>
 8006d3e:	e046      	b.n	8006dce <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	4a26      	ldr	r2, [pc, #152]	; (8006ddc <PCD_EP_OutXfrComplete_int+0x214>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d124      	bne.n	8006d92 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00a      	beq.n	8006d68 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	015a      	lsls	r2, r3, #5
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	4413      	add	r3, r2
 8006d5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d64:	6093      	str	r3, [r2, #8]
 8006d66:	e032      	b.n	8006dce <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	f003 0320 	and.w	r3, r3, #32
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d008      	beq.n	8006d84 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	015a      	lsls	r2, r3, #5
 8006d76:	693b      	ldr	r3, [r7, #16]
 8006d78:	4413      	add	r3, r2
 8006d7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d7e:	461a      	mov	r2, r3
 8006d80:	2320      	movs	r3, #32
 8006d82:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f00f fc6e 	bl	801666c <HAL_PCD_DataOutStageCallback>
 8006d90:	e01d      	b.n	8006dce <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d114      	bne.n	8006dc2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8006d98:	6879      	ldr	r1, [r7, #4]
 8006d9a:	683a      	ldr	r2, [r7, #0]
 8006d9c:	4613      	mov	r3, r2
 8006d9e:	00db      	lsls	r3, r3, #3
 8006da0:	1a9b      	subs	r3, r3, r2
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	440b      	add	r3, r1
 8006da6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d108      	bne.n	8006dc2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	6818      	ldr	r0, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006dba:	461a      	mov	r2, r3
 8006dbc:	2100      	movs	r1, #0
 8006dbe:	f006 fb67 	bl	800d490 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	b2db      	uxtb	r3, r3
 8006dc6:	4619      	mov	r1, r3
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f00f fc4f 	bl	801666c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3718      	adds	r7, #24
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	4f54300a 	.word	0x4f54300a
 8006ddc:	4f54310a 	.word	0x4f54310a

08006de0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006df0:	697b      	ldr	r3, [r7, #20]
 8006df2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	333c      	adds	r3, #60	; 0x3c
 8006df8:	3304      	adds	r3, #4
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	015a      	lsls	r2, r3, #5
 8006e02:	693b      	ldr	r3, [r7, #16]
 8006e04:	4413      	add	r3, r2
 8006e06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	4a15      	ldr	r2, [pc, #84]	; (8006e68 <PCD_EP_OutSetupPacket_int+0x88>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d90e      	bls.n	8006e34 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d009      	beq.n	8006e34 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	015a      	lsls	r2, r3, #5
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	4413      	add	r3, r2
 8006e28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e2c:	461a      	mov	r2, r3
 8006e2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e32:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f00f fc07 	bl	8016648 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4a0a      	ldr	r2, [pc, #40]	; (8006e68 <PCD_EP_OutSetupPacket_int+0x88>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d90c      	bls.n	8006e5c <PCD_EP_OutSetupPacket_int+0x7c>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	2b01      	cmp	r3, #1
 8006e48:	d108      	bne.n	8006e5c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6818      	ldr	r0, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006e54:	461a      	mov	r2, r3
 8006e56:	2101      	movs	r1, #1
 8006e58:	f006 fb1a 	bl	800d490 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3718      	adds	r7, #24
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	4f54300a 	.word	0x4f54300a

08006e6c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b085      	sub	sp, #20
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	460b      	mov	r3, r1
 8006e76:	70fb      	strb	r3, [r7, #3]
 8006e78:	4613      	mov	r3, r2
 8006e7a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e82:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006e84:	78fb      	ldrb	r3, [r7, #3]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d107      	bne.n	8006e9a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006e8a:	883b      	ldrh	r3, [r7, #0]
 8006e8c:	0419      	lsls	r1, r3, #16
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	430a      	orrs	r2, r1
 8006e96:	629a      	str	r2, [r3, #40]	; 0x28
 8006e98:	e028      	b.n	8006eec <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea0:	0c1b      	lsrs	r3, r3, #16
 8006ea2:	68ba      	ldr	r2, [r7, #8]
 8006ea4:	4413      	add	r3, r2
 8006ea6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006ea8:	2300      	movs	r3, #0
 8006eaa:	73fb      	strb	r3, [r7, #15]
 8006eac:	e00d      	b.n	8006eca <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	7bfb      	ldrb	r3, [r7, #15]
 8006eb4:	3340      	adds	r3, #64	; 0x40
 8006eb6:	009b      	lsls	r3, r3, #2
 8006eb8:	4413      	add	r3, r2
 8006eba:	685b      	ldr	r3, [r3, #4]
 8006ebc:	0c1b      	lsrs	r3, r3, #16
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	4413      	add	r3, r2
 8006ec2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006ec4:	7bfb      	ldrb	r3, [r7, #15]
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	73fb      	strb	r3, [r7, #15]
 8006eca:	7bfa      	ldrb	r2, [r7, #15]
 8006ecc:	78fb      	ldrb	r3, [r7, #3]
 8006ece:	3b01      	subs	r3, #1
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	d3ec      	bcc.n	8006eae <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006ed4:	883b      	ldrh	r3, [r7, #0]
 8006ed6:	0418      	lsls	r0, r3, #16
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6819      	ldr	r1, [r3, #0]
 8006edc:	78fb      	ldrb	r3, [r7, #3]
 8006ede:	3b01      	subs	r3, #1
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	4302      	orrs	r2, r0
 8006ee4:	3340      	adds	r3, #64	; 0x40
 8006ee6:	009b      	lsls	r3, r3, #2
 8006ee8:	440b      	add	r3, r1
 8006eea:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3714      	adds	r7, #20
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef8:	4770      	bx	lr

08006efa <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006efa:	b480      	push	{r7}
 8006efc:	b083      	sub	sp, #12
 8006efe:	af00      	add	r7, sp, #0
 8006f00:	6078      	str	r0, [r7, #4]
 8006f02:	460b      	mov	r3, r1
 8006f04:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	887a      	ldrh	r2, [r7, #2]
 8006f0c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006f0e:	2300      	movs	r3, #0
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr

08006f1c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b085      	sub	sp, #20
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	699b      	ldr	r3, [r3, #24]
 8006f3e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006f4a:	4b05      	ldr	r3, [pc, #20]	; (8006f60 <HAL_PCDEx_ActivateLPM+0x44>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	68fa      	ldr	r2, [r7, #12]
 8006f50:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8006f52:	2300      	movs	r3, #0
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3714      	adds	r7, #20
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f5e:	4770      	bx	lr
 8006f60:	10000003 	.word	0x10000003

08006f64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d101      	bne.n	8006f7a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	e291      	b.n	800749e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f003 0301 	and.w	r3, r3, #1
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f000 8087 	beq.w	8007096 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f88:	4b96      	ldr	r3, [pc, #600]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f003 030c 	and.w	r3, r3, #12
 8006f90:	2b04      	cmp	r3, #4
 8006f92:	d00c      	beq.n	8006fae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006f94:	4b93      	ldr	r3, [pc, #588]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006f96:	689b      	ldr	r3, [r3, #8]
 8006f98:	f003 030c 	and.w	r3, r3, #12
 8006f9c:	2b08      	cmp	r3, #8
 8006f9e:	d112      	bne.n	8006fc6 <HAL_RCC_OscConfig+0x62>
 8006fa0:	4b90      	ldr	r3, [pc, #576]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fa8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fac:	d10b      	bne.n	8006fc6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006fae:	4b8d      	ldr	r3, [pc, #564]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d06c      	beq.n	8007094 <HAL_RCC_OscConfig+0x130>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d168      	bne.n	8007094 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e26b      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fce:	d106      	bne.n	8006fde <HAL_RCC_OscConfig+0x7a>
 8006fd0:	4b84      	ldr	r3, [pc, #528]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	4a83      	ldr	r2, [pc, #524]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006fd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fda:	6013      	str	r3, [r2, #0]
 8006fdc:	e02e      	b.n	800703c <HAL_RCC_OscConfig+0xd8>
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d10c      	bne.n	8007000 <HAL_RCC_OscConfig+0x9c>
 8006fe6:	4b7f      	ldr	r3, [pc, #508]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	4a7e      	ldr	r2, [pc, #504]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006fec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ff0:	6013      	str	r3, [r2, #0]
 8006ff2:	4b7c      	ldr	r3, [pc, #496]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a7b      	ldr	r2, [pc, #492]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8006ff8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ffc:	6013      	str	r3, [r2, #0]
 8006ffe:	e01d      	b.n	800703c <HAL_RCC_OscConfig+0xd8>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007008:	d10c      	bne.n	8007024 <HAL_RCC_OscConfig+0xc0>
 800700a:	4b76      	ldr	r3, [pc, #472]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a75      	ldr	r2, [pc, #468]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	4b73      	ldr	r3, [pc, #460]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a72      	ldr	r2, [pc, #456]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800701c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007020:	6013      	str	r3, [r2, #0]
 8007022:	e00b      	b.n	800703c <HAL_RCC_OscConfig+0xd8>
 8007024:	4b6f      	ldr	r3, [pc, #444]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a6e      	ldr	r2, [pc, #440]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800702a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800702e:	6013      	str	r3, [r2, #0]
 8007030:	4b6c      	ldr	r3, [pc, #432]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a6b      	ldr	r2, [pc, #428]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800703a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d013      	beq.n	800706c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007044:	f7fd ff3e 	bl	8004ec4 <HAL_GetTick>
 8007048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800704a:	e008      	b.n	800705e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800704c:	f7fd ff3a 	bl	8004ec4 <HAL_GetTick>
 8007050:	4602      	mov	r2, r0
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	2b64      	cmp	r3, #100	; 0x64
 8007058:	d901      	bls.n	800705e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800705a:	2303      	movs	r3, #3
 800705c:	e21f      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800705e:	4b61      	ldr	r3, [pc, #388]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d0f0      	beq.n	800704c <HAL_RCC_OscConfig+0xe8>
 800706a:	e014      	b.n	8007096 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800706c:	f7fd ff2a 	bl	8004ec4 <HAL_GetTick>
 8007070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007072:	e008      	b.n	8007086 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007074:	f7fd ff26 	bl	8004ec4 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	2b64      	cmp	r3, #100	; 0x64
 8007080:	d901      	bls.n	8007086 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8007082:	2303      	movs	r3, #3
 8007084:	e20b      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007086:	4b57      	ldr	r3, [pc, #348]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800708e:	2b00      	cmp	r3, #0
 8007090:	d1f0      	bne.n	8007074 <HAL_RCC_OscConfig+0x110>
 8007092:	e000      	b.n	8007096 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007094:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0302 	and.w	r3, r3, #2
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d069      	beq.n	8007176 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80070a2:	4b50      	ldr	r3, [pc, #320]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070a4:	689b      	ldr	r3, [r3, #8]
 80070a6:	f003 030c 	and.w	r3, r3, #12
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00b      	beq.n	80070c6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80070ae:	4b4d      	ldr	r3, [pc, #308]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f003 030c 	and.w	r3, r3, #12
 80070b6:	2b08      	cmp	r3, #8
 80070b8:	d11c      	bne.n	80070f4 <HAL_RCC_OscConfig+0x190>
 80070ba:	4b4a      	ldr	r3, [pc, #296]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070bc:	685b      	ldr	r3, [r3, #4]
 80070be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d116      	bne.n	80070f4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070c6:	4b47      	ldr	r3, [pc, #284]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 0302 	and.w	r3, r3, #2
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d005      	beq.n	80070de <HAL_RCC_OscConfig+0x17a>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d001      	beq.n	80070de <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e1df      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070de:	4b41      	ldr	r3, [pc, #260]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	691b      	ldr	r3, [r3, #16]
 80070ea:	00db      	lsls	r3, r3, #3
 80070ec:	493d      	ldr	r1, [pc, #244]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070ee:	4313      	orrs	r3, r2
 80070f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80070f2:	e040      	b.n	8007176 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	68db      	ldr	r3, [r3, #12]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d023      	beq.n	8007144 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80070fc:	4b39      	ldr	r3, [pc, #228]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a38      	ldr	r2, [pc, #224]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007102:	f043 0301 	orr.w	r3, r3, #1
 8007106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007108:	f7fd fedc 	bl	8004ec4 <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007110:	f7fd fed8 	bl	8004ec4 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b02      	cmp	r3, #2
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e1bd      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007122:	4b30      	ldr	r3, [pc, #192]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f003 0302 	and.w	r3, r3, #2
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0f0      	beq.n	8007110 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800712e:	4b2d      	ldr	r3, [pc, #180]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	00db      	lsls	r3, r3, #3
 800713c:	4929      	ldr	r1, [pc, #164]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800713e:	4313      	orrs	r3, r2
 8007140:	600b      	str	r3, [r1, #0]
 8007142:	e018      	b.n	8007176 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007144:	4b27      	ldr	r3, [pc, #156]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	4a26      	ldr	r2, [pc, #152]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800714a:	f023 0301 	bic.w	r3, r3, #1
 800714e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007150:	f7fd feb8 	bl	8004ec4 <HAL_GetTick>
 8007154:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007156:	e008      	b.n	800716a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007158:	f7fd feb4 	bl	8004ec4 <HAL_GetTick>
 800715c:	4602      	mov	r2, r0
 800715e:	693b      	ldr	r3, [r7, #16]
 8007160:	1ad3      	subs	r3, r2, r3
 8007162:	2b02      	cmp	r3, #2
 8007164:	d901      	bls.n	800716a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8007166:	2303      	movs	r3, #3
 8007168:	e199      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800716a:	4b1e      	ldr	r3, [pc, #120]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	f003 0302 	and.w	r3, r3, #2
 8007172:	2b00      	cmp	r3, #0
 8007174:	d1f0      	bne.n	8007158 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0308 	and.w	r3, r3, #8
 800717e:	2b00      	cmp	r3, #0
 8007180:	d038      	beq.n	80071f4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	695b      	ldr	r3, [r3, #20]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d019      	beq.n	80071be <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800718a:	4b16      	ldr	r3, [pc, #88]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 800718c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800718e:	4a15      	ldr	r2, [pc, #84]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 8007190:	f043 0301 	orr.w	r3, r3, #1
 8007194:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007196:	f7fd fe95 	bl	8004ec4 <HAL_GetTick>
 800719a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800719c:	e008      	b.n	80071b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800719e:	f7fd fe91 	bl	8004ec4 <HAL_GetTick>
 80071a2:	4602      	mov	r2, r0
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	1ad3      	subs	r3, r2, r3
 80071a8:	2b02      	cmp	r3, #2
 80071aa:	d901      	bls.n	80071b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80071ac:	2303      	movs	r3, #3
 80071ae:	e176      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80071b0:	4b0c      	ldr	r3, [pc, #48]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80071b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071b4:	f003 0302 	and.w	r3, r3, #2
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d0f0      	beq.n	800719e <HAL_RCC_OscConfig+0x23a>
 80071bc:	e01a      	b.n	80071f4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071be:	4b09      	ldr	r3, [pc, #36]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80071c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071c2:	4a08      	ldr	r2, [pc, #32]	; (80071e4 <HAL_RCC_OscConfig+0x280>)
 80071c4:	f023 0301 	bic.w	r3, r3, #1
 80071c8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071ca:	f7fd fe7b 	bl	8004ec4 <HAL_GetTick>
 80071ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071d0:	e00a      	b.n	80071e8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80071d2:	f7fd fe77 	bl	8004ec4 <HAL_GetTick>
 80071d6:	4602      	mov	r2, r0
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	1ad3      	subs	r3, r2, r3
 80071dc:	2b02      	cmp	r3, #2
 80071de:	d903      	bls.n	80071e8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e15c      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
 80071e4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80071e8:	4b91      	ldr	r3, [pc, #580]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80071ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80071ec:	f003 0302 	and.w	r3, r3, #2
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d1ee      	bne.n	80071d2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f003 0304 	and.w	r3, r3, #4
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	f000 80a4 	beq.w	800734a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007202:	4b8b      	ldr	r3, [pc, #556]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800720a:	2b00      	cmp	r3, #0
 800720c:	d10d      	bne.n	800722a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800720e:	4b88      	ldr	r3, [pc, #544]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	4a87      	ldr	r2, [pc, #540]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007214:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007218:	6413      	str	r3, [r2, #64]	; 0x40
 800721a:	4b85      	ldr	r3, [pc, #532]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 800721c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800721e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007222:	60bb      	str	r3, [r7, #8]
 8007224:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007226:	2301      	movs	r3, #1
 8007228:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800722a:	4b82      	ldr	r3, [pc, #520]	; (8007434 <HAL_RCC_OscConfig+0x4d0>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007232:	2b00      	cmp	r3, #0
 8007234:	d118      	bne.n	8007268 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8007236:	4b7f      	ldr	r3, [pc, #508]	; (8007434 <HAL_RCC_OscConfig+0x4d0>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a7e      	ldr	r2, [pc, #504]	; (8007434 <HAL_RCC_OscConfig+0x4d0>)
 800723c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007240:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007242:	f7fd fe3f 	bl	8004ec4 <HAL_GetTick>
 8007246:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007248:	e008      	b.n	800725c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800724a:	f7fd fe3b 	bl	8004ec4 <HAL_GetTick>
 800724e:	4602      	mov	r2, r0
 8007250:	693b      	ldr	r3, [r7, #16]
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	2b64      	cmp	r3, #100	; 0x64
 8007256:	d901      	bls.n	800725c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8007258:	2303      	movs	r3, #3
 800725a:	e120      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800725c:	4b75      	ldr	r3, [pc, #468]	; (8007434 <HAL_RCC_OscConfig+0x4d0>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007264:	2b00      	cmp	r3, #0
 8007266:	d0f0      	beq.n	800724a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	2b01      	cmp	r3, #1
 800726e:	d106      	bne.n	800727e <HAL_RCC_OscConfig+0x31a>
 8007270:	4b6f      	ldr	r3, [pc, #444]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007272:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007274:	4a6e      	ldr	r2, [pc, #440]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007276:	f043 0301 	orr.w	r3, r3, #1
 800727a:	6713      	str	r3, [r2, #112]	; 0x70
 800727c:	e02d      	b.n	80072da <HAL_RCC_OscConfig+0x376>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	689b      	ldr	r3, [r3, #8]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d10c      	bne.n	80072a0 <HAL_RCC_OscConfig+0x33c>
 8007286:	4b6a      	ldr	r3, [pc, #424]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800728a:	4a69      	ldr	r2, [pc, #420]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 800728c:	f023 0301 	bic.w	r3, r3, #1
 8007290:	6713      	str	r3, [r2, #112]	; 0x70
 8007292:	4b67      	ldr	r3, [pc, #412]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007296:	4a66      	ldr	r2, [pc, #408]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007298:	f023 0304 	bic.w	r3, r3, #4
 800729c:	6713      	str	r3, [r2, #112]	; 0x70
 800729e:	e01c      	b.n	80072da <HAL_RCC_OscConfig+0x376>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	2b05      	cmp	r3, #5
 80072a6:	d10c      	bne.n	80072c2 <HAL_RCC_OscConfig+0x35e>
 80072a8:	4b61      	ldr	r3, [pc, #388]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072ac:	4a60      	ldr	r2, [pc, #384]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072ae:	f043 0304 	orr.w	r3, r3, #4
 80072b2:	6713      	str	r3, [r2, #112]	; 0x70
 80072b4:	4b5e      	ldr	r3, [pc, #376]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072b8:	4a5d      	ldr	r2, [pc, #372]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072ba:	f043 0301 	orr.w	r3, r3, #1
 80072be:	6713      	str	r3, [r2, #112]	; 0x70
 80072c0:	e00b      	b.n	80072da <HAL_RCC_OscConfig+0x376>
 80072c2:	4b5b      	ldr	r3, [pc, #364]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072c6:	4a5a      	ldr	r2, [pc, #360]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072c8:	f023 0301 	bic.w	r3, r3, #1
 80072cc:	6713      	str	r3, [r2, #112]	; 0x70
 80072ce:	4b58      	ldr	r3, [pc, #352]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072d2:	4a57      	ldr	r2, [pc, #348]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80072d4:	f023 0304 	bic.w	r3, r3, #4
 80072d8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d015      	beq.n	800730e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072e2:	f7fd fdef 	bl	8004ec4 <HAL_GetTick>
 80072e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072e8:	e00a      	b.n	8007300 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80072ea:	f7fd fdeb 	bl	8004ec4 <HAL_GetTick>
 80072ee:	4602      	mov	r2, r0
 80072f0:	693b      	ldr	r3, [r7, #16]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d901      	bls.n	8007300 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e0ce      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007300:	4b4b      	ldr	r3, [pc, #300]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007304:	f003 0302 	and.w	r3, r3, #2
 8007308:	2b00      	cmp	r3, #0
 800730a:	d0ee      	beq.n	80072ea <HAL_RCC_OscConfig+0x386>
 800730c:	e014      	b.n	8007338 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800730e:	f7fd fdd9 	bl	8004ec4 <HAL_GetTick>
 8007312:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007314:	e00a      	b.n	800732c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007316:	f7fd fdd5 	bl	8004ec4 <HAL_GetTick>
 800731a:	4602      	mov	r2, r0
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	f241 3288 	movw	r2, #5000	; 0x1388
 8007324:	4293      	cmp	r3, r2
 8007326:	d901      	bls.n	800732c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8007328:	2303      	movs	r3, #3
 800732a:	e0b8      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800732c:	4b40      	ldr	r3, [pc, #256]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 800732e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007330:	f003 0302 	and.w	r3, r3, #2
 8007334:	2b00      	cmp	r3, #0
 8007336:	d1ee      	bne.n	8007316 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007338:	7dfb      	ldrb	r3, [r7, #23]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d105      	bne.n	800734a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800733e:	4b3c      	ldr	r3, [pc, #240]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007342:	4a3b      	ldr	r2, [pc, #236]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007344:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007348:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	699b      	ldr	r3, [r3, #24]
 800734e:	2b00      	cmp	r3, #0
 8007350:	f000 80a4 	beq.w	800749c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007354:	4b36      	ldr	r3, [pc, #216]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007356:	689b      	ldr	r3, [r3, #8]
 8007358:	f003 030c 	and.w	r3, r3, #12
 800735c:	2b08      	cmp	r3, #8
 800735e:	d06b      	beq.n	8007438 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	699b      	ldr	r3, [r3, #24]
 8007364:	2b02      	cmp	r3, #2
 8007366:	d149      	bne.n	80073fc <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007368:	4b31      	ldr	r3, [pc, #196]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a30      	ldr	r2, [pc, #192]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 800736e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007374:	f7fd fda6 	bl	8004ec4 <HAL_GetTick>
 8007378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800737a:	e008      	b.n	800738e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800737c:	f7fd fda2 	bl	8004ec4 <HAL_GetTick>
 8007380:	4602      	mov	r2, r0
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	1ad3      	subs	r3, r2, r3
 8007386:	2b02      	cmp	r3, #2
 8007388:	d901      	bls.n	800738e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800738a:	2303      	movs	r3, #3
 800738c:	e087      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800738e:	4b28      	ldr	r3, [pc, #160]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007396:	2b00      	cmp	r3, #0
 8007398:	d1f0      	bne.n	800737c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	69da      	ldr	r2, [r3, #28]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	431a      	orrs	r2, r3
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a8:	019b      	lsls	r3, r3, #6
 80073aa:	431a      	orrs	r2, r3
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073b0:	085b      	lsrs	r3, r3, #1
 80073b2:	3b01      	subs	r3, #1
 80073b4:	041b      	lsls	r3, r3, #16
 80073b6:	431a      	orrs	r2, r3
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073bc:	061b      	lsls	r3, r3, #24
 80073be:	4313      	orrs	r3, r2
 80073c0:	4a1b      	ldr	r2, [pc, #108]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80073c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80073c6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80073c8:	4b19      	ldr	r3, [pc, #100]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a18      	ldr	r2, [pc, #96]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80073ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073d4:	f7fd fd76 	bl	8004ec4 <HAL_GetTick>
 80073d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073da:	e008      	b.n	80073ee <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073dc:	f7fd fd72 	bl	8004ec4 <HAL_GetTick>
 80073e0:	4602      	mov	r2, r0
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e057      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073ee:	4b10      	ldr	r3, [pc, #64]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0f0      	beq.n	80073dc <HAL_RCC_OscConfig+0x478>
 80073fa:	e04f      	b.n	800749c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073fc:	4b0c      	ldr	r3, [pc, #48]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a0b      	ldr	r2, [pc, #44]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007402:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007406:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007408:	f7fd fd5c 	bl	8004ec4 <HAL_GetTick>
 800740c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007410:	f7fd fd58 	bl	8004ec4 <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b02      	cmp	r3, #2
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e03d      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007422:	4b03      	ldr	r3, [pc, #12]	; (8007430 <HAL_RCC_OscConfig+0x4cc>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1f0      	bne.n	8007410 <HAL_RCC_OscConfig+0x4ac>
 800742e:	e035      	b.n	800749c <HAL_RCC_OscConfig+0x538>
 8007430:	40023800 	.word	0x40023800
 8007434:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8007438:	4b1b      	ldr	r3, [pc, #108]	; (80074a8 <HAL_RCC_OscConfig+0x544>)
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	2b01      	cmp	r3, #1
 8007444:	d028      	beq.n	8007498 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007450:	429a      	cmp	r2, r3
 8007452:	d121      	bne.n	8007498 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800745e:	429a      	cmp	r2, r3
 8007460:	d11a      	bne.n	8007498 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007462:	68fa      	ldr	r2, [r7, #12]
 8007464:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007468:	4013      	ands	r3, r2
 800746a:	687a      	ldr	r2, [r7, #4]
 800746c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800746e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007470:	4293      	cmp	r3, r2
 8007472:	d111      	bne.n	8007498 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800747e:	085b      	lsrs	r3, r3, #1
 8007480:	3b01      	subs	r3, #1
 8007482:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007484:	429a      	cmp	r2, r3
 8007486:	d107      	bne.n	8007498 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007492:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8007494:	429a      	cmp	r2, r3
 8007496:	d001      	beq.n	800749c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e000      	b.n	800749e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3718      	adds	r7, #24
 80074a2:	46bd      	mov	sp, r7
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	40023800 	.word	0x40023800

080074ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
 80074b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80074b6:	2300      	movs	r3, #0
 80074b8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d101      	bne.n	80074c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e0d0      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80074c4:	4b6a      	ldr	r3, [pc, #424]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f003 030f 	and.w	r3, r3, #15
 80074cc:	683a      	ldr	r2, [r7, #0]
 80074ce:	429a      	cmp	r2, r3
 80074d0:	d910      	bls.n	80074f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80074d2:	4b67      	ldr	r3, [pc, #412]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f023 020f 	bic.w	r2, r3, #15
 80074da:	4965      	ldr	r1, [pc, #404]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	4313      	orrs	r3, r2
 80074e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074e2:	4b63      	ldr	r3, [pc, #396]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 030f 	and.w	r3, r3, #15
 80074ea:	683a      	ldr	r2, [r7, #0]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d001      	beq.n	80074f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e0b8      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f003 0302 	and.w	r3, r3, #2
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d020      	beq.n	8007542 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0304 	and.w	r3, r3, #4
 8007508:	2b00      	cmp	r3, #0
 800750a:	d005      	beq.n	8007518 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800750c:	4b59      	ldr	r3, [pc, #356]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800750e:	689b      	ldr	r3, [r3, #8]
 8007510:	4a58      	ldr	r2, [pc, #352]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007512:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007516:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0308 	and.w	r3, r3, #8
 8007520:	2b00      	cmp	r3, #0
 8007522:	d005      	beq.n	8007530 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007524:	4b53      	ldr	r3, [pc, #332]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007526:	689b      	ldr	r3, [r3, #8]
 8007528:	4a52      	ldr	r2, [pc, #328]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800752a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800752e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007530:	4b50      	ldr	r3, [pc, #320]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	494d      	ldr	r1, [pc, #308]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800753e:	4313      	orrs	r3, r2
 8007540:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	d040      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	2b01      	cmp	r3, #1
 8007554:	d107      	bne.n	8007566 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007556:	4b47      	ldr	r3, [pc, #284]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d115      	bne.n	800758e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e07f      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	2b02      	cmp	r3, #2
 800756c:	d107      	bne.n	800757e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800756e:	4b41      	ldr	r3, [pc, #260]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007576:	2b00      	cmp	r3, #0
 8007578:	d109      	bne.n	800758e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e073      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800757e:	4b3d      	ldr	r3, [pc, #244]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f003 0302 	and.w	r3, r3, #2
 8007586:	2b00      	cmp	r3, #0
 8007588:	d101      	bne.n	800758e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800758a:	2301      	movs	r3, #1
 800758c:	e06b      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800758e:	4b39      	ldr	r3, [pc, #228]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007590:	689b      	ldr	r3, [r3, #8]
 8007592:	f023 0203 	bic.w	r2, r3, #3
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	4936      	ldr	r1, [pc, #216]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800759c:	4313      	orrs	r3, r2
 800759e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075a0:	f7fd fc90 	bl	8004ec4 <HAL_GetTick>
 80075a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075a6:	e00a      	b.n	80075be <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075a8:	f7fd fc8c 	bl	8004ec4 <HAL_GetTick>
 80075ac:	4602      	mov	r2, r0
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d901      	bls.n	80075be <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80075ba:	2303      	movs	r3, #3
 80075bc:	e053      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075be:	4b2d      	ldr	r3, [pc, #180]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	f003 020c 	and.w	r2, r3, #12
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d1eb      	bne.n	80075a8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80075d0:	4b27      	ldr	r3, [pc, #156]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 030f 	and.w	r3, r3, #15
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	429a      	cmp	r2, r3
 80075dc:	d210      	bcs.n	8007600 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075de:	4b24      	ldr	r3, [pc, #144]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f023 020f 	bic.w	r2, r3, #15
 80075e6:	4922      	ldr	r1, [pc, #136]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	4313      	orrs	r3, r2
 80075ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80075ee:	4b20      	ldr	r3, [pc, #128]	; (8007670 <HAL_RCC_ClockConfig+0x1c4>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f003 030f 	and.w	r3, r3, #15
 80075f6:	683a      	ldr	r2, [r7, #0]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d001      	beq.n	8007600 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80075fc:	2301      	movs	r3, #1
 80075fe:	e032      	b.n	8007666 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0304 	and.w	r3, r3, #4
 8007608:	2b00      	cmp	r3, #0
 800760a:	d008      	beq.n	800761e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800760c:	4b19      	ldr	r3, [pc, #100]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800760e:	689b      	ldr	r3, [r3, #8]
 8007610:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	4916      	ldr	r1, [pc, #88]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800761a:	4313      	orrs	r3, r2
 800761c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0308 	and.w	r3, r3, #8
 8007626:	2b00      	cmp	r3, #0
 8007628:	d009      	beq.n	800763e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800762a:	4b12      	ldr	r3, [pc, #72]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800762c:	689b      	ldr	r3, [r3, #8]
 800762e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	00db      	lsls	r3, r3, #3
 8007638:	490e      	ldr	r1, [pc, #56]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 800763a:	4313      	orrs	r3, r2
 800763c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800763e:	f000 f821 	bl	8007684 <HAL_RCC_GetSysClockFreq>
 8007642:	4601      	mov	r1, r0
 8007644:	4b0b      	ldr	r3, [pc, #44]	; (8007674 <HAL_RCC_ClockConfig+0x1c8>)
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	091b      	lsrs	r3, r3, #4
 800764a:	f003 030f 	and.w	r3, r3, #15
 800764e:	4a0a      	ldr	r2, [pc, #40]	; (8007678 <HAL_RCC_ClockConfig+0x1cc>)
 8007650:	5cd3      	ldrb	r3, [r2, r3]
 8007652:	fa21 f303 	lsr.w	r3, r1, r3
 8007656:	4a09      	ldr	r2, [pc, #36]	; (800767c <HAL_RCC_ClockConfig+0x1d0>)
 8007658:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800765a:	4b09      	ldr	r3, [pc, #36]	; (8007680 <HAL_RCC_ClockConfig+0x1d4>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4618      	mov	r0, r3
 8007660:	f7fb fa58 	bl	8002b14 <HAL_InitTick>

  return HAL_OK;
 8007664:	2300      	movs	r3, #0
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}
 800766e:	bf00      	nop
 8007670:	40023c00 	.word	0x40023c00
 8007674:	40023800 	.word	0x40023800
 8007678:	08019f80 	.word	0x08019f80
 800767c:	20000000 	.word	0x20000000
 8007680:	20000004 	.word	0x20000004

08007684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800768a:	2300      	movs	r3, #0
 800768c:	607b      	str	r3, [r7, #4]
 800768e:	2300      	movs	r3, #0
 8007690:	60fb      	str	r3, [r7, #12]
 8007692:	2300      	movs	r3, #0
 8007694:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8007696:	2300      	movs	r3, #0
 8007698:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800769a:	4b63      	ldr	r3, [pc, #396]	; (8007828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	f003 030c 	and.w	r3, r3, #12
 80076a2:	2b04      	cmp	r3, #4
 80076a4:	d007      	beq.n	80076b6 <HAL_RCC_GetSysClockFreq+0x32>
 80076a6:	2b08      	cmp	r3, #8
 80076a8:	d008      	beq.n	80076bc <HAL_RCC_GetSysClockFreq+0x38>
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f040 80b4 	bne.w	8007818 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80076b0:	4b5e      	ldr	r3, [pc, #376]	; (800782c <HAL_RCC_GetSysClockFreq+0x1a8>)
 80076b2:	60bb      	str	r3, [r7, #8]
      break;
 80076b4:	e0b3      	b.n	800781e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80076b6:	4b5e      	ldr	r3, [pc, #376]	; (8007830 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80076b8:	60bb      	str	r3, [r7, #8]
      break;
 80076ba:	e0b0      	b.n	800781e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80076bc:	4b5a      	ldr	r3, [pc, #360]	; (8007828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80076c4:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80076c6:	4b58      	ldr	r3, [pc, #352]	; (8007828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d04a      	beq.n	8007768 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80076d2:	4b55      	ldr	r3, [pc, #340]	; (8007828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	099b      	lsrs	r3, r3, #6
 80076d8:	f04f 0400 	mov.w	r4, #0
 80076dc:	f240 11ff 	movw	r1, #511	; 0x1ff
 80076e0:	f04f 0200 	mov.w	r2, #0
 80076e4:	ea03 0501 	and.w	r5, r3, r1
 80076e8:	ea04 0602 	and.w	r6, r4, r2
 80076ec:	4629      	mov	r1, r5
 80076ee:	4632      	mov	r2, r6
 80076f0:	f04f 0300 	mov.w	r3, #0
 80076f4:	f04f 0400 	mov.w	r4, #0
 80076f8:	0154      	lsls	r4, r2, #5
 80076fa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80076fe:	014b      	lsls	r3, r1, #5
 8007700:	4619      	mov	r1, r3
 8007702:	4622      	mov	r2, r4
 8007704:	1b49      	subs	r1, r1, r5
 8007706:	eb62 0206 	sbc.w	r2, r2, r6
 800770a:	f04f 0300 	mov.w	r3, #0
 800770e:	f04f 0400 	mov.w	r4, #0
 8007712:	0194      	lsls	r4, r2, #6
 8007714:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007718:	018b      	lsls	r3, r1, #6
 800771a:	1a5b      	subs	r3, r3, r1
 800771c:	eb64 0402 	sbc.w	r4, r4, r2
 8007720:	f04f 0100 	mov.w	r1, #0
 8007724:	f04f 0200 	mov.w	r2, #0
 8007728:	00e2      	lsls	r2, r4, #3
 800772a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800772e:	00d9      	lsls	r1, r3, #3
 8007730:	460b      	mov	r3, r1
 8007732:	4614      	mov	r4, r2
 8007734:	195b      	adds	r3, r3, r5
 8007736:	eb44 0406 	adc.w	r4, r4, r6
 800773a:	f04f 0100 	mov.w	r1, #0
 800773e:	f04f 0200 	mov.w	r2, #0
 8007742:	0262      	lsls	r2, r4, #9
 8007744:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007748:	0259      	lsls	r1, r3, #9
 800774a:	460b      	mov	r3, r1
 800774c:	4614      	mov	r4, r2
 800774e:	4618      	mov	r0, r3
 8007750:	4621      	mov	r1, r4
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	f04f 0400 	mov.w	r4, #0
 8007758:	461a      	mov	r2, r3
 800775a:	4623      	mov	r3, r4
 800775c:	f7f9 fa6c 	bl	8000c38 <__aeabi_uldivmod>
 8007760:	4603      	mov	r3, r0
 8007762:	460c      	mov	r4, r1
 8007764:	60fb      	str	r3, [r7, #12]
 8007766:	e049      	b.n	80077fc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007768:	4b2f      	ldr	r3, [pc, #188]	; (8007828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800776a:	685b      	ldr	r3, [r3, #4]
 800776c:	099b      	lsrs	r3, r3, #6
 800776e:	f04f 0400 	mov.w	r4, #0
 8007772:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007776:	f04f 0200 	mov.w	r2, #0
 800777a:	ea03 0501 	and.w	r5, r3, r1
 800777e:	ea04 0602 	and.w	r6, r4, r2
 8007782:	4629      	mov	r1, r5
 8007784:	4632      	mov	r2, r6
 8007786:	f04f 0300 	mov.w	r3, #0
 800778a:	f04f 0400 	mov.w	r4, #0
 800778e:	0154      	lsls	r4, r2, #5
 8007790:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007794:	014b      	lsls	r3, r1, #5
 8007796:	4619      	mov	r1, r3
 8007798:	4622      	mov	r2, r4
 800779a:	1b49      	subs	r1, r1, r5
 800779c:	eb62 0206 	sbc.w	r2, r2, r6
 80077a0:	f04f 0300 	mov.w	r3, #0
 80077a4:	f04f 0400 	mov.w	r4, #0
 80077a8:	0194      	lsls	r4, r2, #6
 80077aa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80077ae:	018b      	lsls	r3, r1, #6
 80077b0:	1a5b      	subs	r3, r3, r1
 80077b2:	eb64 0402 	sbc.w	r4, r4, r2
 80077b6:	f04f 0100 	mov.w	r1, #0
 80077ba:	f04f 0200 	mov.w	r2, #0
 80077be:	00e2      	lsls	r2, r4, #3
 80077c0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80077c4:	00d9      	lsls	r1, r3, #3
 80077c6:	460b      	mov	r3, r1
 80077c8:	4614      	mov	r4, r2
 80077ca:	195b      	adds	r3, r3, r5
 80077cc:	eb44 0406 	adc.w	r4, r4, r6
 80077d0:	f04f 0100 	mov.w	r1, #0
 80077d4:	f04f 0200 	mov.w	r2, #0
 80077d8:	02a2      	lsls	r2, r4, #10
 80077da:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80077de:	0299      	lsls	r1, r3, #10
 80077e0:	460b      	mov	r3, r1
 80077e2:	4614      	mov	r4, r2
 80077e4:	4618      	mov	r0, r3
 80077e6:	4621      	mov	r1, r4
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	f04f 0400 	mov.w	r4, #0
 80077ee:	461a      	mov	r2, r3
 80077f0:	4623      	mov	r3, r4
 80077f2:	f7f9 fa21 	bl	8000c38 <__aeabi_uldivmod>
 80077f6:	4603      	mov	r3, r0
 80077f8:	460c      	mov	r4, r1
 80077fa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80077fc:	4b0a      	ldr	r3, [pc, #40]	; (8007828 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	0c1b      	lsrs	r3, r3, #16
 8007802:	f003 0303 	and.w	r3, r3, #3
 8007806:	3301      	adds	r3, #1
 8007808:	005b      	lsls	r3, r3, #1
 800780a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	fbb2 f3f3 	udiv	r3, r2, r3
 8007814:	60bb      	str	r3, [r7, #8]
      break;
 8007816:	e002      	b.n	800781e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007818:	4b04      	ldr	r3, [pc, #16]	; (800782c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800781a:	60bb      	str	r3, [r7, #8]
      break;
 800781c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800781e:	68bb      	ldr	r3, [r7, #8]
}
 8007820:	4618      	mov	r0, r3
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007828:	40023800 	.word	0x40023800
 800782c:	00f42400 	.word	0x00f42400
 8007830:	007a1200 	.word	0x007a1200

08007834 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007834:	b480      	push	{r7}
 8007836:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007838:	4b03      	ldr	r3, [pc, #12]	; (8007848 <HAL_RCC_GetHCLKFreq+0x14>)
 800783a:	681b      	ldr	r3, [r3, #0]
}
 800783c:	4618      	mov	r0, r3
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr
 8007846:	bf00      	nop
 8007848:	20000000 	.word	0x20000000

0800784c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007850:	f7ff fff0 	bl	8007834 <HAL_RCC_GetHCLKFreq>
 8007854:	4601      	mov	r1, r0
 8007856:	4b05      	ldr	r3, [pc, #20]	; (800786c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	0a9b      	lsrs	r3, r3, #10
 800785c:	f003 0307 	and.w	r3, r3, #7
 8007860:	4a03      	ldr	r2, [pc, #12]	; (8007870 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007862:	5cd3      	ldrb	r3, [r2, r3]
 8007864:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007868:	4618      	mov	r0, r3
 800786a:	bd80      	pop	{r7, pc}
 800786c:	40023800 	.word	0x40023800
 8007870:	08019f90 	.word	0x08019f90

08007874 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007874:	b580      	push	{r7, lr}
 8007876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007878:	f7ff ffdc 	bl	8007834 <HAL_RCC_GetHCLKFreq>
 800787c:	4601      	mov	r1, r0
 800787e:	4b05      	ldr	r3, [pc, #20]	; (8007894 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007880:	689b      	ldr	r3, [r3, #8]
 8007882:	0b5b      	lsrs	r3, r3, #13
 8007884:	f003 0307 	and.w	r3, r3, #7
 8007888:	4a03      	ldr	r2, [pc, #12]	; (8007898 <HAL_RCC_GetPCLK2Freq+0x24>)
 800788a:	5cd3      	ldrb	r3, [r2, r3]
 800788c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007890:	4618      	mov	r0, r3
 8007892:	bd80      	pop	{r7, pc}
 8007894:	40023800 	.word	0x40023800
 8007898:	08019f90 	.word	0x08019f90

0800789c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	220f      	movs	r2, #15
 80078aa:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80078ac:	4b12      	ldr	r3, [pc, #72]	; (80078f8 <HAL_RCC_GetClockConfig+0x5c>)
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	f003 0203 	and.w	r2, r3, #3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80078b8:	4b0f      	ldr	r3, [pc, #60]	; (80078f8 <HAL_RCC_GetClockConfig+0x5c>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80078c4:	4b0c      	ldr	r3, [pc, #48]	; (80078f8 <HAL_RCC_GetClockConfig+0x5c>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80078d0:	4b09      	ldr	r3, [pc, #36]	; (80078f8 <HAL_RCC_GetClockConfig+0x5c>)
 80078d2:	689b      	ldr	r3, [r3, #8]
 80078d4:	08db      	lsrs	r3, r3, #3
 80078d6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80078de:	4b07      	ldr	r3, [pc, #28]	; (80078fc <HAL_RCC_GetClockConfig+0x60>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 020f 	and.w	r2, r3, #15
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	601a      	str	r2, [r3, #0]
}
 80078ea:	bf00      	nop
 80078ec:	370c      	adds	r7, #12
 80078ee:	46bd      	mov	sp, r7
 80078f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f4:	4770      	bx	lr
 80078f6:	bf00      	nop
 80078f8:	40023800 	.word	0x40023800
 80078fc:	40023c00 	.word	0x40023c00

08007900 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b088      	sub	sp, #32
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007908:	2300      	movs	r3, #0
 800790a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800790c:	2300      	movs	r3, #0
 800790e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007910:	2300      	movs	r3, #0
 8007912:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007914:	2300      	movs	r3, #0
 8007916:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007918:	2300      	movs	r3, #0
 800791a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	2b00      	cmp	r3, #0
 8007926:	d012      	beq.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007928:	4b69      	ldr	r3, [pc, #420]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800792a:	689b      	ldr	r3, [r3, #8]
 800792c:	4a68      	ldr	r2, [pc, #416]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800792e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007932:	6093      	str	r3, [r2, #8]
 8007934:	4b66      	ldr	r3, [pc, #408]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007936:	689a      	ldr	r2, [r3, #8]
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800793c:	4964      	ldr	r1, [pc, #400]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800793e:	4313      	orrs	r3, r2
 8007940:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007946:	2b00      	cmp	r3, #0
 8007948:	d101      	bne.n	800794e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800794a:	2301      	movs	r3, #1
 800794c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007956:	2b00      	cmp	r3, #0
 8007958:	d017      	beq.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800795a:	4b5d      	ldr	r3, [pc, #372]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800795c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007960:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007968:	4959      	ldr	r1, [pc, #356]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800796a:	4313      	orrs	r3, r2
 800796c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007974:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007978:	d101      	bne.n	800797e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800797a:	2301      	movs	r3, #1
 800797c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8007986:	2301      	movs	r3, #1
 8007988:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d017      	beq.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007996:	4b4e      	ldr	r3, [pc, #312]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007998:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800799c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079a4:	494a      	ldr	r1, [pc, #296]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079a6:	4313      	orrs	r3, r2
 80079a8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80079b4:	d101      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80079b6:	2301      	movs	r3, #1
 80079b8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d101      	bne.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80079c2:	2301      	movs	r3, #1
 80079c4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d001      	beq.n	80079d6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80079d2:	2301      	movs	r3, #1
 80079d4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f003 0320 	and.w	r3, r3, #32
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f000 808b 	beq.w	8007afa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80079e4:	4b3a      	ldr	r3, [pc, #232]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e8:	4a39      	ldr	r2, [pc, #228]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079ee:	6413      	str	r3, [r2, #64]	; 0x40
 80079f0:	4b37      	ldr	r3, [pc, #220]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80079f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079f8:	60bb      	str	r3, [r7, #8]
 80079fa:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80079fc:	4b35      	ldr	r3, [pc, #212]	; (8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a34      	ldr	r2, [pc, #208]	; (8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007a02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a08:	f7fd fa5c 	bl	8004ec4 <HAL_GetTick>
 8007a0c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007a0e:	e008      	b.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a10:	f7fd fa58 	bl	8004ec4 <HAL_GetTick>
 8007a14:	4602      	mov	r2, r0
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	1ad3      	subs	r3, r2, r3
 8007a1a:	2b64      	cmp	r3, #100	; 0x64
 8007a1c:	d901      	bls.n	8007a22 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e31e      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x760>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007a22:	4b2c      	ldr	r3, [pc, #176]	; (8007ad4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d0f0      	beq.n	8007a10 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007a2e:	4b28      	ldr	r3, [pc, #160]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a36:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d035      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d02e      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007a4c:	4b20      	ldr	r3, [pc, #128]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a54:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a56:	4b1e      	ldr	r3, [pc, #120]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a5a:	4a1d      	ldr	r2, [pc, #116]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a60:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a62:	4b1b      	ldr	r3, [pc, #108]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a66:	4a1a      	ldr	r2, [pc, #104]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a6c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007a6e:	4a18      	ldr	r2, [pc, #96]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a74:	4b16      	ldr	r3, [pc, #88]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d114      	bne.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a80:	f7fd fa20 	bl	8004ec4 <HAL_GetTick>
 8007a84:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a86:	e00a      	b.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a88:	f7fd fa1c 	bl	8004ec4 <HAL_GetTick>
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	1ad3      	subs	r3, r2, r3
 8007a92:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d901      	bls.n	8007a9e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8007a9a:	2303      	movs	r3, #3
 8007a9c:	e2e0      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x760>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a9e:	4b0c      	ldr	r3, [pc, #48]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007aa2:	f003 0302 	and.w	r3, r3, #2
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d0ee      	beq.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ab2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ab6:	d111      	bne.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007ab8:	4b05      	ldr	r3, [pc, #20]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007ac4:	4b04      	ldr	r3, [pc, #16]	; (8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007ac6:	400b      	ands	r3, r1
 8007ac8:	4901      	ldr	r1, [pc, #4]	; (8007ad0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aca:	4313      	orrs	r3, r2
 8007acc:	608b      	str	r3, [r1, #8]
 8007ace:	e00b      	b.n	8007ae8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007ad0:	40023800 	.word	0x40023800
 8007ad4:	40007000 	.word	0x40007000
 8007ad8:	0ffffcff 	.word	0x0ffffcff
 8007adc:	4bac      	ldr	r3, [pc, #688]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	4aab      	ldr	r2, [pc, #684]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007ae2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007ae6:	6093      	str	r3, [r2, #8]
 8007ae8:	4ba9      	ldr	r3, [pc, #676]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007aea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007af4:	49a6      	ldr	r1, [pc, #664]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f003 0310 	and.w	r3, r3, #16
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d010      	beq.n	8007b28 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b06:	4ba2      	ldr	r3, [pc, #648]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b0c:	4aa0      	ldr	r2, [pc, #640]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b0e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b12:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007b16:	4b9e      	ldr	r3, [pc, #632]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b18:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b20:	499b      	ldr	r1, [pc, #620]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d00a      	beq.n	8007b4a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007b34:	4b96      	ldr	r3, [pc, #600]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b3a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b42:	4993      	ldr	r1, [pc, #588]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b44:	4313      	orrs	r3, r2
 8007b46:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d00a      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007b56:	4b8e      	ldr	r3, [pc, #568]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b5c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007b64:	498a      	ldr	r1, [pc, #552]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b66:	4313      	orrs	r3, r2
 8007b68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d00a      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007b78:	4b85      	ldr	r3, [pc, #532]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007b7e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b86:	4982      	ldr	r1, [pc, #520]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d00a      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b9a:	4b7d      	ldr	r3, [pc, #500]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ba0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ba8:	4979      	ldr	r1, [pc, #484]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007baa:	4313      	orrs	r3, r2
 8007bac:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d00a      	beq.n	8007bd2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007bbc:	4b74      	ldr	r3, [pc, #464]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007bc2:	f023 0203 	bic.w	r2, r3, #3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bca:	4971      	ldr	r1, [pc, #452]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d00a      	beq.n	8007bf4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007bde:	4b6c      	ldr	r3, [pc, #432]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007be4:	f023 020c 	bic.w	r2, r3, #12
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bec:	4968      	ldr	r1, [pc, #416]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d00a      	beq.n	8007c16 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007c00:	4b63      	ldr	r3, [pc, #396]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c06:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007c0e:	4960      	ldr	r1, [pc, #384]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c10:	4313      	orrs	r3, r2
 8007c12:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d00a      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007c22:	4b5b      	ldr	r3, [pc, #364]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c28:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c30:	4957      	ldr	r1, [pc, #348]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c32:	4313      	orrs	r3, r2
 8007c34:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00a      	beq.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007c44:	4b52      	ldr	r3, [pc, #328]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c4a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c52:	494f      	ldr	r1, [pc, #316]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c54:	4313      	orrs	r3, r2
 8007c56:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d00a      	beq.n	8007c7c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007c66:	4b4a      	ldr	r3, [pc, #296]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c6c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c74:	4946      	ldr	r1, [pc, #280]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c76:	4313      	orrs	r3, r2
 8007c78:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d00a      	beq.n	8007c9e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8007c88:	4b41      	ldr	r3, [pc, #260]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c8e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c96:	493e      	ldr	r1, [pc, #248]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d00a      	beq.n	8007cc0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8007caa:	4b39      	ldr	r3, [pc, #228]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cb0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007cb8:	4935      	ldr	r1, [pc, #212]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d00a      	beq.n	8007ce2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007ccc:	4b30      	ldr	r3, [pc, #192]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cd2:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cda:	492d      	ldr	r1, [pc, #180]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d011      	beq.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8007cee:	4b28      	ldr	r3, [pc, #160]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007cf4:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007cfc:	4924      	ldr	r1, [pc, #144]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007cfe:	4313      	orrs	r3, r2
 8007d00:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007d08:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d0c:	d101      	bne.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1;
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d00a      	beq.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x434>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d1e:	4b1c      	ldr	r3, [pc, #112]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d24:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d2c:	4918      	ldr	r1, [pc, #96]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d00b      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007d40:	4b13      	ldr	r3, [pc, #76]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007d46:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007d50:	490f      	ldr	r1, [pc, #60]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007d52:	4313      	orrs	r3, r2
 8007d54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d005      	beq.n	8007d6a <HAL_RCCEx_PeriphCLKConfig+0x46a>
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007d66:	f040 80d8 	bne.w	8007f1a <HAL_RCCEx_PeriphCLKConfig+0x61a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007d6a:	4b09      	ldr	r3, [pc, #36]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a08      	ldr	r2, [pc, #32]	; (8007d90 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007d70:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007d74:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d76:	f7fd f8a5 	bl	8004ec4 <HAL_GetTick>
 8007d7a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d7c:	e00a      	b.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x494>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d7e:	f7fd f8a1 	bl	8004ec4 <HAL_GetTick>
 8007d82:	4602      	mov	r2, r0
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	1ad3      	subs	r3, r2, r3
 8007d88:	2b64      	cmp	r3, #100	; 0x64
 8007d8a:	d903      	bls.n	8007d94 <HAL_RCCEx_PeriphCLKConfig+0x494>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d8c:	2303      	movs	r3, #3
 8007d8e:	e167      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x760>
 8007d90:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d94:	4bad      	ldr	r3, [pc, #692]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d1ee      	bne.n	8007d7e <HAL_RCCEx_PeriphCLKConfig+0x47e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f003 0301 	and.w	r3, r3, #1
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d021      	beq.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d11d      	bne.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007db4:	4ba5      	ldr	r3, [pc, #660]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007db6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dba:	0c1b      	lsrs	r3, r3, #16
 8007dbc:	f003 0303 	and.w	r3, r3, #3
 8007dc0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007dc2:	4ba2      	ldr	r3, [pc, #648]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007dc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007dc8:	0e1b      	lsrs	r3, r3, #24
 8007dca:	f003 030f 	and.w	r3, r3, #15
 8007dce:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	019a      	lsls	r2, r3, #6
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	041b      	lsls	r3, r3, #16
 8007dda:	431a      	orrs	r2, r3
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	061b      	lsls	r3, r3, #24
 8007de0:	431a      	orrs	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	071b      	lsls	r3, r3, #28
 8007de8:	4998      	ldr	r1, [pc, #608]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007dea:	4313      	orrs	r3, r2
 8007dec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d004      	beq.n	8007e06 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e04:	d00a      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0x51c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d02e      	beq.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x570>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e1a:	d129      	bne.n	8007e70 <HAL_RCCEx_PeriphCLKConfig+0x570>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007e1c:	4b8b      	ldr	r3, [pc, #556]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e22:	0c1b      	lsrs	r3, r3, #16
 8007e24:	f003 0303 	and.w	r3, r3, #3
 8007e28:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e2a:	4b88      	ldr	r3, [pc, #544]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e30:	0f1b      	lsrs	r3, r3, #28
 8007e32:	f003 0307 	and.w	r3, r3, #7
 8007e36:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	019a      	lsls	r2, r3, #6
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	041b      	lsls	r3, r3, #16
 8007e42:	431a      	orrs	r2, r3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	68db      	ldr	r3, [r3, #12]
 8007e48:	061b      	lsls	r3, r3, #24
 8007e4a:	431a      	orrs	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	071b      	lsls	r3, r3, #28
 8007e50:	497e      	ldr	r1, [pc, #504]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007e58:	4b7c      	ldr	r3, [pc, #496]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007e5e:	f023 021f 	bic.w	r2, r3, #31
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e66:	3b01      	subs	r3, #1
 8007e68:	4978      	ldr	r1, [pc, #480]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d01d      	beq.n	8007eb8 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007e7c:	4b73      	ldr	r3, [pc, #460]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e82:	0e1b      	lsrs	r3, r3, #24
 8007e84:	f003 030f 	and.w	r3, r3, #15
 8007e88:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007e8a:	4b70      	ldr	r3, [pc, #448]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007e8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007e90:	0f1b      	lsrs	r3, r3, #28
 8007e92:	f003 0307 	and.w	r3, r3, #7
 8007e96:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	019a      	lsls	r2, r3, #6
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	691b      	ldr	r3, [r3, #16]
 8007ea2:	041b      	lsls	r3, r3, #16
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	061b      	lsls	r3, r3, #24
 8007eaa:	431a      	orrs	r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	071b      	lsls	r3, r3, #28
 8007eb0:	4966      	ldr	r1, [pc, #408]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d011      	beq.n	8007ee8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	019a      	lsls	r2, r3, #6
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	691b      	ldr	r3, [r3, #16]
 8007ece:	041b      	lsls	r3, r3, #16
 8007ed0:	431a      	orrs	r2, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	68db      	ldr	r3, [r3, #12]
 8007ed6:	061b      	lsls	r3, r3, #24
 8007ed8:	431a      	orrs	r2, r3
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	071b      	lsls	r3, r3, #28
 8007ee0:	495a      	ldr	r1, [pc, #360]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007ee8:	4b58      	ldr	r3, [pc, #352]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a57      	ldr	r2, [pc, #348]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007eee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007ef2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ef4:	f7fc ffe6 	bl	8004ec4 <HAL_GetTick>
 8007ef8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007efa:	e008      	b.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x60e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007efc:	f7fc ffe2 	bl	8004ec4 <HAL_GetTick>
 8007f00:	4602      	mov	r2, r0
 8007f02:	697b      	ldr	r3, [r7, #20]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	2b64      	cmp	r3, #100	; 0x64
 8007f08:	d901      	bls.n	8007f0e <HAL_RCCEx_PeriphCLKConfig+0x60e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f0a:	2303      	movs	r3, #3
 8007f0c:	e0a8      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x760>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007f0e:	4b4f      	ldr	r3, [pc, #316]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0f0      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	2b01      	cmp	r3, #1
 8007f1e:	f040 809e 	bne.w	800805e <HAL_RCCEx_PeriphCLKConfig+0x75e>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007f22:	4b4a      	ldr	r3, [pc, #296]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a49      	ldr	r2, [pc, #292]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007f28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007f2c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f2e:	f7fc ffc9 	bl	8004ec4 <HAL_GetTick>
 8007f32:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f34:	e008      	b.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007f36:	f7fc ffc5 	bl	8004ec4 <HAL_GetTick>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	1ad3      	subs	r3, r2, r3
 8007f40:	2b64      	cmp	r3, #100	; 0x64
 8007f42:	d901      	bls.n	8007f48 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007f44:	2303      	movs	r3, #3
 8007f46:	e08b      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x760>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007f48:	4b40      	ldr	r3, [pc, #256]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007f50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007f54:	d0ef      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0x636>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d003      	beq.n	8007f6a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d009      	beq.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0x67e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d02e      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d12a      	bne.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007f7e:	4b33      	ldr	r3, [pc, #204]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f84:	0c1b      	lsrs	r3, r3, #16
 8007f86:	f003 0303 	and.w	r3, r3, #3
 8007f8a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007f8c:	4b2f      	ldr	r3, [pc, #188]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f92:	0f1b      	lsrs	r3, r3, #28
 8007f94:	f003 0307 	and.w	r3, r3, #7
 8007f98:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	695b      	ldr	r3, [r3, #20]
 8007f9e:	019a      	lsls	r2, r3, #6
 8007fa0:	693b      	ldr	r3, [r7, #16]
 8007fa2:	041b      	lsls	r3, r3, #16
 8007fa4:	431a      	orrs	r2, r3
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	699b      	ldr	r3, [r3, #24]
 8007faa:	061b      	lsls	r3, r3, #24
 8007fac:	431a      	orrs	r2, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	071b      	lsls	r3, r3, #28
 8007fb2:	4926      	ldr	r1, [pc, #152]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007fba:	4b24      	ldr	r3, [pc, #144]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007fbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007fc0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	021b      	lsls	r3, r3, #8
 8007fcc:	491f      	ldr	r1, [pc, #124]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d022      	beq.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x726>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007fe4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007fe8:	d11d      	bne.n	8008026 <HAL_RCCEx_PeriphCLKConfig+0x726>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007fea:	4b18      	ldr	r3, [pc, #96]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007fec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ff0:	0e1b      	lsrs	r3, r3, #24
 8007ff2:	f003 030f 	and.w	r3, r3, #15
 8007ff6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007ff8:	4b14      	ldr	r3, [pc, #80]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8007ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ffe:	0f1b      	lsrs	r3, r3, #28
 8008000:	f003 0307 	and.w	r3, r3, #7
 8008004:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	695b      	ldr	r3, [r3, #20]
 800800a:	019a      	lsls	r2, r3, #6
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a1b      	ldr	r3, [r3, #32]
 8008010:	041b      	lsls	r3, r3, #16
 8008012:	431a      	orrs	r2, r3
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	061b      	lsls	r3, r3, #24
 8008018:	431a      	orrs	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	071b      	lsls	r3, r3, #28
 800801e:	490b      	ldr	r1, [pc, #44]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8008020:	4313      	orrs	r3, r2
 8008022:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008026:	4b09      	ldr	r3, [pc, #36]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a08      	ldr	r2, [pc, #32]	; (800804c <HAL_RCCEx_PeriphCLKConfig+0x74c>)
 800802c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008030:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008032:	f7fc ff47 	bl	8004ec4 <HAL_GetTick>
 8008036:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008038:	e00a      	b.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0x750>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800803a:	f7fc ff43 	bl	8004ec4 <HAL_GetTick>
 800803e:	4602      	mov	r2, r0
 8008040:	697b      	ldr	r3, [r7, #20]
 8008042:	1ad3      	subs	r3, r2, r3
 8008044:	2b64      	cmp	r3, #100	; 0x64
 8008046:	d903      	bls.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0x750>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008048:	2303      	movs	r3, #3
 800804a:	e009      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x760>
 800804c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008050:	4b05      	ldr	r3, [pc, #20]	; (8008068 <HAL_RCCEx_PeriphCLKConfig+0x768>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008058:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800805c:	d1ed      	bne.n	800803a <HAL_RCCEx_PeriphCLKConfig+0x73a>
      }
    }
  }
  return HAL_OK;
 800805e:	2300      	movs	r3, #0
}
 8008060:	4618      	mov	r0, r3
 8008062:	3720      	adds	r7, #32
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}
 8008068:	40023800 	.word	0x40023800

0800806c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b082      	sub	sp, #8
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d101      	bne.n	800807e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800807a:	2301      	movs	r3, #1
 800807c:	e022      	b.n	80080c4 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008084:	b2db      	uxtb	r3, r3
 8008086:	2b00      	cmp	r3, #0
 8008088:	d105      	bne.n	8008096 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	2200      	movs	r2, #0
 800808e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f7fa fb1d 	bl	80026d0 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2203      	movs	r2, #3
 800809a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 f814 	bl	80080cc <HAL_SD_InitCard>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d001      	beq.n	80080ae <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	e00a      	b.n	80080c4 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2201      	movs	r2, #1
 80080be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3708      	adds	r7, #8
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80080cc:	b5b0      	push	{r4, r5, r7, lr}
 80080ce:	b08e      	sub	sp, #56	; 0x38
 80080d0:	af04      	add	r7, sp, #16
 80080d2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 80080d4:	2300      	movs	r3, #0
 80080d6:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 80080d8:	2300      	movs	r3, #0
 80080da:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80080dc:	2300      	movs	r3, #0
 80080de:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 80080e0:	2300      	movs	r3, #0
 80080e2:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80080e4:	2300      	movs	r3, #0
 80080e6:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 80080e8:	2376      	movs	r3, #118	; 0x76
 80080ea:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681d      	ldr	r5, [r3, #0]
 80080f0:	466c      	mov	r4, sp
 80080f2:	f107 0314 	add.w	r3, r7, #20
 80080f6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80080fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80080fe:	f107 0308 	add.w	r3, r7, #8
 8008102:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008104:	4628      	mov	r0, r5
 8008106:	f003 f9cb 	bl	800b4a0 <SDMMC_Init>
 800810a:	4603      	mov	r3, r0
 800810c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8008110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008114:	2b00      	cmp	r3, #0
 8008116:	d001      	beq.n	800811c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008118:	2301      	movs	r3, #1
 800811a:	e03b      	b.n	8008194 <HAL_SD_InitCard+0xc8>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	685a      	ldr	r2, [r3, #4]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800812a:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4618      	mov	r0, r3
 8008132:	f003 f9ff 	bl	800b534 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008144:	605a      	str	r2, [r3, #4]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 ffca 	bl	80090e0 <SD_PowerON>
 800814c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800814e:	6a3b      	ldr	r3, [r7, #32]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00b      	beq.n	800816c <HAL_SD_InitCard+0xa0>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008160:	6a3b      	ldr	r3, [r7, #32]
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008168:	2301      	movs	r3, #1
 800816a:	e013      	b.n	8008194 <HAL_SD_InitCard+0xc8>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 fee9 	bl	8008f44 <SD_InitCard>
 8008172:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008174:	6a3b      	ldr	r3, [r7, #32]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00b      	beq.n	8008192 <HAL_SD_InitCard+0xc6>
  {
    hsd->State = HAL_SD_STATE_READY;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	2201      	movs	r2, #1
 800817e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008186:	6a3b      	ldr	r3, [r7, #32]
 8008188:	431a      	orrs	r2, r3
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800818e:	2301      	movs	r3, #1
 8008190:	e000      	b.n	8008194 <HAL_SD_InitCard+0xc8>
  }

  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3728      	adds	r7, #40	; 0x28
 8008198:	46bd      	mov	sp, r7
 800819a:	bdb0      	pop	{r4, r5, r7, pc}

0800819c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b08c      	sub	sp, #48	; 0x30
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	60f8      	str	r0, [r7, #12]
 80081a4:	60b9      	str	r1, [r7, #8]
 80081a6:	607a      	str	r2, [r7, #4]
 80081a8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d107      	bne.n	80081c4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	e0cc      	b.n	800835e <HAL_SD_ReadBlocks_DMA+0x1c2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	2b01      	cmp	r3, #1
 80081ce:	f040 80c5 	bne.w	800835c <HAL_SD_ReadBlocks_DMA+0x1c0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	2200      	movs	r2, #0
 80081d6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80081d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	441a      	add	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081e2:	429a      	cmp	r2, r3
 80081e4:	d907      	bls.n	80081f6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081ea:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80081f2:	2301      	movs	r3, #1
 80081f4:	e0b3      	b.n	800835e <HAL_SD_ReadBlocks_DMA+0x1c2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	2203      	movs	r2, #3
 80081fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2200      	movs	r2, #0
 8008204:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 8008214:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800821a:	4a53      	ldr	r2, [pc, #332]	; (8008368 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800821c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008222:	4a52      	ldr	r2, [pc, #328]	; (800836c <HAL_SD_ReadBlocks_DMA+0x1d0>)
 8008224:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800822a:	2200      	movs	r2, #0
 800822c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3380      	adds	r3, #128	; 0x80
 8008238:	4619      	mov	r1, r3
 800823a:	68ba      	ldr	r2, [r7, #8]
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	025b      	lsls	r3, r3, #9
 8008240:	089b      	lsrs	r3, r3, #2
 8008242:	f7fc fffd 	bl	8005240 <HAL_DMA_Start_IT>
 8008246:	4603      	mov	r3, r0
 8008248:	2b00      	cmp	r3, #0
 800824a:	d017      	beq.n	800827c <HAL_SD_ReadBlocks_DMA+0xe0>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800825a:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a43      	ldr	r2, [pc, #268]	; (8008370 <HAL_SD_ReadBlocks_DMA+0x1d4>)
 8008262:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008268:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008278:	2301      	movs	r3, #1
 800827a:	e070      	b.n	800835e <HAL_SD_ReadBlocks_DMA+0x1c2>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f042 0208 	orr.w	r2, r2, #8
 800828a:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008290:	2b01      	cmp	r3, #1
 8008292:	d002      	beq.n	800829a <HAL_SD_ReadBlocks_DMA+0xfe>
      {
        add *= 512U;
 8008294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008296:	025b      	lsls	r3, r3, #9
 8008298:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80082a2:	4618      	mov	r0, r3
 80082a4:	f003 f9da 	bl	800b65c <SDMMC_CmdBlockLength>
 80082a8:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80082aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d00f      	beq.n	80082d0 <HAL_SD_ReadBlocks_DMA+0x134>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a2e      	ldr	r2, [pc, #184]	; (8008370 <HAL_SD_ReadBlocks_DMA+0x1d4>)
 80082b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082be:	431a      	orrs	r2, r3
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2201      	movs	r2, #1
 80082c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e046      	b.n	800835e <HAL_SD_ReadBlocks_DMA+0x1c2>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80082d0:	f04f 33ff 	mov.w	r3, #4294967295
 80082d4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	025b      	lsls	r3, r3, #9
 80082da:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80082dc:	2390      	movs	r3, #144	; 0x90
 80082de:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80082e0:	2302      	movs	r3, #2
 80082e2:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80082e4:	2300      	movs	r3, #0
 80082e6:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 80082e8:	2301      	movs	r3, #1
 80082ea:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f107 0210 	add.w	r2, r7, #16
 80082f4:	4611      	mov	r1, r2
 80082f6:	4618      	mov	r0, r3
 80082f8:	f003 f984 	bl	800b604 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d90a      	bls.n	8008318 <HAL_SD_ReadBlocks_DMA+0x17c>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2282      	movs	r2, #130	; 0x82
 8008306:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800830e:	4618      	mov	r0, r3
 8008310:	f003 f9e8 	bl	800b6e4 <SDMMC_CmdReadMultiBlock>
 8008314:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008316:	e009      	b.n	800832c <HAL_SD_ReadBlocks_DMA+0x190>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2281      	movs	r2, #129	; 0x81
 800831c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008324:	4618      	mov	r0, r3
 8008326:	f003 f9bb 	bl	800b6a0 <SDMMC_CmdReadSingleBlock>
 800832a:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800832c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800832e:	2b00      	cmp	r3, #0
 8008330:	d012      	beq.n	8008358 <HAL_SD_ReadBlocks_DMA+0x1bc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a0e      	ldr	r2, [pc, #56]	; (8008370 <HAL_SD_ReadBlocks_DMA+0x1d4>)
 8008338:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800833e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008340:	431a      	orrs	r2, r3
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2201      	movs	r2, #1
 800834a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e002      	b.n	800835e <HAL_SD_ReadBlocks_DMA+0x1c2>
      }

      return HAL_OK;
 8008358:	2300      	movs	r3, #0
 800835a:	e000      	b.n	800835e <HAL_SD_ReadBlocks_DMA+0x1c2>
    }
  }
  else
  {
    return HAL_BUSY;
 800835c:	2302      	movs	r3, #2
  }
}
 800835e:	4618      	mov	r0, r3
 8008360:	3730      	adds	r7, #48	; 0x30
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	08008d53 	.word	0x08008d53
 800836c:	08008dc5 	.word	0x08008dc5
 8008370:	004005ff 	.word	0x004005ff

08008374 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b08c      	sub	sp, #48	; 0x30
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
 8008380:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d107      	bne.n	800839c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008390:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008398:	2301      	movs	r3, #1
 800839a:	e0cf      	b.n	800853c <HAL_SD_WriteBlocks_DMA+0x1c8>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80083a2:	b2db      	uxtb	r3, r3
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	f040 80c8 	bne.w	800853a <HAL_SD_WriteBlocks_DMA+0x1c6>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2200      	movs	r2, #0
 80083ae:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80083b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	441a      	add	r2, r3
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d907      	bls.n	80083ce <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80083ca:	2301      	movs	r3, #1
 80083cc:	e0b6      	b.n	800853c <HAL_SD_WriteBlocks_DMA+0x1c8>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2203      	movs	r2, #3
 80083d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	2200      	movs	r2, #0
 80083dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f042 021a 	orr.w	r2, r2, #26
 80083ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083f2:	4a54      	ldr	r2, [pc, #336]	; (8008544 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 80083f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083fa:	4a53      	ldr	r2, [pc, #332]	; (8008548 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 80083fc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008402:	2200      	movs	r2, #0
 8008404:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800840a:	2b01      	cmp	r3, #1
 800840c:	d002      	beq.n	8008414 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800840e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008410:	025b      	lsls	r3, r3, #9
 8008412:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f44f 7100 	mov.w	r1, #512	; 0x200
 800841c:	4618      	mov	r0, r3
 800841e:	f003 f91d 	bl	800b65c <SDMMC_CmdBlockLength>
 8008422:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008424:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00f      	beq.n	800844a <HAL_SD_WriteBlocks_DMA+0xd6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a47      	ldr	r2, [pc, #284]	; (800854c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8008430:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008438:	431a      	orrs	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	e078      	b.n	800853c <HAL_SD_WriteBlocks_DMA+0x1c8>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	2b01      	cmp	r3, #1
 800844e:	d90a      	bls.n	8008466 <HAL_SD_WriteBlocks_DMA+0xf2>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	22a0      	movs	r2, #160	; 0xa0
 8008454:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800845c:	4618      	mov	r0, r3
 800845e:	f003 f985 	bl	800b76c <SDMMC_CmdWriteMultiBlock>
 8008462:	62f8      	str	r0, [r7, #44]	; 0x2c
 8008464:	e009      	b.n	800847a <HAL_SD_WriteBlocks_DMA+0x106>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2290      	movs	r2, #144	; 0x90
 800846a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008472:	4618      	mov	r0, r3
 8008474:	f003 f958 	bl	800b728 <SDMMC_CmdWriteSingleBlock>
 8008478:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800847a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800847c:	2b00      	cmp	r3, #0
 800847e:	d012      	beq.n	80084a6 <HAL_SD_WriteBlocks_DMA+0x132>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	4a31      	ldr	r2, [pc, #196]	; (800854c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8008486:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800848c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848e:	431a      	orrs	r2, r3
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	2201      	movs	r2, #1
 8008498:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2200      	movs	r2, #0
 80084a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80084a2:	2301      	movs	r3, #1
 80084a4:	e04a      	b.n	800853c <HAL_SD_WriteBlocks_DMA+0x1c8>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f042 0208 	orr.w	r2, r2, #8
 80084b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80084ba:	68b9      	ldr	r1, [r7, #8]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3380      	adds	r3, #128	; 0x80
 80084c2:	461a      	mov	r2, r3
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	025b      	lsls	r3, r3, #9
 80084c8:	089b      	lsrs	r3, r3, #2
 80084ca:	f7fc feb9 	bl	8005240 <HAL_DMA_Start_IT>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d01a      	beq.n	800850a <HAL_SD_WriteBlocks_DMA+0x196>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f022 021a 	bic.w	r2, r2, #26
 80084e2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a18      	ldr	r2, [pc, #96]	; (800854c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 80084ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2201      	movs	r2, #1
 80084fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2200      	movs	r2, #0
 8008504:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008506:	2301      	movs	r3, #1
 8008508:	e018      	b.n	800853c <HAL_SD_WriteBlocks_DMA+0x1c8>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800850a:	f04f 33ff 	mov.w	r3, #4294967295
 800850e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	025b      	lsls	r3, r3, #9
 8008514:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8008516:	2390      	movs	r3, #144	; 0x90
 8008518:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800851a:	2300      	movs	r3, #0
 800851c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800851e:	2300      	movs	r3, #0
 8008520:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8008522:	2301      	movs	r3, #1
 8008524:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f107 0210 	add.w	r2, r7, #16
 800852e:	4611      	mov	r1, r2
 8008530:	4618      	mov	r0, r3
 8008532:	f003 f867 	bl	800b604 <SDMMC_ConfigData>

      return HAL_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	e000      	b.n	800853c <HAL_SD_WriteBlocks_DMA+0x1c8>
    }
  }
  else
  {
    return HAL_BUSY;
 800853a:	2302      	movs	r3, #2
  }
}
 800853c:	4618      	mov	r0, r3
 800853e:	3730      	adds	r7, #48	; 0x30
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}
 8008544:	08008d29 	.word	0x08008d29
 8008548:	08008dc5 	.word	0x08008dc5
 800854c:	004005ff 	.word	0x004005ff

08008550 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800855c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008564:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008568:	2b00      	cmp	r3, #0
 800856a:	d008      	beq.n	800857e <HAL_SD_IRQHandler+0x2e>
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f003 0308 	and.w	r3, r3, #8
 8008572:	2b00      	cmp	r3, #0
 8008574:	d003      	beq.n	800857e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 ffc8 	bl	800950c <SD_Read_IT>
 800857c:	e153      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008588:	2b00      	cmp	r3, #0
 800858a:	f000 808d 	beq.w	80086a8 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008596:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	4ba3      	ldr	r3, [pc, #652]	; (8008830 <HAL_SD_IRQHandler+0x2e0>)
 80085a4:	400b      	ands	r3, r1
 80085a6:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f022 0201 	bic.w	r2, r2, #1
 80085b6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f003 0308 	and.w	r3, r3, #8
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d039      	beq.n	8008636 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	f003 0302 	and.w	r3, r3, #2
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d104      	bne.n	80085d6 <HAL_SD_IRQHandler+0x86>
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f003 0320 	and.w	r3, r3, #32
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d011      	beq.n	80085fa <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4618      	mov	r0, r3
 80085dc:	f003 f8e8 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 80085e0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80085e2:	68bb      	ldr	r3, [r7, #8]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d008      	beq.n	80085fa <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	431a      	orrs	r2, r3
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f000 f921 	bl	800883c <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f240 523a 	movw	r2, #1338	; 0x53a
 8008602:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f003 0301 	and.w	r3, r3, #1
 8008618:	2b00      	cmp	r3, #0
 800861a:	d104      	bne.n	8008626 <HAL_SD_IRQHandler+0xd6>
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f003 0302 	and.w	r3, r3, #2
 8008622:	2b00      	cmp	r3, #0
 8008624:	d003      	beq.n	800862e <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f005 f86a 	bl	800d700 <HAL_SD_RxCpltCallback>
 800862c:	e0fb      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800862e:	6878      	ldr	r0, [r7, #4]
 8008630:	f005 f85c 	bl	800d6ec <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008634:	e0f7      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800863c:	2b00      	cmp	r3, #0
 800863e:	f000 80f2 	beq.w	8008826 <HAL_SD_IRQHandler+0x2d6>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	f003 0320 	and.w	r3, r3, #32
 8008648:	2b00      	cmp	r3, #0
 800864a:	d011      	beq.n	8008670 <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	4618      	mov	r0, r3
 8008652:	f003 f8ad 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 8008656:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d008      	beq.n	8008670 <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	431a      	orrs	r2, r3
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 f8e6 	bl	800883c <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f003 0301 	and.w	r3, r3, #1
 8008676:	2b00      	cmp	r3, #0
 8008678:	f040 80d5 	bne.w	8008826 <HAL_SD_IRQHandler+0x2d6>
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f003 0302 	and.w	r3, r3, #2
 8008682:	2b00      	cmp	r3, #0
 8008684:	f040 80cf 	bne.w	8008826 <HAL_SD_IRQHandler+0x2d6>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f022 0208 	bic.w	r2, r2, #8
 8008696:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2201      	movs	r2, #1
 800869c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80086a0:	6878      	ldr	r0, [r7, #4]
 80086a2:	f005 f823 	bl	800d6ec <HAL_SD_TxCpltCallback>
}
 80086a6:	e0be      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d008      	beq.n	80086c8 <HAL_SD_IRQHandler+0x178>
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	f003 0308 	and.w	r3, r3, #8
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d003      	beq.n	80086c8 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 ff74 	bl	80095ae <SD_Write_IT>
 80086c6:	e0ae      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086ce:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 80a7 	beq.w	8008826 <HAL_SD_IRQHandler+0x2d6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086de:	f003 0302 	and.w	r3, r3, #2
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d005      	beq.n	80086f2 <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ea:	f043 0202 	orr.w	r2, r3, #2
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f8:	f003 0308 	and.w	r3, r3, #8
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d005      	beq.n	800870c <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008704:	f043 0208 	orr.w	r2, r3, #8
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008712:	f003 0320 	and.w	r3, r3, #32
 8008716:	2b00      	cmp	r3, #0
 8008718:	d005      	beq.n	8008726 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800871e:	f043 0220 	orr.w	r2, r3, #32
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800872c:	f003 0310 	and.w	r3, r3, #16
 8008730:	2b00      	cmp	r3, #0
 8008732:	d005      	beq.n	8008740 <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008738:	f043 0210 	orr.w	r2, r3, #16
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	f240 523a 	movw	r2, #1338	; 0x53a
 8008748:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008758:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4618      	mov	r0, r3
 8008760:	f003 f826 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 8008764:	4602      	mov	r2, r0
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800876a:	431a      	orrs	r2, r3
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f003 0308 	and.w	r3, r3, #8
 8008776:	2b00      	cmp	r3, #0
 8008778:	d00a      	beq.n	8008790 <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2201      	movs	r2, #1
 800877e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	2200      	movs	r2, #0
 8008786:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008788:	6878      	ldr	r0, [r7, #4]
 800878a:	f000 f857 	bl	800883c <HAL_SD_ErrorCallback>
}
 800878e:	e04a      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008796:	2b00      	cmp	r3, #0
 8008798:	d045      	beq.n	8008826 <HAL_SD_IRQHandler+0x2d6>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f003 0310 	and.w	r3, r3, #16
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d104      	bne.n	80087ae <HAL_SD_IRQHandler+0x25e>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	f003 0320 	and.w	r3, r3, #32
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d011      	beq.n	80087d2 <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087b2:	4a20      	ldr	r2, [pc, #128]	; (8008834 <HAL_SD_IRQHandler+0x2e4>)
 80087b4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ba:	4618      	mov	r0, r3
 80087bc:	f7fc fda0 	bl	8005300 <HAL_DMA_Abort_IT>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d02f      	beq.n	8008826 <HAL_SD_IRQHandler+0x2d6>
          SD_DMATxAbort(hsd->hdmatx);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80087ca:	4618      	mov	r0, r3
 80087cc:	f000 fb4c 	bl	8008e68 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80087d0:	e029      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f003 0301 	and.w	r3, r3, #1
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d104      	bne.n	80087e6 <HAL_SD_IRQHandler+0x296>
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f003 0302 	and.w	r3, r3, #2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d011      	beq.n	800880a <HAL_SD_IRQHandler+0x2ba>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ea:	4a13      	ldr	r2, [pc, #76]	; (8008838 <HAL_SD_IRQHandler+0x2e8>)
 80087ec:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	4618      	mov	r0, r3
 80087f4:	f7fc fd84 	bl	8005300 <HAL_DMA_Abort_IT>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d013      	beq.n	8008826 <HAL_SD_IRQHandler+0x2d6>
          SD_DMARxAbort(hsd->hdmarx);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008802:	4618      	mov	r0, r3
 8008804:	f000 fb67 	bl	8008ed6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008808:	e00d      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2200      	movs	r2, #0
 800880e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2201      	movs	r2, #1
 8008814:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2200      	movs	r2, #0
 800881c:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f004 ff5a 	bl	800d6d8 <HAL_SD_AbortCallback>
}
 8008824:	e7ff      	b.n	8008826 <HAL_SD_IRQHandler+0x2d6>
 8008826:	bf00      	nop
 8008828:	3710      	adds	r7, #16
 800882a:	46bd      	mov	sp, r7
 800882c:	bd80      	pop	{r7, pc}
 800882e:	bf00      	nop
 8008830:	ffff3ec5 	.word	0xffff3ec5
 8008834:	08008e69 	.word	0x08008e69
 8008838:	08008ed7 	.word	0x08008ed7

0800883c <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800883c:	b480      	push	{r7}
 800883e:	b083      	sub	sp, #12
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008844:	bf00      	nop
 8008846:	370c      	adds	r7, #12
 8008848:	46bd      	mov	sp, r7
 800884a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884e:	4770      	bx	lr

08008850 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008850:	b480      	push	{r7}
 8008852:	b083      	sub	sp, #12
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
 8008858:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800885e:	0f9b      	lsrs	r3, r3, #30
 8008860:	b2da      	uxtb	r2, r3
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800886a:	0e9b      	lsrs	r3, r3, #26
 800886c:	b2db      	uxtb	r3, r3
 800886e:	f003 030f 	and.w	r3, r3, #15
 8008872:	b2da      	uxtb	r2, r3
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800887c:	0e1b      	lsrs	r3, r3, #24
 800887e:	b2db      	uxtb	r3, r3
 8008880:	f003 0303 	and.w	r3, r3, #3
 8008884:	b2da      	uxtb	r2, r3
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800888e:	0c1b      	lsrs	r3, r3, #16
 8008890:	b2da      	uxtb	r2, r3
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800889a:	0a1b      	lsrs	r3, r3, #8
 800889c:	b2da      	uxtb	r2, r3
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80088a6:	b2da      	uxtb	r2, r3
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088b0:	0d1b      	lsrs	r3, r3, #20
 80088b2:	b29a      	uxth	r2, r3
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088bc:	0c1b      	lsrs	r3, r3, #16
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	f003 030f 	and.w	r3, r3, #15
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088ce:	0bdb      	lsrs	r3, r3, #15
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088e0:	0b9b      	lsrs	r3, r3, #14
 80088e2:	b2db      	uxtb	r3, r3
 80088e4:	f003 0301 	and.w	r3, r3, #1
 80088e8:	b2da      	uxtb	r2, r3
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80088f2:	0b5b      	lsrs	r3, r3, #13
 80088f4:	b2db      	uxtb	r3, r3
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	b2da      	uxtb	r2, r3
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008904:	0b1b      	lsrs	r3, r3, #12
 8008906:	b2db      	uxtb	r3, r3
 8008908:	f003 0301 	and.w	r3, r3, #1
 800890c:	b2da      	uxtb	r2, r3
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	2200      	movs	r2, #0
 8008916:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800891c:	2b00      	cmp	r3, #0
 800891e:	d163      	bne.n	80089e8 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008924:	009a      	lsls	r2, r3, #2
 8008926:	f640 73fc 	movw	r3, #4092	; 0xffc
 800892a:	4013      	ands	r3, r2
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008930:	0f92      	lsrs	r2, r2, #30
 8008932:	431a      	orrs	r2, r3
 8008934:	683b      	ldr	r3, [r7, #0]
 8008936:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800893c:	0edb      	lsrs	r3, r3, #27
 800893e:	b2db      	uxtb	r3, r3
 8008940:	f003 0307 	and.w	r3, r3, #7
 8008944:	b2da      	uxtb	r2, r3
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800894e:	0e1b      	lsrs	r3, r3, #24
 8008950:	b2db      	uxtb	r3, r3
 8008952:	f003 0307 	and.w	r3, r3, #7
 8008956:	b2da      	uxtb	r2, r3
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008960:	0d5b      	lsrs	r3, r3, #21
 8008962:	b2db      	uxtb	r3, r3
 8008964:	f003 0307 	and.w	r3, r3, #7
 8008968:	b2da      	uxtb	r2, r3
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008972:	0c9b      	lsrs	r3, r3, #18
 8008974:	b2db      	uxtb	r3, r3
 8008976:	f003 0307 	and.w	r3, r3, #7
 800897a:	b2da      	uxtb	r2, r3
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008984:	0bdb      	lsrs	r3, r3, #15
 8008986:	b2db      	uxtb	r3, r3
 8008988:	f003 0307 	and.w	r3, r3, #7
 800898c:	b2da      	uxtb	r2, r3
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	691b      	ldr	r3, [r3, #16]
 8008996:	1c5a      	adds	r2, r3, #1
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	7e1b      	ldrb	r3, [r3, #24]
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	f003 0307 	and.w	r3, r3, #7
 80089a6:	3302      	adds	r3, #2
 80089a8:	2201      	movs	r2, #1
 80089aa:	fa02 f303 	lsl.w	r3, r2, r3
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80089b2:	fb02 f203 	mul.w	r2, r2, r3
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	7a1b      	ldrb	r3, [r3, #8]
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	f003 030f 	and.w	r3, r3, #15
 80089c4:	2201      	movs	r2, #1
 80089c6:	409a      	lsls	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80089d0:	687a      	ldr	r2, [r7, #4]
 80089d2:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80089d4:	0a52      	lsrs	r2, r2, #9
 80089d6:	fb02 f203 	mul.w	r2, r2, r3
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80089e4:	661a      	str	r2, [r3, #96]	; 0x60
 80089e6:	e031      	b.n	8008a4c <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d11d      	bne.n	8008a2c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80089f4:	041b      	lsls	r3, r3, #16
 80089f6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089fe:	0c1b      	lsrs	r3, r3, #16
 8008a00:	431a      	orrs	r2, r3
 8008a02:	683b      	ldr	r3, [r7, #0]
 8008a04:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	691b      	ldr	r3, [r3, #16]
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	029a      	lsls	r2, r3, #10
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a20:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	661a      	str	r2, [r3, #96]	; 0x60
 8008a2a:	e00f      	b.n	8008a4c <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a58      	ldr	r2, [pc, #352]	; (8008b94 <HAL_SD_GetCardCSD+0x344>)
 8008a32:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a38:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e09d      	b.n	8008b88 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a50:	0b9b      	lsrs	r3, r3, #14
 8008a52:	b2db      	uxtb	r3, r3
 8008a54:	f003 0301 	and.w	r3, r3, #1
 8008a58:	b2da      	uxtb	r2, r3
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a62:	09db      	lsrs	r3, r3, #7
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a6a:	b2da      	uxtb	r2, r3
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008a74:	b2db      	uxtb	r3, r3
 8008a76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a84:	0fdb      	lsrs	r3, r3, #31
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a90:	0f5b      	lsrs	r3, r3, #29
 8008a92:	b2db      	uxtb	r3, r3
 8008a94:	f003 0303 	and.w	r3, r3, #3
 8008a98:	b2da      	uxtb	r2, r3
 8008a9a:	683b      	ldr	r3, [r7, #0]
 8008a9c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008aa2:	0e9b      	lsrs	r3, r3, #26
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	f003 0307 	and.w	r3, r3, #7
 8008aaa:	b2da      	uxtb	r2, r3
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ab4:	0d9b      	lsrs	r3, r3, #22
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	f003 030f 	and.w	r3, r3, #15
 8008abc:	b2da      	uxtb	r2, r3
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ac6:	0d5b      	lsrs	r3, r3, #21
 8008ac8:	b2db      	uxtb	r3, r3
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	b2da      	uxtb	r2, r3
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ae2:	0c1b      	lsrs	r3, r3, #16
 8008ae4:	b2db      	uxtb	r3, r3
 8008ae6:	f003 0301 	and.w	r3, r3, #1
 8008aea:	b2da      	uxtb	r2, r3
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008af6:	0bdb      	lsrs	r3, r3, #15
 8008af8:	b2db      	uxtb	r3, r3
 8008afa:	f003 0301 	and.w	r3, r3, #1
 8008afe:	b2da      	uxtb	r2, r3
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b0a:	0b9b      	lsrs	r3, r3, #14
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	f003 0301 	and.w	r3, r3, #1
 8008b12:	b2da      	uxtb	r2, r3
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b1e:	0b5b      	lsrs	r3, r3, #13
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	f003 0301 	and.w	r3, r3, #1
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b32:	0b1b      	lsrs	r3, r3, #12
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	b2da      	uxtb	r2, r3
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b46:	0a9b      	lsrs	r3, r3, #10
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	f003 0303 	and.w	r3, r3, #3
 8008b4e:	b2da      	uxtb	r2, r3
 8008b50:	683b      	ldr	r3, [r7, #0]
 8008b52:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b5a:	0a1b      	lsrs	r3, r3, #8
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	f003 0303 	and.w	r3, r3, #3
 8008b62:	b2da      	uxtb	r2, r3
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b6e:	085b      	lsrs	r3, r3, #1
 8008b70:	b2db      	uxtb	r3, r3
 8008b72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008b76:	b2da      	uxtb	r2, r3
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	2201      	movs	r2, #1
 8008b82:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	370c      	adds	r7, #12
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b92:	4770      	bx	lr
 8008b94:	004005ff 	.word	0x004005ff

08008b98 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008b98:	b480      	push	{r7}
 8008b9a:	b083      	sub	sp, #12
 8008b9c:	af00      	add	r7, sp, #0
 8008b9e:	6078      	str	r0, [r7, #4]
 8008ba0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ba6:	683b      	ldr	r3, [r7, #0]
 8008ba8:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008bb6:	683b      	ldr	r3, [r7, #0]
 8008bb8:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008be2:	2300      	movs	r3, #0
}
 8008be4:	4618      	mov	r0, r3
 8008be6:	370c      	adds	r7, #12
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8008bf0:	b5b0      	push	{r4, r5, r7, lr}
 8008bf2:	b08e      	sub	sp, #56	; 0x38
 8008bf4:	af04      	add	r7, sp, #16
 8008bf6:	6078      	str	r0, [r7, #4]
 8008bf8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2203      	movs	r2, #3
 8008bfe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c06:	2b03      	cmp	r3, #3
 8008c08:	d02e      	beq.n	8008c68 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c10:	d106      	bne.n	8008c20 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c16:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	639a      	str	r2, [r3, #56]	; 0x38
 8008c1e:	e029      	b.n	8008c74 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c26:	d10a      	bne.n	8008c3e <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 fb0f 	bl	800924c <SD_WideBus_Enable>
 8008c2e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c36:	431a      	orrs	r2, r3
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	639a      	str	r2, [r3, #56]	; 0x38
 8008c3c:	e01a      	b.n	8008c74 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d10a      	bne.n	8008c5a <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8008c44:	6878      	ldr	r0, [r7, #4]
 8008c46:	f000 fb4c 	bl	80092e2 <SD_WideBus_Disable>
 8008c4a:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008c50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c52:	431a      	orrs	r2, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	639a      	str	r2, [r3, #56]	; 0x38
 8008c58:	e00c      	b.n	8008c74 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c5e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	639a      	str	r2, [r3, #56]	; 0x38
 8008c66:	e005      	b.n	8008c74 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d009      	beq.n	8008c90 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a18      	ldr	r2, [pc, #96]	; (8008ce4 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8008c82:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2201      	movs	r2, #1
 8008c88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008c8c:	2301      	movs	r3, #1
 8008c8e:	e024      	b.n	8008cda <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	689b      	ldr	r3, [r3, #8]
 8008c9a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8008ca2:	683b      	ldr	r3, [r7, #0]
 8008ca4:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	695b      	ldr	r3, [r3, #20]
 8008caa:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	699b      	ldr	r3, [r3, #24]
 8008cb0:	623b      	str	r3, [r7, #32]
    (void)SDMMC_Init(hsd->Instance, Init);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681d      	ldr	r5, [r3, #0]
 8008cb6:	466c      	mov	r4, sp
 8008cb8:	f107 0318 	add.w	r3, r7, #24
 8008cbc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008cc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008cc4:	f107 030c 	add.w	r3, r7, #12
 8008cc8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008cca:	4628      	mov	r0, r5
 8008ccc:	f002 fbe8 	bl	800b4a0 <SDMMC_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2201      	movs	r2, #1
 8008cd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8008cd8:	2300      	movs	r3, #0
}
 8008cda:	4618      	mov	r0, r3
 8008cdc:	3728      	adds	r7, #40	; 0x28
 8008cde:	46bd      	mov	sp, r7
 8008ce0:	bdb0      	pop	{r4, r5, r7, pc}
 8008ce2:	bf00      	nop
 8008ce4:	004005ff 	.word	0x004005ff

08008ce8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b086      	sub	sp, #24
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008cf4:	f107 030c 	add.w	r3, r7, #12
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 fa7e 	bl	80091fc <SD_SendStatus>
 8008d00:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d005      	beq.n	8008d14 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d0c:	697b      	ldr	r3, [r7, #20]
 8008d0e:	431a      	orrs	r2, r3
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	0a5b      	lsrs	r3, r3, #9
 8008d18:	f003 030f 	and.w	r3, r3, #15
 8008d1c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008d1e:	693b      	ldr	r3, [r7, #16]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3718      	adds	r7, #24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b085      	sub	sp, #20
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d34:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008d44:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8008d46:	bf00      	nop
 8008d48:	3714      	adds	r7, #20
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d50:	4770      	bx	lr

08008d52 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008d52:	b580      	push	{r7, lr}
 8008d54:	b084      	sub	sp, #16
 8008d56:	af00      	add	r7, sp, #0
 8008d58:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d5e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d64:	2b82      	cmp	r3, #130	; 0x82
 8008d66:	d111      	bne.n	8008d8c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	4618      	mov	r0, r3
 8008d6e:	f002 fd1f 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 8008d72:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d008      	beq.n	8008d8c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	431a      	orrs	r2, r3
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8008d86:	68f8      	ldr	r0, [r7, #12]
 8008d88:	f7ff fd58 	bl	800883c <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f022 0208 	bic.w	r2, r2, #8
 8008d9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f240 523a 	movw	r2, #1338	; 0x53a
 8008da4:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	2201      	movs	r2, #1
 8008daa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2200      	movs	r2, #0
 8008db2:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8008db4:	68f8      	ldr	r0, [r7, #12]
 8008db6:	f004 fca3 	bl	800d700 <HAL_SD_RxCpltCallback>
#endif
}
 8008dba:	bf00      	nop
 8008dbc:	3710      	adds	r7, #16
 8008dbe:	46bd      	mov	sp, r7
 8008dc0:	bd80      	pop	{r7, pc}
	...

08008dc4 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b086      	sub	sp, #24
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dd0:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008dd2:	6878      	ldr	r0, [r7, #4]
 8008dd4:	f7fc fc40 	bl	8005658 <HAL_DMA_GetError>
 8008dd8:	4603      	mov	r3, r0
 8008dda:	2b02      	cmp	r3, #2
 8008ddc:	d03e      	beq.n	8008e5c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008de2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008de4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008dec:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d002      	beq.n	8008dfa <SD_DMAError+0x36>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2b01      	cmp	r3, #1
 8008df8:	d12d      	bne.n	8008e56 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8008dfa:	697b      	ldr	r3, [r7, #20]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	4a19      	ldr	r2, [pc, #100]	; (8008e64 <SD_DMAError+0xa0>)
 8008e00:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008e10:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e16:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8008e1e:	6978      	ldr	r0, [r7, #20]
 8008e20:	f7ff ff62 	bl	8008ce8 <HAL_SD_GetCardState>
 8008e24:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008e26:	68bb      	ldr	r3, [r7, #8]
 8008e28:	2b06      	cmp	r3, #6
 8008e2a:	d002      	beq.n	8008e32 <SD_DMAError+0x6e>
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	2b05      	cmp	r3, #5
 8008e30:	d10a      	bne.n	8008e48 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4618      	mov	r0, r3
 8008e38:	f002 fcba 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e42:	431a      	orrs	r2, r3
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	2200      	movs	r2, #0
 8008e54:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8008e56:	6978      	ldr	r0, [r7, #20]
 8008e58:	f7ff fcf0 	bl	800883c <HAL_SD_ErrorCallback>
#endif
  }
}
 8008e5c:	bf00      	nop
 8008e5e:	3718      	adds	r7, #24
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}
 8008e64:	004005ff 	.word	0x004005ff

08008e68 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008e68:	b580      	push	{r7, lr}
 8008e6a:	b084      	sub	sp, #16
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e74:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f240 523a 	movw	r2, #1338	; 0x53a
 8008e7e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008e80:	68f8      	ldr	r0, [r7, #12]
 8008e82:	f7ff ff31 	bl	8008ce8 <HAL_SD_GetCardState>
 8008e86:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	2200      	movs	r2, #0
 8008e94:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	2b06      	cmp	r3, #6
 8008e9a:	d002      	beq.n	8008ea2 <SD_DMATxAbort+0x3a>
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	2b05      	cmp	r3, #5
 8008ea0:	d10a      	bne.n	8008eb8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	f002 fc82 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 8008eac:	4602      	mov	r2, r0
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d103      	bne.n	8008ec8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008ec0:	68f8      	ldr	r0, [r7, #12]
 8008ec2:	f004 fc09 	bl	800d6d8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008ec6:	e002      	b.n	8008ece <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008ec8:	68f8      	ldr	r0, [r7, #12]
 8008eca:	f7ff fcb7 	bl	800883c <HAL_SD_ErrorCallback>
}
 8008ece:	bf00      	nop
 8008ed0:	3710      	adds	r7, #16
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}

08008ed6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b084      	sub	sp, #16
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f240 523a 	movw	r2, #1338	; 0x53a
 8008eec:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f7ff fefa 	bl	8008ce8 <HAL_SD_GetCardState>
 8008ef4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2201      	movs	r2, #1
 8008efa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	2200      	movs	r2, #0
 8008f02:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	2b06      	cmp	r3, #6
 8008f08:	d002      	beq.n	8008f10 <SD_DMARxAbort+0x3a>
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	2b05      	cmp	r3, #5
 8008f0e:	d10a      	bne.n	8008f26 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4618      	mov	r0, r3
 8008f16:	f002 fc4b 	bl	800b7b0 <SDMMC_CmdStopTransfer>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f20:	431a      	orrs	r2, r3
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d103      	bne.n	8008f36 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f004 fbd2 	bl	800d6d8 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008f34:	e002      	b.n	8008f3c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008f36:	68f8      	ldr	r0, [r7, #12]
 8008f38:	f7ff fc80 	bl	800883c <HAL_SD_ErrorCallback>
}
 8008f3c:	bf00      	nop
 8008f3e:	3710      	adds	r7, #16
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008f44:	b5b0      	push	{r4, r5, r7, lr}
 8008f46:	b094      	sub	sp, #80	; 0x50
 8008f48:	af04      	add	r7, sp, #16
 8008f4a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4618      	mov	r0, r3
 8008f56:	f002 fafc 	bl	800b552 <SDMMC_GetPowerState>
 8008f5a:	4603      	mov	r3, r0
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d102      	bne.n	8008f66 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008f60:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008f64:	e0b7      	b.n	80090d6 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f6a:	2b03      	cmp	r3, #3
 8008f6c:	d02f      	beq.n	8008fce <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4618      	mov	r0, r3
 8008f74:	f002 fd27 	bl	800b9c6 <SDMMC_CmdSendCID>
 8008f78:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d001      	beq.n	8008f84 <SD_InitCard+0x40>
    {
      return errorstate;
 8008f80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f82:	e0a8      	b.n	80090d6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2100      	movs	r1, #0
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	f002 fb27 	bl	800b5de <SDMMC_GetResponse>
 8008f90:	4602      	mov	r2, r0
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	2104      	movs	r1, #4
 8008f9c:	4618      	mov	r0, r3
 8008f9e:	f002 fb1e 	bl	800b5de <SDMMC_GetResponse>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	2108      	movs	r1, #8
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f002 fb15 	bl	800b5de <SDMMC_GetResponse>
 8008fb4:	4602      	mov	r2, r0
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	210c      	movs	r1, #12
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f002 fb0c 	bl	800b5de <SDMMC_GetResponse>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008fd2:	2b03      	cmp	r3, #3
 8008fd4:	d00d      	beq.n	8008ff2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f107 020e 	add.w	r2, r7, #14
 8008fde:	4611      	mov	r1, r2
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f002 fd2d 	bl	800ba40 <SDMMC_CmdSetRelAdd>
 8008fe6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d001      	beq.n	8008ff2 <SD_InitCard+0xae>
    {
      return errorstate;
 8008fee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ff0:	e071      	b.n	80090d6 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ff6:	2b03      	cmp	r3, #3
 8008ff8:	d036      	beq.n	8009068 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008ffa:	89fb      	ldrh	r3, [r7, #14]
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681a      	ldr	r2, [r3, #0]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800900a:	041b      	lsls	r3, r3, #16
 800900c:	4619      	mov	r1, r3
 800900e:	4610      	mov	r0, r2
 8009010:	f002 fcf7 	bl	800ba02 <SDMMC_CmdSendCSD>
 8009014:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8009016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009018:	2b00      	cmp	r3, #0
 800901a:	d001      	beq.n	8009020 <SD_InitCard+0xdc>
    {
      return errorstate;
 800901c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800901e:	e05a      	b.n	80090d6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	2100      	movs	r1, #0
 8009026:	4618      	mov	r0, r3
 8009028:	f002 fad9 	bl	800b5de <SDMMC_GetResponse>
 800902c:	4602      	mov	r2, r0
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	2104      	movs	r1, #4
 8009038:	4618      	mov	r0, r3
 800903a:	f002 fad0 	bl	800b5de <SDMMC_GetResponse>
 800903e:	4602      	mov	r2, r0
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	2108      	movs	r1, #8
 800904a:	4618      	mov	r0, r3
 800904c:	f002 fac7 	bl	800b5de <SDMMC_GetResponse>
 8009050:	4602      	mov	r2, r0
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	210c      	movs	r1, #12
 800905c:	4618      	mov	r0, r3
 800905e:	f002 fabe 	bl	800b5de <SDMMC_GetResponse>
 8009062:	4602      	mov	r2, r0
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	2104      	movs	r1, #4
 800906e:	4618      	mov	r0, r3
 8009070:	f002 fab5 	bl	800b5de <SDMMC_GetResponse>
 8009074:	4603      	mov	r3, r0
 8009076:	0d1a      	lsrs	r2, r3, #20
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800907c:	f107 0310 	add.w	r3, r7, #16
 8009080:	4619      	mov	r1, r3
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f7ff fbe4 	bl	8008850 <HAL_SD_GetCardCSD>
 8009088:	4603      	mov	r3, r0
 800908a:	2b00      	cmp	r3, #0
 800908c:	d002      	beq.n	8009094 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800908e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009092:	e020      	b.n	80090d6 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6819      	ldr	r1, [r3, #0]
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800909c:	041b      	lsls	r3, r3, #16
 800909e:	f04f 0400 	mov.w	r4, #0
 80090a2:	461a      	mov	r2, r3
 80090a4:	4623      	mov	r3, r4
 80090a6:	4608      	mov	r0, r1
 80090a8:	f002 fba4 	bl	800b7f4 <SDMMC_CmdSelDesel>
 80090ac:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80090ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d001      	beq.n	80090b8 <SD_InitCard+0x174>
  {
    return errorstate;
 80090b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090b6:	e00e      	b.n	80090d6 <SD_InitCard+0x192>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681d      	ldr	r5, [r3, #0]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	466c      	mov	r4, sp
 80090c0:	f103 0210 	add.w	r2, r3, #16
 80090c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80090c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80090ca:	3304      	adds	r3, #4
 80090cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80090ce:	4628      	mov	r0, r5
 80090d0:	f002 f9e6 	bl	800b4a0 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3740      	adds	r7, #64	; 0x40
 80090da:	46bd      	mov	sp, r7
 80090dc:	bdb0      	pop	{r4, r5, r7, pc}
	...

080090e0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80090e8:	2300      	movs	r3, #0
 80090ea:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80090ec:	2300      	movs	r3, #0
 80090ee:	617b      	str	r3, [r7, #20]
 80090f0:	2300      	movs	r3, #0
 80090f2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4618      	mov	r0, r3
 80090fa:	f002 fb9e 	bl	800b83a <SDMMC_CmdGoIdleState>
 80090fe:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	2b00      	cmp	r3, #0
 8009104:	d001      	beq.n	800910a <SD_PowerON+0x2a>
  {
    return errorstate;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	e072      	b.n	80091f0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	4618      	mov	r0, r3
 8009110:	f002 fbb1 	bl	800b876 <SDMMC_CmdOperCond>
 8009114:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d00d      	beq.n	8009138 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2200      	movs	r2, #0
 8009120:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	4618      	mov	r0, r3
 8009128:	f002 fb87 	bl	800b83a <SDMMC_CmdGoIdleState>
 800912c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d004      	beq.n	800913e <SD_PowerON+0x5e>
    {
      return errorstate;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	e05b      	b.n	80091f0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2201      	movs	r2, #1
 800913c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009142:	2b01      	cmp	r3, #1
 8009144:	d137      	bne.n	80091b6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2100      	movs	r1, #0
 800914c:	4618      	mov	r0, r3
 800914e:	f002 fbb1 	bl	800b8b4 <SDMMC_CmdAppCommand>
 8009152:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d02d      	beq.n	80091b6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800915a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800915e:	e047      	b.n	80091f0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	2100      	movs	r1, #0
 8009166:	4618      	mov	r0, r3
 8009168:	f002 fba4 	bl	800b8b4 <SDMMC_CmdAppCommand>
 800916c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d001      	beq.n	8009178 <SD_PowerON+0x98>
    {
      return errorstate;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	e03b      	b.n	80091f0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	491e      	ldr	r1, [pc, #120]	; (80091f8 <SD_PowerON+0x118>)
 800917e:	4618      	mov	r0, r3
 8009180:	f002 fbba 	bl	800b8f8 <SDMMC_CmdAppOperCommand>
 8009184:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	2b00      	cmp	r3, #0
 800918a:	d002      	beq.n	8009192 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800918c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009190:	e02e      	b.n	80091f0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	2100      	movs	r1, #0
 8009198:	4618      	mov	r0, r3
 800919a:	f002 fa20 	bl	800b5de <SDMMC_GetResponse>
 800919e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80091a0:	697b      	ldr	r3, [r7, #20]
 80091a2:	0fdb      	lsrs	r3, r3, #31
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d101      	bne.n	80091ac <SD_PowerON+0xcc>
 80091a8:	2301      	movs	r3, #1
 80091aa:	e000      	b.n	80091ae <SD_PowerON+0xce>
 80091ac:	2300      	movs	r3, #0
 80091ae:	613b      	str	r3, [r7, #16]

    count++;
 80091b0:	68bb      	ldr	r3, [r7, #8]
 80091b2:	3301      	adds	r3, #1
 80091b4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80091bc:	4293      	cmp	r3, r2
 80091be:	d802      	bhi.n	80091c6 <SD_PowerON+0xe6>
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d0cc      	beq.n	8009160 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d902      	bls.n	80091d6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80091d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80091d4:	e00c      	b.n	80091f0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80091d6:	697b      	ldr	r3, [r7, #20]
 80091d8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d003      	beq.n	80091e8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	645a      	str	r2, [r3, #68]	; 0x44
 80091e6:	e002      	b.n	80091ee <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80091ee:	2300      	movs	r3, #0
}
 80091f0:	4618      	mov	r0, r3
 80091f2:	3718      	adds	r7, #24
 80091f4:	46bd      	mov	sp, r7
 80091f6:	bd80      	pop	{r7, pc}
 80091f8:	c1100000 	.word	0xc1100000

080091fc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b084      	sub	sp, #16
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d102      	bne.n	8009212 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800920c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009210:	e018      	b.n	8009244 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681a      	ldr	r2, [r3, #0]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800921a:	041b      	lsls	r3, r3, #16
 800921c:	4619      	mov	r1, r3
 800921e:	4610      	mov	r0, r2
 8009220:	f002 fc2f 	bl	800ba82 <SDMMC_CmdSendStatus>
 8009224:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d001      	beq.n	8009230 <SD_SendStatus+0x34>
  {
    return errorstate;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	e009      	b.n	8009244 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	2100      	movs	r1, #0
 8009236:	4618      	mov	r0, r3
 8009238:	f002 f9d1 	bl	800b5de <SDMMC_GetResponse>
 800923c:	4602      	mov	r2, r0
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009242:	2300      	movs	r3, #0
}
 8009244:	4618      	mov	r0, r3
 8009246:	3710      	adds	r7, #16
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b086      	sub	sp, #24
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009254:	2300      	movs	r3, #0
 8009256:	60fb      	str	r3, [r7, #12]
 8009258:	2300      	movs	r3, #0
 800925a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	2100      	movs	r1, #0
 8009262:	4618      	mov	r0, r3
 8009264:	f002 f9bb 	bl	800b5de <SDMMC_GetResponse>
 8009268:	4603      	mov	r3, r0
 800926a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800926e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009272:	d102      	bne.n	800927a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009274:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009278:	e02f      	b.n	80092da <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800927a:	f107 030c 	add.w	r3, r7, #12
 800927e:	4619      	mov	r1, r3
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 f879 	bl	8009378 <SD_FindSCR>
 8009286:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009288:	697b      	ldr	r3, [r7, #20]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d001      	beq.n	8009292 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800928e:	697b      	ldr	r3, [r7, #20]
 8009290:	e023      	b.n	80092da <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009298:	2b00      	cmp	r3, #0
 800929a:	d01c      	beq.n	80092d6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80092a4:	041b      	lsls	r3, r3, #16
 80092a6:	4619      	mov	r1, r3
 80092a8:	4610      	mov	r0, r2
 80092aa:	f002 fb03 	bl	800b8b4 <SDMMC_CmdAppCommand>
 80092ae:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80092b0:	697b      	ldr	r3, [r7, #20]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d001      	beq.n	80092ba <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	e00f      	b.n	80092da <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2102      	movs	r1, #2
 80092c0:	4618      	mov	r0, r3
 80092c2:	f002 fb3d 	bl	800b940 <SDMMC_CmdBusWidth>
 80092c6:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d001      	beq.n	80092d2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	e003      	b.n	80092da <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80092d2:	2300      	movs	r3, #0
 80092d4:	e001      	b.n	80092da <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80092d6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3718      	adds	r7, #24
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}

080092e2 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80092e2:	b580      	push	{r7, lr}
 80092e4:	b086      	sub	sp, #24
 80092e6:	af00      	add	r7, sp, #0
 80092e8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80092ea:	2300      	movs	r3, #0
 80092ec:	60fb      	str	r3, [r7, #12]
 80092ee:	2300      	movs	r3, #0
 80092f0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	2100      	movs	r1, #0
 80092f8:	4618      	mov	r0, r3
 80092fa:	f002 f970 	bl	800b5de <SDMMC_GetResponse>
 80092fe:	4603      	mov	r3, r0
 8009300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009304:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009308:	d102      	bne.n	8009310 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800930a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800930e:	e02f      	b.n	8009370 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009310:	f107 030c 	add.w	r3, r7, #12
 8009314:	4619      	mov	r1, r3
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 f82e 	bl	8009378 <SD_FindSCR>
 800931c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800931e:	697b      	ldr	r3, [r7, #20]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d001      	beq.n	8009328 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	e023      	b.n	8009370 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009328:	693b      	ldr	r3, [r7, #16]
 800932a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800932e:	2b00      	cmp	r3, #0
 8009330:	d01c      	beq.n	800936c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800933a:	041b      	lsls	r3, r3, #16
 800933c:	4619      	mov	r1, r3
 800933e:	4610      	mov	r0, r2
 8009340:	f002 fab8 	bl	800b8b4 <SDMMC_CmdAppCommand>
 8009344:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009346:	697b      	ldr	r3, [r7, #20]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d001      	beq.n	8009350 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	e00f      	b.n	8009370 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	2100      	movs	r1, #0
 8009356:	4618      	mov	r0, r3
 8009358:	f002 faf2 	bl	800b940 <SDMMC_CmdBusWidth>
 800935c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800935e:	697b      	ldr	r3, [r7, #20]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d001      	beq.n	8009368 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009364:	697b      	ldr	r3, [r7, #20]
 8009366:	e003      	b.n	8009370 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009368:	2300      	movs	r3, #0
 800936a:	e001      	b.n	8009370 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800936c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009370:	4618      	mov	r0, r3
 8009372:	3718      	adds	r7, #24
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009378:	b590      	push	{r4, r7, lr}
 800937a:	b08f      	sub	sp, #60	; 0x3c
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009382:	f7fb fd9f 	bl	8004ec4 <HAL_GetTick>
 8009386:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8009388:	2300      	movs	r3, #0
 800938a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800938c:	2300      	movs	r3, #0
 800938e:	60bb      	str	r3, [r7, #8]
 8009390:	2300      	movs	r3, #0
 8009392:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	2108      	movs	r1, #8
 800939e:	4618      	mov	r0, r3
 80093a0:	f002 f95c 	bl	800b65c <SDMMC_CmdBlockLength>
 80093a4:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80093a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d001      	beq.n	80093b0 <SD_FindSCR+0x38>
  {
    return errorstate;
 80093ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ae:	e0a9      	b.n	8009504 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681a      	ldr	r2, [r3, #0]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093b8:	041b      	lsls	r3, r3, #16
 80093ba:	4619      	mov	r1, r3
 80093bc:	4610      	mov	r0, r2
 80093be:	f002 fa79 	bl	800b8b4 <SDMMC_CmdAppCommand>
 80093c2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80093c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d001      	beq.n	80093ce <SD_FindSCR+0x56>
  {
    return errorstate;
 80093ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093cc:	e09a      	b.n	8009504 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80093ce:	f04f 33ff 	mov.w	r3, #4294967295
 80093d2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 80093d4:	2308      	movs	r3, #8
 80093d6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 80093d8:	2330      	movs	r3, #48	; 0x30
 80093da:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80093dc:	2302      	movs	r3, #2
 80093de:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80093e0:	2300      	movs	r3, #0
 80093e2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 80093e4:	2301      	movs	r3, #1
 80093e6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f107 0210 	add.w	r2, r7, #16
 80093f0:	4611      	mov	r1, r2
 80093f2:	4618      	mov	r0, r3
 80093f4:	f002 f906 	bl	800b604 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f002 fac1 	bl	800b984 <SDMMC_CmdSendSCR>
 8009402:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009406:	2b00      	cmp	r3, #0
 8009408:	d022      	beq.n	8009450 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800940a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800940c:	e07a      	b.n	8009504 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009418:	2b00      	cmp	r3, #0
 800941a:	d00e      	beq.n	800943a <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6819      	ldr	r1, [r3, #0]
 8009420:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	f107 0208 	add.w	r2, r7, #8
 8009428:	18d4      	adds	r4, r2, r3
 800942a:	4608      	mov	r0, r1
 800942c:	f002 f864 	bl	800b4f8 <SDMMC_ReadFIFO>
 8009430:	4603      	mov	r3, r0
 8009432:	6023      	str	r3, [r4, #0]
      index++;
 8009434:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009436:	3301      	adds	r3, #1
 8009438:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800943a:	f7fb fd43 	bl	8004ec4 <HAL_GetTick>
 800943e:	4602      	mov	r2, r0
 8009440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009442:	1ad3      	subs	r3, r2, r3
 8009444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009448:	d102      	bne.n	8009450 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800944a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800944e:	e059      	b.n	8009504 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009456:	f240 432a 	movw	r3, #1066	; 0x42a
 800945a:	4013      	ands	r3, r2
 800945c:	2b00      	cmp	r3, #0
 800945e:	d0d6      	beq.n	800940e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009466:	f003 0308 	and.w	r3, r3, #8
 800946a:	2b00      	cmp	r3, #0
 800946c:	d005      	beq.n	800947a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	2208      	movs	r2, #8
 8009474:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009476:	2308      	movs	r3, #8
 8009478:	e044      	b.n	8009504 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009480:	f003 0302 	and.w	r3, r3, #2
 8009484:	2b00      	cmp	r3, #0
 8009486:	d005      	beq.n	8009494 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2202      	movs	r2, #2
 800948e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009490:	2302      	movs	r3, #2
 8009492:	e037      	b.n	8009504 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800949a:	f003 0320 	and.w	r3, r3, #32
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d005      	beq.n	80094ae <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2220      	movs	r2, #32
 80094a8:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 80094aa:	2320      	movs	r3, #32
 80094ac:	e02a      	b.n	8009504 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f240 523a 	movw	r2, #1338	; 0x53a
 80094b6:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	061a      	lsls	r2, r3, #24
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	021b      	lsls	r3, r3, #8
 80094c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80094c4:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	0a1b      	lsrs	r3, r3, #8
 80094ca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80094ce:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	0e1b      	lsrs	r3, r3, #24
 80094d4:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80094d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094d8:	601a      	str	r2, [r3, #0]
    scr++;
 80094da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80094dc:	3304      	adds	r3, #4
 80094de:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	061a      	lsls	r2, r3, #24
 80094e4:	68bb      	ldr	r3, [r7, #8]
 80094e6:	021b      	lsls	r3, r3, #8
 80094e8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80094ec:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	0a1b      	lsrs	r3, r3, #8
 80094f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80094f6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	0e1b      	lsrs	r3, r3, #24
 80094fc:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80094fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009500:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	373c      	adds	r7, #60	; 0x3c
 8009508:	46bd      	mov	sp, r7
 800950a:	bd90      	pop	{r4, r7, pc}

0800950c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009518:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800951e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d03f      	beq.n	80095a6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8009526:	2300      	movs	r3, #0
 8009528:	617b      	str	r3, [r7, #20]
 800952a:	e033      	b.n	8009594 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4618      	mov	r0, r3
 8009532:	f001 ffe1 	bl	800b4f8 <SDMMC_ReadFIFO>
 8009536:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	b2da      	uxtb	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	3301      	adds	r3, #1
 8009544:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	3b01      	subs	r3, #1
 800954a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	0a1b      	lsrs	r3, r3, #8
 8009550:	b2da      	uxtb	r2, r3
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	3301      	adds	r3, #1
 800955a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800955c:	693b      	ldr	r3, [r7, #16]
 800955e:	3b01      	subs	r3, #1
 8009560:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	0c1b      	lsrs	r3, r3, #16
 8009566:	b2da      	uxtb	r2, r3
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	3301      	adds	r3, #1
 8009570:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	3b01      	subs	r3, #1
 8009576:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8009578:	68bb      	ldr	r3, [r7, #8]
 800957a:	0e1b      	lsrs	r3, r3, #24
 800957c:	b2da      	uxtb	r2, r3
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	3301      	adds	r3, #1
 8009586:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009588:	693b      	ldr	r3, [r7, #16]
 800958a:	3b01      	subs	r3, #1
 800958c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	3301      	adds	r3, #1
 8009592:	617b      	str	r3, [r7, #20]
 8009594:	697b      	ldr	r3, [r7, #20]
 8009596:	2b07      	cmp	r3, #7
 8009598:	d9c8      	bls.n	800952c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68fa      	ldr	r2, [r7, #12]
 800959e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	693a      	ldr	r2, [r7, #16]
 80095a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80095a6:	bf00      	nop
 80095a8:	3718      	adds	r7, #24
 80095aa:	46bd      	mov	sp, r7
 80095ac:	bd80      	pop	{r7, pc}

080095ae <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80095ae:	b580      	push	{r7, lr}
 80095b0:	b086      	sub	sp, #24
 80095b2:	af00      	add	r7, sp, #0
 80095b4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6a1b      	ldr	r3, [r3, #32]
 80095ba:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d043      	beq.n	8009650 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80095c8:	2300      	movs	r3, #0
 80095ca:	617b      	str	r3, [r7, #20]
 80095cc:	e037      	b.n	800963e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	3301      	adds	r3, #1
 80095d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	3b01      	subs	r3, #1
 80095de:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	781b      	ldrb	r3, [r3, #0]
 80095e4:	021a      	lsls	r2, r3, #8
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	60bb      	str	r3, [r7, #8]
      tmp++;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	3301      	adds	r3, #1
 80095f0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80095f2:	693b      	ldr	r3, [r7, #16]
 80095f4:	3b01      	subs	r3, #1
 80095f6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	041a      	lsls	r2, r3, #16
 80095fe:	68bb      	ldr	r3, [r7, #8]
 8009600:	4313      	orrs	r3, r2
 8009602:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	3301      	adds	r3, #1
 8009608:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	3b01      	subs	r3, #1
 800960e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	061a      	lsls	r2, r3, #24
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	4313      	orrs	r3, r2
 800961a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	3301      	adds	r3, #1
 8009620:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	3b01      	subs	r3, #1
 8009626:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f107 0208 	add.w	r2, r7, #8
 8009630:	4611      	mov	r1, r2
 8009632:	4618      	mov	r0, r3
 8009634:	f001 ff6d 	bl	800b512 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	3301      	adds	r3, #1
 800963c:	617b      	str	r3, [r7, #20]
 800963e:	697b      	ldr	r3, [r7, #20]
 8009640:	2b07      	cmp	r3, #7
 8009642:	d9c4      	bls.n	80095ce <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	693a      	ldr	r2, [r7, #16]
 800964e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009650:	bf00      	nop
 8009652:	3718      	adds	r7, #24
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b084      	sub	sp, #16
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d101      	bne.n	800966a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009666:	2301      	movs	r3, #1
 8009668:	e084      	b.n	8009774 <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2200      	movs	r2, #0
 800966e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009676:	b2db      	uxtb	r3, r3
 8009678:	2b00      	cmp	r3, #0
 800967a:	d106      	bne.n	800968a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2200      	movs	r2, #0
 8009680:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f7f9 f90d 	bl	80028a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2202      	movs	r2, #2
 800968e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	681a      	ldr	r2, [r3, #0]
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096a0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80096aa:	d902      	bls.n	80096b2 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]
 80096b0:	e002      	b.n	80096b8 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80096b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80096b6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	68db      	ldr	r3, [r3, #12]
 80096bc:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80096c0:	d007      	beq.n	80096d2 <HAL_SPI_Init+0x7a>
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	68db      	ldr	r3, [r3, #12]
 80096c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80096ca:	d002      	beq.n	80096d2 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2200      	movs	r2, #0
 80096d0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d10b      	bne.n	80096f2 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	68db      	ldr	r3, [r3, #12]
 80096de:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80096e2:	d903      	bls.n	80096ec <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2202      	movs	r2, #2
 80096e8:	631a      	str	r2, [r3, #48]	; 0x30
 80096ea:	e002      	b.n	80096f2 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2201      	movs	r2, #1
 80096f0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	685a      	ldr	r2, [r3, #4]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	431a      	orrs	r2, r3
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	691b      	ldr	r3, [r3, #16]
 8009700:	431a      	orrs	r2, r3
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	695b      	ldr	r3, [r3, #20]
 8009706:	431a      	orrs	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	699b      	ldr	r3, [r3, #24]
 800970c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009710:	431a      	orrs	r2, r3
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	431a      	orrs	r2, r3
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6a1b      	ldr	r3, [r3, #32]
 800971c:	ea42 0103 	orr.w	r1, r2, r3
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	430a      	orrs	r2, r1
 800972a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	699b      	ldr	r3, [r3, #24]
 8009730:	0c1b      	lsrs	r3, r3, #16
 8009732:	f003 0204 	and.w	r2, r3, #4
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800973a:	431a      	orrs	r2, r3
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009740:	431a      	orrs	r2, r3
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	68db      	ldr	r3, [r3, #12]
 8009746:	ea42 0103 	orr.w	r1, r2, r3
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	68fa      	ldr	r2, [r7, #12]
 8009750:	430a      	orrs	r2, r1
 8009752:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	69da      	ldr	r2, [r3, #28]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009762:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2200      	movs	r2, #0
 8009768:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2201      	movs	r2, #1
 800976e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009772:	2300      	movs	r3, #0
}
 8009774:	4618      	mov	r0, r3
 8009776:	3710      	adds	r7, #16
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	60f8      	str	r0, [r7, #12]
 8009784:	60b9      	str	r1, [r7, #8]
 8009786:	4613      	mov	r3, r2
 8009788:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800978a:	2300      	movs	r3, #0
 800978c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d110      	bne.n	80097b8 <HAL_SPI_Receive_IT+0x3c>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	685b      	ldr	r3, [r3, #4]
 800979a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800979e:	d10b      	bne.n	80097b8 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2204      	movs	r2, #4
 80097a4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 80097a8:	88fb      	ldrh	r3, [r7, #6]
 80097aa:	68ba      	ldr	r2, [r7, #8]
 80097ac:	68b9      	ldr	r1, [r7, #8]
 80097ae:	68f8      	ldr	r0, [r7, #12]
 80097b0:	f000 f88c 	bl	80098cc <HAL_SPI_TransmitReceive_IT>
 80097b4:	4603      	mov	r3, r0
 80097b6:	e081      	b.n	80098bc <HAL_SPI_Receive_IT+0x140>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d101      	bne.n	80097c6 <HAL_SPI_Receive_IT+0x4a>
 80097c2:	2302      	movs	r3, #2
 80097c4:	e07a      	b.n	80098bc <HAL_SPI_Receive_IT+0x140>
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2201      	movs	r2, #1
 80097ca:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80097d4:	b2db      	uxtb	r3, r3
 80097d6:	2b01      	cmp	r3, #1
 80097d8:	d002      	beq.n	80097e0 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 80097da:	2302      	movs	r3, #2
 80097dc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80097de:	e068      	b.n	80098b2 <HAL_SPI_Receive_IT+0x136>
  }

  if ((pData == NULL) || (Size == 0U))
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d002      	beq.n	80097ec <HAL_SPI_Receive_IT+0x70>
 80097e6:	88fb      	ldrh	r3, [r7, #6]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d102      	bne.n	80097f2 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80097ec:	2301      	movs	r3, #1
 80097ee:	75fb      	strb	r3, [r7, #23]
    goto error;
 80097f0:	e05f      	b.n	80098b2 <HAL_SPI_Receive_IT+0x136>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	2204      	movs	r2, #4
 80097f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2200      	movs	r2, #0
 80097fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	68ba      	ldr	r2, [r7, #8]
 8009804:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	88fa      	ldrh	r2, [r7, #6]
 800980a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	88fa      	ldrh	r2, [r7, #6]
 8009812:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2200      	movs	r2, #0
 800981a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2200      	movs	r2, #0
 8009826:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2200      	movs	r2, #0
 800982c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check the data size to adapt Rx threshold and the set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	68db      	ldr	r3, [r3, #12]
 8009832:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009836:	d90b      	bls.n	8009850 <HAL_SPI_Receive_IT+0xd4>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009846:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_16BIT;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	4a1e      	ldr	r2, [pc, #120]	; (80098c4 <HAL_SPI_Receive_IT+0x148>)
 800984c:	64da      	str	r2, [r3, #76]	; 0x4c
 800984e:	e00a      	b.n	8009866 <HAL_SPI_Receive_IT+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	685a      	ldr	r2, [r3, #4]
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800985e:	605a      	str	r2, [r3, #4]
    hspi->RxISR = SPI_RxISR_8BIT;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	4a19      	ldr	r2, [pc, #100]	; (80098c8 <HAL_SPI_Receive_IT+0x14c>)
 8009864:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800986e:	d107      	bne.n	8009880 <HAL_SPI_Receive_IT+0x104>
  {
    SPI_1LINE_RX(hspi);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	681a      	ldr	r2, [r3, #0]
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800987e:	601a      	str	r2, [r3, #0]
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	685a      	ldr	r2, [r3, #4]
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800988e:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800989a:	2b40      	cmp	r3, #64	; 0x40
 800989c:	d008      	beq.n	80098b0 <HAL_SPI_Receive_IT+0x134>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	e000      	b.n	80098b2 <HAL_SPI_Receive_IT+0x136>
  }

error :
 80098b0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2200      	movs	r2, #0
 80098b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80098ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3718      	adds	r7, #24
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	08009ee5 	.word	0x08009ee5
 80098c8:	08009e95 	.word	0x08009e95

080098cc <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 80098cc:	b480      	push	{r7}
 80098ce:	b087      	sub	sp, #28
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	607a      	str	r2, [r7, #4]
 80098d8:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80098da:	2300      	movs	r3, #0
 80098dc:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80098e4:	2b01      	cmp	r3, #1
 80098e6:	d101      	bne.n	80098ec <HAL_SPI_TransmitReceive_IT+0x20>
 80098e8:	2302      	movs	r3, #2
 80098ea:	e091      	b.n	8009a10 <HAL_SPI_TransmitReceive_IT+0x144>
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2201      	movs	r2, #1
 80098f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80098fa:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	685b      	ldr	r3, [r3, #4]
 8009900:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009902:	7dbb      	ldrb	r3, [r7, #22]
 8009904:	2b01      	cmp	r3, #1
 8009906:	d00d      	beq.n	8009924 <HAL_SPI_TransmitReceive_IT+0x58>
 8009908:	693b      	ldr	r3, [r7, #16]
 800990a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800990e:	d106      	bne.n	800991e <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	689b      	ldr	r3, [r3, #8]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d102      	bne.n	800991e <HAL_SPI_TransmitReceive_IT+0x52>
 8009918:	7dbb      	ldrb	r3, [r7, #22]
 800991a:	2b04      	cmp	r3, #4
 800991c:	d002      	beq.n	8009924 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800991e:	2302      	movs	r3, #2
 8009920:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009922:	e070      	b.n	8009a06 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d005      	beq.n	8009936 <HAL_SPI_TransmitReceive_IT+0x6a>
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d002      	beq.n	8009936 <HAL_SPI_TransmitReceive_IT+0x6a>
 8009930:	887b      	ldrh	r3, [r7, #2]
 8009932:	2b00      	cmp	r3, #0
 8009934:	d102      	bne.n	800993c <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 8009936:	2301      	movs	r3, #1
 8009938:	75fb      	strb	r3, [r7, #23]
    goto error;
 800993a:	e064      	b.n	8009a06 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009942:	b2db      	uxtb	r3, r3
 8009944:	2b04      	cmp	r3, #4
 8009946:	d003      	beq.n	8009950 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2205      	movs	r2, #5
 800994c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	2200      	movs	r2, #0
 8009954:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	887a      	ldrh	r2, [r7, #2]
 8009960:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	887a      	ldrh	r2, [r7, #2]
 8009966:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	887a      	ldrh	r2, [r7, #2]
 8009972:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	887a      	ldrh	r2, [r7, #2]
 800997a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	68db      	ldr	r3, [r3, #12]
 8009982:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009986:	d906      	bls.n	8009996 <HAL_SPI_TransmitReceive_IT+0xca>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	4a24      	ldr	r2, [pc, #144]	; (8009a1c <HAL_SPI_TransmitReceive_IT+0x150>)
 800998c:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	4a23      	ldr	r2, [pc, #140]	; (8009a20 <HAL_SPI_TransmitReceive_IT+0x154>)
 8009992:	651a      	str	r2, [r3, #80]	; 0x50
 8009994:	e005      	b.n	80099a2 <HAL_SPI_TransmitReceive_IT+0xd6>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	4a22      	ldr	r2, [pc, #136]	; (8009a24 <HAL_SPI_TransmitReceive_IT+0x158>)
 800999a:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	4a22      	ldr	r2, [pc, #136]	; (8009a28 <HAL_SPI_TransmitReceive_IT+0x15c>)
 80099a0:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->CRCSize = 0U;
  }
#endif /* USE_SPI_CRC */

  /* Check if packing mode is enabled and if there is more than 2 data to receive */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U))
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80099aa:	d802      	bhi.n	80099b2 <HAL_SPI_TransmitReceive_IT+0xe6>
 80099ac:	887b      	ldrh	r3, [r7, #2]
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d908      	bls.n	80099c4 <HAL_SPI_TransmitReceive_IT+0xf8>
  {
    /* Set RX Fifo threshold according the reception data length: 16 bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	685a      	ldr	r2, [r3, #4]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80099c0:	605a      	str	r2, [r3, #4]
 80099c2:	e007      	b.n	80099d4 <HAL_SPI_TransmitReceive_IT+0x108>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8 bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	685a      	ldr	r2, [r3, #4]
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80099d2:	605a      	str	r2, [r3, #4]
  }

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	685a      	ldr	r2, [r3, #4]
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80099e2:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ee:	2b40      	cmp	r3, #64	; 0x40
 80099f0:	d008      	beq.n	8009a04 <HAL_SPI_TransmitReceive_IT+0x138>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	681a      	ldr	r2, [r3, #0]
 80099f8:	68fb      	ldr	r3, [r7, #12]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a00:	601a      	str	r2, [r3, #0]
 8009a02:	e000      	b.n	8009a06 <HAL_SPI_TransmitReceive_IT+0x13a>
  }

error :
 8009a04:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8009a0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	371c      	adds	r7, #28
 8009a14:	46bd      	mov	sp, r7
 8009a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1a:	4770      	bx	lr
 8009a1c:	08009dcf 	.word	0x08009dcf
 8009a20:	08009e35 	.word	0x08009e35
 8009a24:	08009c7f 	.word	0x08009c7f
 8009a28:	08009d3d 	.word	0x08009d3d

08009a2c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b088      	sub	sp, #32
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	685b      	ldr	r3, [r3, #4]
 8009a3a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	689b      	ldr	r3, [r3, #8]
 8009a42:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009a44:	69bb      	ldr	r3, [r7, #24]
 8009a46:	099b      	lsrs	r3, r3, #6
 8009a48:	f003 0301 	and.w	r3, r3, #1
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d10f      	bne.n	8009a70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009a50:	69bb      	ldr	r3, [r7, #24]
 8009a52:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00a      	beq.n	8009a70 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009a5a:	69fb      	ldr	r3, [r7, #28]
 8009a5c:	099b      	lsrs	r3, r3, #6
 8009a5e:	f003 0301 	and.w	r3, r3, #1
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d004      	beq.n	8009a70 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	4798      	blx	r3
    return;
 8009a6e:	e0d8      	b.n	8009c22 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009a70:	69bb      	ldr	r3, [r7, #24]
 8009a72:	085b      	lsrs	r3, r3, #1
 8009a74:	f003 0301 	and.w	r3, r3, #1
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d00a      	beq.n	8009a92 <HAL_SPI_IRQHandler+0x66>
 8009a7c:	69fb      	ldr	r3, [r7, #28]
 8009a7e:	09db      	lsrs	r3, r3, #7
 8009a80:	f003 0301 	and.w	r3, r3, #1
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d004      	beq.n	8009a92 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	4798      	blx	r3
    return;
 8009a90:	e0c7      	b.n	8009c22 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	095b      	lsrs	r3, r3, #5
 8009a96:	f003 0301 	and.w	r3, r3, #1
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d10c      	bne.n	8009ab8 <HAL_SPI_IRQHandler+0x8c>
 8009a9e:	69bb      	ldr	r3, [r7, #24]
 8009aa0:	099b      	lsrs	r3, r3, #6
 8009aa2:	f003 0301 	and.w	r3, r3, #1
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d106      	bne.n	8009ab8 <HAL_SPI_IRQHandler+0x8c>
 8009aaa:	69bb      	ldr	r3, [r7, #24]
 8009aac:	0a1b      	lsrs	r3, r3, #8
 8009aae:	f003 0301 	and.w	r3, r3, #1
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f000 80b5 	beq.w	8009c22 <HAL_SPI_IRQHandler+0x1f6>
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	095b      	lsrs	r3, r3, #5
 8009abc:	f003 0301 	and.w	r3, r3, #1
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	f000 80ae 	beq.w	8009c22 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	099b      	lsrs	r3, r3, #6
 8009aca:	f003 0301 	and.w	r3, r3, #1
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d023      	beq.n	8009b1a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009ad8:	b2db      	uxtb	r3, r3
 8009ada:	2b03      	cmp	r3, #3
 8009adc:	d011      	beq.n	8009b02 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009ae2:	f043 0204 	orr.w	r2, r3, #4
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009aea:	2300      	movs	r3, #0
 8009aec:	617b      	str	r3, [r7, #20]
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	617b      	str	r3, [r7, #20]
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	617b      	str	r3, [r7, #20]
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	e00b      	b.n	8009b1a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009b02:	2300      	movs	r3, #0
 8009b04:	613b      	str	r3, [r7, #16]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68db      	ldr	r3, [r3, #12]
 8009b0c:	613b      	str	r3, [r7, #16]
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	613b      	str	r3, [r7, #16]
 8009b16:	693b      	ldr	r3, [r7, #16]
        return;
 8009b18:	e083      	b.n	8009c22 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009b1a:	69bb      	ldr	r3, [r7, #24]
 8009b1c:	095b      	lsrs	r3, r3, #5
 8009b1e:	f003 0301 	and.w	r3, r3, #1
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d014      	beq.n	8009b50 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b2a:	f043 0201 	orr.w	r2, r3, #1
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009b32:	2300      	movs	r3, #0
 8009b34:	60fb      	str	r3, [r7, #12]
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	60fb      	str	r3, [r7, #12]
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b4c:	601a      	str	r2, [r3, #0]
 8009b4e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	0a1b      	lsrs	r3, r3, #8
 8009b54:	f003 0301 	and.w	r3, r3, #1
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d00c      	beq.n	8009b76 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b60:	f043 0208 	orr.w	r2, r3, #8
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009b68:	2300      	movs	r3, #0
 8009b6a:	60bb      	str	r3, [r7, #8]
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	689b      	ldr	r3, [r3, #8]
 8009b72:	60bb      	str	r3, [r7, #8]
 8009b74:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d050      	beq.n	8009c20 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	685a      	ldr	r2, [r3, #4]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009b8c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2201      	movs	r2, #1
 8009b92:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009b96:	69fb      	ldr	r3, [r7, #28]
 8009b98:	f003 0302 	and.w	r3, r3, #2
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d104      	bne.n	8009baa <HAL_SPI_IRQHandler+0x17e>
 8009ba0:	69fb      	ldr	r3, [r7, #28]
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d034      	beq.n	8009c14 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	685a      	ldr	r2, [r3, #4]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f022 0203 	bic.w	r2, r2, #3
 8009bb8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d011      	beq.n	8009be6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bc6:	4a18      	ldr	r2, [pc, #96]	; (8009c28 <HAL_SPI_IRQHandler+0x1fc>)
 8009bc8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bce:	4618      	mov	r0, r3
 8009bd0:	f7fb fb96 	bl	8005300 <HAL_DMA_Abort_IT>
 8009bd4:	4603      	mov	r3, r0
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d005      	beq.n	8009be6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009bde:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d016      	beq.n	8009c1c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bf2:	4a0d      	ldr	r2, [pc, #52]	; (8009c28 <HAL_SPI_IRQHandler+0x1fc>)
 8009bf4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7fb fb80 	bl	8005300 <HAL_DMA_Abort_IT>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d00a      	beq.n	8009c1c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009c0a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8009c12:	e003      	b.n	8009c1c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f000 f813 	bl	8009c40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009c1a:	e000      	b.n	8009c1e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009c1c:	bf00      	nop
    return;
 8009c1e:	bf00      	nop
 8009c20:	bf00      	nop
  }
}
 8009c22:	3720      	adds	r7, #32
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}
 8009c28:	08009c55 	.word	0x08009c55

08009c2c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009c2c:	b480      	push	{r7}
 8009c2e:	b083      	sub	sp, #12
 8009c30:	af00      	add	r7, sp, #0
 8009c32:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009c34:	bf00      	nop
 8009c36:	370c      	adds	r7, #12
 8009c38:	46bd      	mov	sp, r7
 8009c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c3e:	4770      	bx	lr

08009c40 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b083      	sub	sp, #12
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009c48:	bf00      	nop
 8009c4a:	370c      	adds	r7, #12
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c52:	4770      	bx	lr

08009c54 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b084      	sub	sp, #16
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c60:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	2200      	movs	r2, #0
 8009c66:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009c70:	68f8      	ldr	r0, [r7, #12]
 8009c72:	f7ff ffe5 	bl	8009c40 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009c76:	bf00      	nop
 8009c78:	3710      	adds	r7, #16
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	bd80      	pop	{r7, pc}

08009c7e <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009c7e:	b580      	push	{r7, lr}
 8009c80:	b082      	sub	sp, #8
 8009c82:	af00      	add	r7, sp, #0
 8009c84:	6078      	str	r0, [r7, #4]
  /* Receive data in packing mode */
  if (hspi->RxXferCount > 1U)
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d923      	bls.n	8009cda <SPI_2linesRxISR_8BIT+0x5c>
  {
    *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68da      	ldr	r2, [r3, #12]
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c9c:	b292      	uxth	r2, r2
 8009c9e:	801a      	strh	r2, [r3, #0]
    hspi->pRxBuffPtr += sizeof(uint16_t);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ca4:	1c9a      	adds	r2, r3, #2
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount -= 2U;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009cb0:	b29b      	uxth	r3, r3
 8009cb2:	3b02      	subs	r3, #2
 8009cb4:	b29a      	uxth	r2, r3
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    if (hspi->RxXferCount == 1U)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009cc2:	b29b      	uxth	r3, r3
 8009cc4:	2b01      	cmp	r3, #1
 8009cc6:	d11f      	bne.n	8009d08 <SPI_2linesRxISR_8BIT+0x8a>
    {
      /* Set RX Fifo threshold according the reception data length: 8bit */
      SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	685a      	ldr	r2, [r3, #4]
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009cd6:	605a      	str	r2, [r3, #4]
 8009cd8:	e016      	b.n	8009d08 <SPI_2linesRxISR_8BIT+0x8a>
    }
  }
  /* Receive data in 8 Bit mode */
  else
  {
    *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	f103 020c 	add.w	r2, r3, #12
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ce6:	7812      	ldrb	r2, [r2, #0]
 8009ce8:	b2d2      	uxtb	r2, r2
 8009cea:	701a      	strb	r2, [r3, #0]
    hspi->pRxBuffPtr++;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cf0:	1c5a      	adds	r2, r3, #1
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->RxXferCount--;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009cfc:	b29b      	uxth	r3, r3
 8009cfe:	3b01      	subs	r3, #1
 8009d00:	b29a      	uxth	r2, r3
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  }

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d10f      	bne.n	8009d34 <SPI_2linesRxISR_8BIT+0xb6>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	685a      	ldr	r2, [r3, #4]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009d22:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d28:	b29b      	uxth	r3, r3
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d102      	bne.n	8009d34 <SPI_2linesRxISR_8BIT+0xb6>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f000 fa73 	bl	800a21a <SPI_CloseRxTx_ISR>
    }
  }
}
 8009d34:	bf00      	nop
 8009d36:	3708      	adds	r7, #8
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  /* Transmit data in packing Bit mode */
  if (hspi->TxXferCount >= 2U)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	2b01      	cmp	r3, #1
 8009d4c:	d912      	bls.n	8009d74 <SPI_2linesTxISR_8BIT+0x38>
  {
    hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d52:	881a      	ldrh	r2, [r3, #0]
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	60da      	str	r2, [r3, #12]
    hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d5e:	1c9a      	adds	r2, r3, #2
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount -= 2U;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	3b02      	subs	r3, #2
 8009d6c:	b29a      	uxth	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009d72:	e012      	b.n	8009d9a <SPI_2linesTxISR_8BIT+0x5e>
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	330c      	adds	r3, #12
 8009d7e:	7812      	ldrb	r2, [r2, #0]
 8009d80:	701a      	strb	r2, [r3, #0]
    hspi->pTxBuffPtr++;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d86:	1c5a      	adds	r2, r3, #1
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->TxXferCount--;
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d90:	b29b      	uxth	r3, r3
 8009d92:	3b01      	subs	r3, #1
 8009d94:	b29a      	uxth	r2, r3
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	87da      	strh	r2, [r3, #62]	; 0x3e
  }

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009d9e:	b29b      	uxth	r3, r3
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d110      	bne.n	8009dc6 <SPI_2linesTxISR_8BIT+0x8a>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	685a      	ldr	r2, [r3, #4]
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009db2:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009dba:	b29b      	uxth	r3, r3
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d102      	bne.n	8009dc6 <SPI_2linesTxISR_8BIT+0x8a>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 fa2a 	bl	800a21a <SPI_CloseRxTx_ISR>
    }
  }
}
 8009dc6:	bf00      	nop
 8009dc8:	3708      	adds	r7, #8
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}

08009dce <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009dce:	b580      	push	{r7, lr}
 8009dd0:	b082      	sub	sp, #8
 8009dd2:	af00      	add	r7, sp, #0
 8009dd4:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	68da      	ldr	r2, [r3, #12]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de0:	b292      	uxth	r2, r2
 8009de2:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de8:	1c9a      	adds	r2, r3, #2
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	3b01      	subs	r3, #1
 8009df8:	b29a      	uxth	r2, r3
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  if (hspi->RxXferCount == 0U)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e06:	b29b      	uxth	r3, r3
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d10f      	bne.n	8009e2c <SPI_2linesRxISR_16BIT+0x5e>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	685a      	ldr	r2, [r3, #4]
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e1a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e20:	b29b      	uxth	r3, r3
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d102      	bne.n	8009e2c <SPI_2linesRxISR_16BIT+0x5e>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 f9f7 	bl	800a21a <SPI_CloseRxTx_ISR>
    }
  }
}
 8009e2c:	bf00      	nop
 8009e2e:	3708      	adds	r7, #8
 8009e30:	46bd      	mov	sp, r7
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009e34:	b580      	push	{r7, lr}
 8009e36:	b082      	sub	sp, #8
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e40:	881a      	ldrh	r2, [r3, #0]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e4c:	1c9a      	adds	r2, r3, #2
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount--;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e56:	b29b      	uxth	r3, r3
 8009e58:	3b01      	subs	r3, #1
 8009e5a:	b29a      	uxth	r2, r3
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d110      	bne.n	8009e8c <SPI_2linesTxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	685a      	ldr	r2, [r3, #4]
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009e78:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d102      	bne.n	8009e8c <SPI_2linesTxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f000 f9c7 	bl	800a21a <SPI_CloseRxTx_ISR>
    }
  }
}
 8009e8c:	bf00      	nop
 8009e8e:	3708      	adds	r7, #8
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b082      	sub	sp, #8
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	f103 020c 	add.w	r2, r3, #12
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ea8:	7812      	ldrb	r2, [r2, #0]
 8009eaa:	b2d2      	uxtb	r2, r2
 8009eac:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eb2:	1c5a      	adds	r2, r3, #1
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ebe:	b29b      	uxth	r3, r3
 8009ec0:	3b01      	subs	r3, #1
 8009ec2:	b29a      	uxth	r2, r3
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009ed0:	b29b      	uxth	r3, r3
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d102      	bne.n	8009edc <SPI_RxISR_8BIT+0x48>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009ed6:	6878      	ldr	r0, [r7, #4]
 8009ed8:	f000 f9e1 	bl	800a29e <SPI_CloseRx_ISR>
  }
}
 8009edc:	bf00      	nop
 8009ede:	3708      	adds	r7, #8
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	bd80      	pop	{r7, pc}

08009ee4 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b082      	sub	sp, #8
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	68da      	ldr	r2, [r3, #12]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ef6:	b292      	uxth	r2, r2
 8009ef8:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009efe:	1c9a      	adds	r2, r3, #2
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount--;
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	3b01      	subs	r3, #1
 8009f0e:	b29a      	uxth	r2, r3
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8009f1c:	b29b      	uxth	r3, r3
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d102      	bne.n	8009f28 <SPI_RxISR_16BIT+0x44>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 f9bb 	bl	800a29e <SPI_CloseRx_ISR>
  }
}
 8009f28:	bf00      	nop
 8009f2a:	3708      	adds	r7, #8
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}

08009f30 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b084      	sub	sp, #16
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	603b      	str	r3, [r7, #0]
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f40:	e04c      	b.n	8009fdc <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f48:	d048      	beq.n	8009fdc <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009f4a:	f7fa ffbb 	bl	8004ec4 <HAL_GetTick>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	1ad3      	subs	r3, r2, r3
 8009f54:	683a      	ldr	r2, [r7, #0]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d902      	bls.n	8009f60 <SPI_WaitFlagStateUntilTimeout+0x30>
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d13d      	bne.n	8009fdc <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	685a      	ldr	r2, [r3, #4]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009f6e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	685b      	ldr	r3, [r3, #4]
 8009f74:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f78:	d111      	bne.n	8009f9e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	689b      	ldr	r3, [r3, #8]
 8009f7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f82:	d004      	beq.n	8009f8e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f8c:	d107      	bne.n	8009f9e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f9c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fa2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009fa6:	d10f      	bne.n	8009fc8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	681a      	ldr	r2, [r3, #0]
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009fb6:	601a      	str	r2, [r3, #0]
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009fc6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	2201      	movs	r2, #1
 8009fcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8009fd8:	2303      	movs	r3, #3
 8009fda:	e00f      	b.n	8009ffc <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	689a      	ldr	r2, [r3, #8]
 8009fe2:	68bb      	ldr	r3, [r7, #8]
 8009fe4:	4013      	ands	r3, r2
 8009fe6:	68ba      	ldr	r2, [r7, #8]
 8009fe8:	429a      	cmp	r2, r3
 8009fea:	bf0c      	ite	eq
 8009fec:	2301      	moveq	r3, #1
 8009fee:	2300      	movne	r3, #0
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	461a      	mov	r2, r3
 8009ff4:	79fb      	ldrb	r3, [r7, #7]
 8009ff6:	429a      	cmp	r2, r3
 8009ff8:	d1a3      	bne.n	8009f42 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009ffa:	2300      	movs	r3, #0
}
 8009ffc:	4618      	mov	r0, r3
 8009ffe:	3710      	adds	r7, #16
 800a000:	46bd      	mov	sp, r7
 800a002:	bd80      	pop	{r7, pc}

0800a004 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b084      	sub	sp, #16
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	60b9      	str	r1, [r7, #8]
 800a00e:	607a      	str	r2, [r7, #4]
 800a010:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800a012:	e057      	b.n	800a0c4 <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a014:	68bb      	ldr	r3, [r7, #8]
 800a016:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800a01a:	d106      	bne.n	800a02a <SPI_WaitFifoStateUntilTimeout+0x26>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2b00      	cmp	r3, #0
 800a020:	d103      	bne.n	800a02a <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	330c      	adds	r3, #12
 800a028:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a030:	d048      	beq.n	800a0c4 <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a032:	f7fa ff47 	bl	8004ec4 <HAL_GetTick>
 800a036:	4602      	mov	r2, r0
 800a038:	69bb      	ldr	r3, [r7, #24]
 800a03a:	1ad3      	subs	r3, r2, r3
 800a03c:	683a      	ldr	r2, [r7, #0]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d902      	bls.n	800a048 <SPI_WaitFifoStateUntilTimeout+0x44>
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	2b00      	cmp	r3, #0
 800a046:	d13d      	bne.n	800a0c4 <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	685a      	ldr	r2, [r3, #4]
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a056:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a060:	d111      	bne.n	800a086 <SPI_WaitFifoStateUntilTimeout+0x82>
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a06a:	d004      	beq.n	800a076 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	689b      	ldr	r3, [r3, #8]
 800a070:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a074:	d107      	bne.n	800a086 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a084:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a08a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a08e:	d10f      	bne.n	800a0b0 <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	681a      	ldr	r2, [r3, #0]
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a09e:	601a      	str	r2, [r3, #0]
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a0ae:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800a0c0:	2303      	movs	r3, #3
 800a0c2:	e008      	b.n	800a0d6 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	689a      	ldr	r2, [r3, #8]
 800a0ca:	68bb      	ldr	r3, [r7, #8]
 800a0cc:	4013      	ands	r3, r2
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	429a      	cmp	r2, r3
 800a0d2:	d19f      	bne.n	800a014 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800a0d4:	2300      	movs	r3, #0
}
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b086      	sub	sp, #24
 800a0e2:	af02      	add	r7, sp, #8
 800a0e4:	60f8      	str	r0, [r7, #12]
 800a0e6:	60b9      	str	r1, [r7, #8]
 800a0e8:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a0f2:	d111      	bne.n	800a118 <SPI_EndRxTransaction+0x3a>
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a0fc:	d004      	beq.n	800a108 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a106:	d107      	bne.n	800a118 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	681a      	ldr	r2, [r3, #0]
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a116:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	68bb      	ldr	r3, [r7, #8]
 800a11e:	2200      	movs	r2, #0
 800a120:	2180      	movs	r1, #128	; 0x80
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f7ff ff04 	bl	8009f30 <SPI_WaitFlagStateUntilTimeout>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d007      	beq.n	800a13e <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a132:	f043 0220 	orr.w	r2, r3, #32
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a13a:	2303      	movs	r3, #3
 800a13c:	e023      	b.n	800a186 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a146:	d11d      	bne.n	800a184 <SPI_EndRxTransaction+0xa6>
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	689b      	ldr	r3, [r3, #8]
 800a14c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a150:	d004      	beq.n	800a15c <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a152:	68fb      	ldr	r3, [r7, #12]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a15a:	d113      	bne.n	800a184 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	9300      	str	r3, [sp, #0]
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	2200      	movs	r2, #0
 800a164:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a168:	68f8      	ldr	r0, [r7, #12]
 800a16a:	f7ff ff4b 	bl	800a004 <SPI_WaitFifoStateUntilTimeout>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d007      	beq.n	800a184 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a178:	f043 0220 	orr.w	r2, r3, #32
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800a180:	2303      	movs	r3, #3
 800a182:	e000      	b.n	800a186 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800a184:	2300      	movs	r3, #0
}
 800a186:	4618      	mov	r0, r3
 800a188:	3710      	adds	r7, #16
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b086      	sub	sp, #24
 800a192:	af02      	add	r7, sp, #8
 800a194:	60f8      	str	r0, [r7, #12]
 800a196:	60b9      	str	r1, [r7, #8]
 800a198:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	9300      	str	r3, [sp, #0]
 800a19e:	68bb      	ldr	r3, [r7, #8]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800a1a6:	68f8      	ldr	r0, [r7, #12]
 800a1a8:	f7ff ff2c 	bl	800a004 <SPI_WaitFifoStateUntilTimeout>
 800a1ac:	4603      	mov	r3, r0
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d007      	beq.n	800a1c2 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1b6:	f043 0220 	orr.w	r2, r3, #32
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a1be:	2303      	movs	r3, #3
 800a1c0:	e027      	b.n	800a212 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	2180      	movs	r1, #128	; 0x80
 800a1cc:	68f8      	ldr	r0, [r7, #12]
 800a1ce:	f7ff feaf 	bl	8009f30 <SPI_WaitFlagStateUntilTimeout>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d007      	beq.n	800a1e8 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a1dc:	f043 0220 	orr.w	r2, r3, #32
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a1e4:	2303      	movs	r3, #3
 800a1e6:	e014      	b.n	800a212 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	9300      	str	r3, [sp, #0]
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f7ff ff05 	bl	800a004 <SPI_WaitFifoStateUntilTimeout>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d007      	beq.n	800a210 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a204:	f043 0220 	orr.w	r2, r3, #32
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800a20c:	2303      	movs	r3, #3
 800a20e:	e000      	b.n	800a212 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a222:	f7fa fe4f 	bl	8004ec4 <HAL_GetTick>
 800a226:	60f8      	str	r0, [r7, #12]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	685a      	ldr	r2, [r3, #4]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f022 0220 	bic.w	r2, r2, #32
 800a236:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	2164      	movs	r1, #100	; 0x64
 800a23c:	6878      	ldr	r0, [r7, #4]
 800a23e:	f7ff ffa6 	bl	800a18e <SPI_EndRxTxTransaction>
 800a242:	4603      	mov	r3, r0
 800a244:	2b00      	cmp	r3, #0
 800a246:	d005      	beq.n	800a254 <SPI_CloseRxTx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a24c:	f043 0220 	orr.w	r2, r3, #32
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	661a      	str	r2, [r3, #96]	; 0x60
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d115      	bne.n	800a288 <SPI_CloseRxTx_ISR+0x6e>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a262:	b2db      	uxtb	r3, r3
 800a264:	2b04      	cmp	r3, #4
 800a266:	d107      	bne.n	800a278 <SPI_CloseRxTx_ISR+0x5e>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	2201      	movs	r2, #1
 800a26c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f7f9 fdeb 	bl	8003e4c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a276:	e00e      	b.n	800a296 <SPI_CloseRxTx_ISR+0x7c>
        hspi->State = HAL_SPI_STATE_READY;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2201      	movs	r2, #1
 800a27c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        HAL_SPI_TxRxCpltCallback(hspi);
 800a280:	6878      	ldr	r0, [r7, #4]
 800a282:	f7ff fcd3 	bl	8009c2c <HAL_SPI_TxRxCpltCallback>
}
 800a286:	e006      	b.n	800a296 <SPI_CloseRxTx_ISR+0x7c>
      hspi->State = HAL_SPI_STATE_READY;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2201      	movs	r2, #1
 800a28c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      HAL_SPI_ErrorCallback(hspi);
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f7ff fcd5 	bl	8009c40 <HAL_SPI_ErrorCallback>
}
 800a296:	bf00      	nop
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b082      	sub	sp, #8
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	685a      	ldr	r2, [r3, #4]
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a2b4:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800a2b6:	f7fa fe05 	bl	8004ec4 <HAL_GetTick>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	461a      	mov	r2, r3
 800a2be:	2164      	movs	r1, #100	; 0x64
 800a2c0:	6878      	ldr	r0, [r7, #4]
 800a2c2:	f7ff ff0c 	bl	800a0de <SPI_EndRxTransaction>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d005      	beq.n	800a2d8 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2d0:	f043 0220 	orr.w	r2, r3, #32
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	661a      	str	r2, [r3, #96]	; 0x60
  }
  hspi->State = HAL_SPI_STATE_READY;
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	2201      	movs	r2, #1
 800a2dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d103      	bne.n	800a2f0 <SPI_CloseRx_ISR+0x52>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800a2e8:	6878      	ldr	r0, [r7, #4]
 800a2ea:	f7f9 fdaf 	bl	8003e4c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800a2ee:	e002      	b.n	800a2f6 <SPI_CloseRx_ISR+0x58>
      HAL_SPI_ErrorCallback(hspi);
 800a2f0:	6878      	ldr	r0, [r7, #4]
 800a2f2:	f7ff fca5 	bl	8009c40 <HAL_SPI_ErrorCallback>
}
 800a2f6:	bf00      	nop
 800a2f8:	3708      	adds	r7, #8
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b082      	sub	sp, #8
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d101      	bne.n	800a310 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a30c:	2301      	movs	r3, #1
 800a30e:	e01d      	b.n	800a34c <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a316:	b2db      	uxtb	r3, r3
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d106      	bne.n	800a32a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	2200      	movs	r2, #0
 800a320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a324:	6878      	ldr	r0, [r7, #4]
 800a326:	f000 f815 	bl	800a354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	2202      	movs	r2, #2
 800a32e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681a      	ldr	r2, [r3, #0]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	3304      	adds	r3, #4
 800a33a:	4619      	mov	r1, r3
 800a33c:	4610      	mov	r0, r2
 800a33e:	f000 f985 	bl	800a64c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2201      	movs	r2, #1
 800a346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a34a:	2300      	movs	r3, #0
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3708      	adds	r7, #8
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a35c:	bf00      	nop
 800a35e:	370c      	adds	r7, #12
 800a360:	46bd      	mov	sp, r7
 800a362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a366:	4770      	bx	lr

0800a368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a368:	b480      	push	{r7}
 800a36a:	b085      	sub	sp, #20
 800a36c:	af00      	add	r7, sp, #0
 800a36e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	68da      	ldr	r2, [r3, #12]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f042 0201 	orr.w	r2, r2, #1
 800a37e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	689a      	ldr	r2, [r3, #8]
 800a386:	4b0c      	ldr	r3, [pc, #48]	; (800a3b8 <HAL_TIM_Base_Start_IT+0x50>)
 800a388:	4013      	ands	r3, r2
 800a38a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	2b06      	cmp	r3, #6
 800a390:	d00b      	beq.n	800a3aa <HAL_TIM_Base_Start_IT+0x42>
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a398:	d007      	beq.n	800a3aa <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f042 0201 	orr.w	r2, r2, #1
 800a3a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3714      	adds	r7, #20
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr
 800a3b8:	00010007 	.word	0x00010007

0800a3bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b082      	sub	sp, #8
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	691b      	ldr	r3, [r3, #16]
 800a3ca:	f003 0302 	and.w	r3, r3, #2
 800a3ce:	2b02      	cmp	r3, #2
 800a3d0:	d122      	bne.n	800a418 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	68db      	ldr	r3, [r3, #12]
 800a3d8:	f003 0302 	and.w	r3, r3, #2
 800a3dc:	2b02      	cmp	r3, #2
 800a3de:	d11b      	bne.n	800a418 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f06f 0202 	mvn.w	r2, #2
 800a3e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2201      	movs	r2, #1
 800a3ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	699b      	ldr	r3, [r3, #24]
 800a3f6:	f003 0303 	and.w	r3, r3, #3
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d003      	beq.n	800a406 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 f905 	bl	800a60e <HAL_TIM_IC_CaptureCallback>
 800a404:	e005      	b.n	800a412 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 f8f7 	bl	800a5fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a40c:	6878      	ldr	r0, [r7, #4]
 800a40e:	f000 f908 	bl	800a622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	691b      	ldr	r3, [r3, #16]
 800a41e:	f003 0304 	and.w	r3, r3, #4
 800a422:	2b04      	cmp	r3, #4
 800a424:	d122      	bne.n	800a46c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	68db      	ldr	r3, [r3, #12]
 800a42c:	f003 0304 	and.w	r3, r3, #4
 800a430:	2b04      	cmp	r3, #4
 800a432:	d11b      	bne.n	800a46c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	f06f 0204 	mvn.w	r2, #4
 800a43c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2202      	movs	r2, #2
 800a442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	699b      	ldr	r3, [r3, #24]
 800a44a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d003      	beq.n	800a45a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a452:	6878      	ldr	r0, [r7, #4]
 800a454:	f000 f8db 	bl	800a60e <HAL_TIM_IC_CaptureCallback>
 800a458:	e005      	b.n	800a466 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f000 f8cd 	bl	800a5fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	f000 f8de 	bl	800a622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	691b      	ldr	r3, [r3, #16]
 800a472:	f003 0308 	and.w	r3, r3, #8
 800a476:	2b08      	cmp	r3, #8
 800a478:	d122      	bne.n	800a4c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	f003 0308 	and.w	r3, r3, #8
 800a484:	2b08      	cmp	r3, #8
 800a486:	d11b      	bne.n	800a4c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f06f 0208 	mvn.w	r2, #8
 800a490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2204      	movs	r2, #4
 800a496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	69db      	ldr	r3, [r3, #28]
 800a49e:	f003 0303 	and.w	r3, r3, #3
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d003      	beq.n	800a4ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f000 f8b1 	bl	800a60e <HAL_TIM_IC_CaptureCallback>
 800a4ac:	e005      	b.n	800a4ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 f8a3 	bl	800a5fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f000 f8b4 	bl	800a622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	2200      	movs	r2, #0
 800a4be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	681b      	ldr	r3, [r3, #0]
 800a4c4:	691b      	ldr	r3, [r3, #16]
 800a4c6:	f003 0310 	and.w	r3, r3, #16
 800a4ca:	2b10      	cmp	r3, #16
 800a4cc:	d122      	bne.n	800a514 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68db      	ldr	r3, [r3, #12]
 800a4d4:	f003 0310 	and.w	r3, r3, #16
 800a4d8:	2b10      	cmp	r3, #16
 800a4da:	d11b      	bne.n	800a514 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f06f 0210 	mvn.w	r2, #16
 800a4e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2208      	movs	r2, #8
 800a4ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	69db      	ldr	r3, [r3, #28]
 800a4f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d003      	beq.n	800a502 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 f887 	bl	800a60e <HAL_TIM_IC_CaptureCallback>
 800a500:	e005      	b.n	800a50e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a502:	6878      	ldr	r0, [r7, #4]
 800a504:	f000 f879 	bl	800a5fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a508:	6878      	ldr	r0, [r7, #4]
 800a50a:	f000 f88a 	bl	800a622 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	691b      	ldr	r3, [r3, #16]
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d10e      	bne.n	800a540 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	68db      	ldr	r3, [r3, #12]
 800a528:	f003 0301 	and.w	r3, r3, #1
 800a52c:	2b01      	cmp	r3, #1
 800a52e:	d107      	bne.n	800a540 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f06f 0201 	mvn.w	r2, #1
 800a538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a53a:	6878      	ldr	r0, [r7, #4]
 800a53c:	f7f7 f9d2 	bl	80018e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a54a:	2b80      	cmp	r3, #128	; 0x80
 800a54c:	d10e      	bne.n	800a56c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68db      	ldr	r3, [r3, #12]
 800a554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a558:	2b80      	cmp	r3, #128	; 0x80
 800a55a:	d107      	bne.n	800a56c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 f91a 	bl	800a7a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	691b      	ldr	r3, [r3, #16]
 800a572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a576:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a57a:	d10e      	bne.n	800a59a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	68db      	ldr	r3, [r3, #12]
 800a582:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a586:	2b80      	cmp	r3, #128	; 0x80
 800a588:	d107      	bne.n	800a59a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a592:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a594:	6878      	ldr	r0, [r7, #4]
 800a596:	f000 f90d 	bl	800a7b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	691b      	ldr	r3, [r3, #16]
 800a5a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5a4:	2b40      	cmp	r3, #64	; 0x40
 800a5a6:	d10e      	bne.n	800a5c6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5b2:	2b40      	cmp	r3, #64	; 0x40
 800a5b4:	d107      	bne.n	800a5c6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a5be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 f838 	bl	800a636 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	f003 0320 	and.w	r3, r3, #32
 800a5d0:	2b20      	cmp	r3, #32
 800a5d2:	d10e      	bne.n	800a5f2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	f003 0320 	and.w	r3, r3, #32
 800a5de:	2b20      	cmp	r3, #32
 800a5e0:	d107      	bne.n	800a5f2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f06f 0220 	mvn.w	r2, #32
 800a5ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 f8cd 	bl	800a78c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a5f2:	bf00      	nop
 800a5f4:	3708      	adds	r7, #8
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a5fa:	b480      	push	{r7}
 800a5fc:	b083      	sub	sp, #12
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a602:	bf00      	nop
 800a604:	370c      	adds	r7, #12
 800a606:	46bd      	mov	sp, r7
 800a608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60c:	4770      	bx	lr

0800a60e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a60e:	b480      	push	{r7}
 800a610:	b083      	sub	sp, #12
 800a612:	af00      	add	r7, sp, #0
 800a614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a616:	bf00      	nop
 800a618:	370c      	adds	r7, #12
 800a61a:	46bd      	mov	sp, r7
 800a61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a620:	4770      	bx	lr

0800a622 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a622:	b480      	push	{r7}
 800a624:	b083      	sub	sp, #12
 800a626:	af00      	add	r7, sp, #0
 800a628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a62a:	bf00      	nop
 800a62c:	370c      	adds	r7, #12
 800a62e:	46bd      	mov	sp, r7
 800a630:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a634:	4770      	bx	lr

0800a636 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a636:	b480      	push	{r7}
 800a638:	b083      	sub	sp, #12
 800a63a:	af00      	add	r7, sp, #0
 800a63c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a63e:	bf00      	nop
 800a640:	370c      	adds	r7, #12
 800a642:	46bd      	mov	sp, r7
 800a644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a648:	4770      	bx	lr
	...

0800a64c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a64c:	b480      	push	{r7}
 800a64e:	b085      	sub	sp, #20
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	4a40      	ldr	r2, [pc, #256]	; (800a760 <TIM_Base_SetConfig+0x114>)
 800a660:	4293      	cmp	r3, r2
 800a662:	d013      	beq.n	800a68c <TIM_Base_SetConfig+0x40>
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a66a:	d00f      	beq.n	800a68c <TIM_Base_SetConfig+0x40>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	4a3d      	ldr	r2, [pc, #244]	; (800a764 <TIM_Base_SetConfig+0x118>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d00b      	beq.n	800a68c <TIM_Base_SetConfig+0x40>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	4a3c      	ldr	r2, [pc, #240]	; (800a768 <TIM_Base_SetConfig+0x11c>)
 800a678:	4293      	cmp	r3, r2
 800a67a:	d007      	beq.n	800a68c <TIM_Base_SetConfig+0x40>
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	4a3b      	ldr	r2, [pc, #236]	; (800a76c <TIM_Base_SetConfig+0x120>)
 800a680:	4293      	cmp	r3, r2
 800a682:	d003      	beq.n	800a68c <TIM_Base_SetConfig+0x40>
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	4a3a      	ldr	r2, [pc, #232]	; (800a770 <TIM_Base_SetConfig+0x124>)
 800a688:	4293      	cmp	r3, r2
 800a68a:	d108      	bne.n	800a69e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a692:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	685b      	ldr	r3, [r3, #4]
 800a698:	68fa      	ldr	r2, [r7, #12]
 800a69a:	4313      	orrs	r3, r2
 800a69c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	4a2f      	ldr	r2, [pc, #188]	; (800a760 <TIM_Base_SetConfig+0x114>)
 800a6a2:	4293      	cmp	r3, r2
 800a6a4:	d02b      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a6ac:	d027      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	4a2c      	ldr	r2, [pc, #176]	; (800a764 <TIM_Base_SetConfig+0x118>)
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d023      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	4a2b      	ldr	r2, [pc, #172]	; (800a768 <TIM_Base_SetConfig+0x11c>)
 800a6ba:	4293      	cmp	r3, r2
 800a6bc:	d01f      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	4a2a      	ldr	r2, [pc, #168]	; (800a76c <TIM_Base_SetConfig+0x120>)
 800a6c2:	4293      	cmp	r3, r2
 800a6c4:	d01b      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	4a29      	ldr	r2, [pc, #164]	; (800a770 <TIM_Base_SetConfig+0x124>)
 800a6ca:	4293      	cmp	r3, r2
 800a6cc:	d017      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	4a28      	ldr	r2, [pc, #160]	; (800a774 <TIM_Base_SetConfig+0x128>)
 800a6d2:	4293      	cmp	r3, r2
 800a6d4:	d013      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	4a27      	ldr	r2, [pc, #156]	; (800a778 <TIM_Base_SetConfig+0x12c>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d00f      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	4a26      	ldr	r2, [pc, #152]	; (800a77c <TIM_Base_SetConfig+0x130>)
 800a6e2:	4293      	cmp	r3, r2
 800a6e4:	d00b      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	4a25      	ldr	r2, [pc, #148]	; (800a780 <TIM_Base_SetConfig+0x134>)
 800a6ea:	4293      	cmp	r3, r2
 800a6ec:	d007      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	4a24      	ldr	r2, [pc, #144]	; (800a784 <TIM_Base_SetConfig+0x138>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d003      	beq.n	800a6fe <TIM_Base_SetConfig+0xb2>
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	4a23      	ldr	r2, [pc, #140]	; (800a788 <TIM_Base_SetConfig+0x13c>)
 800a6fa:	4293      	cmp	r3, r2
 800a6fc:	d108      	bne.n	800a710 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	68db      	ldr	r3, [r3, #12]
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	4313      	orrs	r3, r2
 800a70e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a716:	683b      	ldr	r3, [r7, #0]
 800a718:	695b      	ldr	r3, [r3, #20]
 800a71a:	4313      	orrs	r3, r2
 800a71c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	689a      	ldr	r2, [r3, #8]
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	4a0a      	ldr	r2, [pc, #40]	; (800a760 <TIM_Base_SetConfig+0x114>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d003      	beq.n	800a744 <TIM_Base_SetConfig+0xf8>
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	4a0c      	ldr	r2, [pc, #48]	; (800a770 <TIM_Base_SetConfig+0x124>)
 800a740:	4293      	cmp	r3, r2
 800a742:	d103      	bne.n	800a74c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a744:	683b      	ldr	r3, [r7, #0]
 800a746:	691a      	ldr	r2, [r3, #16]
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	2201      	movs	r2, #1
 800a750:	615a      	str	r2, [r3, #20]
}
 800a752:	bf00      	nop
 800a754:	3714      	adds	r7, #20
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	40010000 	.word	0x40010000
 800a764:	40000400 	.word	0x40000400
 800a768:	40000800 	.word	0x40000800
 800a76c:	40000c00 	.word	0x40000c00
 800a770:	40010400 	.word	0x40010400
 800a774:	40014000 	.word	0x40014000
 800a778:	40014400 	.word	0x40014400
 800a77c:	40014800 	.word	0x40014800
 800a780:	40001800 	.word	0x40001800
 800a784:	40001c00 	.word	0x40001c00
 800a788:	40002000 	.word	0x40002000

0800a78c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b083      	sub	sp, #12
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a794:	bf00      	nop
 800a796:	370c      	adds	r7, #12
 800a798:	46bd      	mov	sp, r7
 800a79a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79e:	4770      	bx	lr

0800a7a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a7a0:	b480      	push	{r7}
 800a7a2:	b083      	sub	sp, #12
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a7a8:	bf00      	nop
 800a7aa:	370c      	adds	r7, #12
 800a7ac:	46bd      	mov	sp, r7
 800a7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b2:	4770      	bx	lr

0800a7b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800a7b4:	b480      	push	{r7}
 800a7b6:	b083      	sub	sp, #12
 800a7b8:	af00      	add	r7, sp, #0
 800a7ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800a7bc:	bf00      	nop
 800a7be:	370c      	adds	r7, #12
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c6:	4770      	bx	lr

0800a7c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d101      	bne.n	800a7da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e040      	b.n	800a85c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d106      	bne.n	800a7f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f7f8 f946 	bl	8002a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2224      	movs	r2, #36	; 0x24
 800a7f4:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	681a      	ldr	r2, [r3, #0]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f022 0201 	bic.w	r2, r2, #1
 800a804:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a806:	6878      	ldr	r0, [r7, #4]
 800a808:	f000 fa04 	bl	800ac14 <UART_SetConfig>
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b01      	cmp	r3, #1
 800a810:	d101      	bne.n	800a816 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800a812:	2301      	movs	r3, #1
 800a814:	e022      	b.n	800a85c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d002      	beq.n	800a824 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 fca2 	bl	800b168 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	685a      	ldr	r2, [r3, #4]
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a832:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	689a      	ldr	r2, [r3, #8]
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a842:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	f042 0201 	orr.w	r2, r2, #1
 800a852:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a854:	6878      	ldr	r0, [r7, #4]
 800a856:	f000 fd29 	bl	800b2ac <UART_CheckIdleState>
 800a85a:	4603      	mov	r3, r0
}
 800a85c:	4618      	mov	r0, r3
 800a85e:	3708      	adds	r7, #8
 800a860:	46bd      	mov	sp, r7
 800a862:	bd80      	pop	{r7, pc}

0800a864 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a864:	b580      	push	{r7, lr}
 800a866:	b08a      	sub	sp, #40	; 0x28
 800a868:	af02      	add	r7, sp, #8
 800a86a:	60f8      	str	r0, [r7, #12]
 800a86c:	60b9      	str	r1, [r7, #8]
 800a86e:	603b      	str	r3, [r7, #0]
 800a870:	4613      	mov	r3, r2
 800a872:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a878:	2b20      	cmp	r3, #32
 800a87a:	d17f      	bne.n	800a97c <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d002      	beq.n	800a888 <HAL_UART_Transmit+0x24>
 800a882:	88fb      	ldrh	r3, [r7, #6]
 800a884:	2b00      	cmp	r3, #0
 800a886:	d101      	bne.n	800a88c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a888:	2301      	movs	r3, #1
 800a88a:	e078      	b.n	800a97e <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800a892:	2b01      	cmp	r3, #1
 800a894:	d101      	bne.n	800a89a <HAL_UART_Transmit+0x36>
 800a896:	2302      	movs	r3, #2
 800a898:	e071      	b.n	800a97e <HAL_UART_Transmit+0x11a>
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2201      	movs	r2, #1
 800a89e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	2221      	movs	r2, #33	; 0x21
 800a8ac:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800a8ae:	f7fa fb09 	bl	8004ec4 <HAL_GetTick>
 800a8b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	88fa      	ldrh	r2, [r7, #6]
 800a8b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	88fa      	ldrh	r2, [r7, #6]
 800a8c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	689b      	ldr	r3, [r3, #8]
 800a8c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8cc:	d108      	bne.n	800a8e0 <HAL_UART_Transmit+0x7c>
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	691b      	ldr	r3, [r3, #16]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d104      	bne.n	800a8e0 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	61bb      	str	r3, [r7, #24]
 800a8de:	e003      	b.n	800a8e8 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800a8e0:	68bb      	ldr	r3, [r7, #8]
 800a8e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800a8f0:	e02c      	b.n	800a94c <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	9300      	str	r3, [sp, #0]
 800a8f6:	697b      	ldr	r3, [r7, #20]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	2180      	movs	r1, #128	; 0x80
 800a8fc:	68f8      	ldr	r0, [r7, #12]
 800a8fe:	f000 fd04 	bl	800b30a <UART_WaitOnFlagUntilTimeout>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d001      	beq.n	800a90c <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800a908:	2303      	movs	r3, #3
 800a90a:	e038      	b.n	800a97e <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800a90c:	69fb      	ldr	r3, [r7, #28]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d10b      	bne.n	800a92a <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	881b      	ldrh	r3, [r3, #0]
 800a916:	461a      	mov	r2, r3
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a920:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a922:	69bb      	ldr	r3, [r7, #24]
 800a924:	3302      	adds	r3, #2
 800a926:	61bb      	str	r3, [r7, #24]
 800a928:	e007      	b.n	800a93a <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a92a:	69fb      	ldr	r3, [r7, #28]
 800a92c:	781a      	ldrb	r2, [r3, #0]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a934:	69fb      	ldr	r3, [r7, #28]
 800a936:	3301      	adds	r3, #1
 800a938:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a940:	b29b      	uxth	r3, r3
 800a942:	3b01      	subs	r3, #1
 800a944:	b29a      	uxth	r2, r3
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a952:	b29b      	uxth	r3, r3
 800a954:	2b00      	cmp	r3, #0
 800a956:	d1cc      	bne.n	800a8f2 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	9300      	str	r3, [sp, #0]
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	2200      	movs	r2, #0
 800a960:	2140      	movs	r1, #64	; 0x40
 800a962:	68f8      	ldr	r0, [r7, #12]
 800a964:	f000 fcd1 	bl	800b30a <UART_WaitOnFlagUntilTimeout>
 800a968:	4603      	mov	r3, r0
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d001      	beq.n	800a972 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800a96e:	2303      	movs	r3, #3
 800a970:	e005      	b.n	800a97e <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2220      	movs	r2, #32
 800a976:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800a978:	2300      	movs	r3, #0
 800a97a:	e000      	b.n	800a97e <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800a97c:	2302      	movs	r3, #2
  }
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3720      	adds	r7, #32
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
	...

0800a988 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a988:	b580      	push	{r7, lr}
 800a98a:	b088      	sub	sp, #32
 800a98c:	af00      	add	r7, sp, #0
 800a98e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	69db      	ldr	r3, [r3, #28]
 800a996:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	689b      	ldr	r3, [r3, #8]
 800a9a6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a9a8:	69fa      	ldr	r2, [r7, #28]
 800a9aa:	f640 030f 	movw	r3, #2063	; 0x80f
 800a9ae:	4013      	ands	r3, r2
 800a9b0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d113      	bne.n	800a9e0 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	f003 0320 	and.w	r3, r3, #32
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d00e      	beq.n	800a9e0 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a9c2:	69bb      	ldr	r3, [r7, #24]
 800a9c4:	f003 0320 	and.w	r3, r3, #32
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	d009      	beq.n	800a9e0 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	f000 8100 	beq.w	800abd6 <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9da:	6878      	ldr	r0, [r7, #4]
 800a9dc:	4798      	blx	r3
      }
      return;
 800a9de:	e0fa      	b.n	800abd6 <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	f000 80d5 	beq.w	800ab92 <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	f003 0301 	and.w	r3, r3, #1
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d105      	bne.n	800a9fe <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800a9f2:	69bb      	ldr	r3, [r7, #24]
 800a9f4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	f000 80ca 	beq.w	800ab92 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a9fe:	69fb      	ldr	r3, [r7, #28]
 800aa00:	f003 0301 	and.w	r3, r3, #1
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d00e      	beq.n	800aa26 <HAL_UART_IRQHandler+0x9e>
 800aa08:	69bb      	ldr	r3, [r7, #24]
 800aa0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d009      	beq.n	800aa26 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	2201      	movs	r2, #1
 800aa18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa1e:	f043 0201 	orr.w	r2, r3, #1
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa26:	69fb      	ldr	r3, [r7, #28]
 800aa28:	f003 0302 	and.w	r3, r3, #2
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d00e      	beq.n	800aa4e <HAL_UART_IRQHandler+0xc6>
 800aa30:	697b      	ldr	r3, [r7, #20]
 800aa32:	f003 0301 	and.w	r3, r3, #1
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d009      	beq.n	800aa4e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	2202      	movs	r2, #2
 800aa40:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa46:	f043 0204 	orr.w	r2, r3, #4
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800aa4e:	69fb      	ldr	r3, [r7, #28]
 800aa50:	f003 0304 	and.w	r3, r3, #4
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d00e      	beq.n	800aa76 <HAL_UART_IRQHandler+0xee>
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	f003 0301 	and.w	r3, r3, #1
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d009      	beq.n	800aa76 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	2204      	movs	r2, #4
 800aa68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aa6e:	f043 0202 	orr.w	r2, r3, #2
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800aa76:	69fb      	ldr	r3, [r7, #28]
 800aa78:	f003 0308 	and.w	r3, r3, #8
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d013      	beq.n	800aaa8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800aa80:	69bb      	ldr	r3, [r7, #24]
 800aa82:	f003 0320 	and.w	r3, r3, #32
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d104      	bne.n	800aa94 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800aa8a:	697b      	ldr	r3, [r7, #20]
 800aa8c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d009      	beq.n	800aaa8 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	2208      	movs	r2, #8
 800aa9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aaa0:	f043 0208 	orr.w	r2, r3, #8
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00f      	beq.n	800aad2 <HAL_UART_IRQHandler+0x14a>
 800aab2:	69bb      	ldr	r3, [r7, #24]
 800aab4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800aab8:	2b00      	cmp	r3, #0
 800aaba:	d00a      	beq.n	800aad2 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800aac4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aaca:	f043 0220 	orr.w	r2, r3, #32
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d07f      	beq.n	800abda <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	f003 0320 	and.w	r3, r3, #32
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00c      	beq.n	800aafe <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	f003 0320 	and.w	r3, r3, #32
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d007      	beq.n	800aafe <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d003      	beq.n	800aafe <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ab02:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab0e:	2b40      	cmp	r3, #64	; 0x40
 800ab10:	d004      	beq.n	800ab1c <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d031      	beq.n	800ab80 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 fc6f 	bl	800b400 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab2c:	2b40      	cmp	r3, #64	; 0x40
 800ab2e:	d123      	bne.n	800ab78 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	689a      	ldr	r2, [r3, #8]
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab3e:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d013      	beq.n	800ab70 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab4c:	4a26      	ldr	r2, [pc, #152]	; (800abe8 <HAL_UART_IRQHandler+0x260>)
 800ab4e:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab54:	4618      	mov	r0, r3
 800ab56:	f7fa fbd3 	bl	8005300 <HAL_DMA_Abort_IT>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d016      	beq.n	800ab8e <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab66:	687a      	ldr	r2, [r7, #4]
 800ab68:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800ab6a:	4610      	mov	r0, r2
 800ab6c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab6e:	e00e      	b.n	800ab8e <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f000 f845 	bl	800ac00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab76:	e00a      	b.n	800ab8e <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab78:	6878      	ldr	r0, [r7, #4]
 800ab7a:	f000 f841 	bl	800ac00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab7e:	e006      	b.n	800ab8e <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab80:	6878      	ldr	r0, [r7, #4]
 800ab82:	f000 f83d 	bl	800ac00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800ab8c:	e025      	b.n	800abda <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab8e:	bf00      	nop
    return;
 800ab90:	e023      	b.n	800abda <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d00d      	beq.n	800abb8 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800ab9c:	69bb      	ldr	r3, [r7, #24]
 800ab9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d008      	beq.n	800abb8 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800abaa:	2b00      	cmp	r3, #0
 800abac:	d017      	beq.n	800abde <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800abb2:	6878      	ldr	r0, [r7, #4]
 800abb4:	4798      	blx	r3
    }
    return;
 800abb6:	e012      	b.n	800abde <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800abb8:	69fb      	ldr	r3, [r7, #28]
 800abba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d00e      	beq.n	800abe0 <HAL_UART_IRQHandler+0x258>
 800abc2:	69bb      	ldr	r3, [r7, #24]
 800abc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d009      	beq.n	800abe0 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	f000 fc4d 	bl	800b46c <UART_EndTransmit_IT>
    return;
 800abd2:	bf00      	nop
 800abd4:	e004      	b.n	800abe0 <HAL_UART_IRQHandler+0x258>
      return;
 800abd6:	bf00      	nop
 800abd8:	e002      	b.n	800abe0 <HAL_UART_IRQHandler+0x258>
    return;
 800abda:	bf00      	nop
 800abdc:	e000      	b.n	800abe0 <HAL_UART_IRQHandler+0x258>
    return;
 800abde:	bf00      	nop
  }

}
 800abe0:	3720      	adds	r7, #32
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
 800abe6:	bf00      	nop
 800abe8:	0800b441 	.word	0x0800b441

0800abec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800abf4:	bf00      	nop
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b088      	sub	sp, #32
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800ac20:	2300      	movs	r3, #0
 800ac22:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	689a      	ldr	r2, [r3, #8]
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	691b      	ldr	r3, [r3, #16]
 800ac2c:	431a      	orrs	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	695b      	ldr	r3, [r3, #20]
 800ac32:	431a      	orrs	r2, r3
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	69db      	ldr	r3, [r3, #28]
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	681a      	ldr	r2, [r3, #0]
 800ac42:	4bb1      	ldr	r3, [pc, #708]	; (800af08 <UART_SetConfig+0x2f4>)
 800ac44:	4013      	ands	r3, r2
 800ac46:	687a      	ldr	r2, [r7, #4]
 800ac48:	6812      	ldr	r2, [r2, #0]
 800ac4a:	6939      	ldr	r1, [r7, #16]
 800ac4c:	430b      	orrs	r3, r1
 800ac4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	685b      	ldr	r3, [r3, #4]
 800ac56:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	68da      	ldr	r2, [r3, #12]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	430a      	orrs	r2, r1
 800ac64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	699b      	ldr	r3, [r3, #24]
 800ac6a:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	6a1b      	ldr	r3, [r3, #32]
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	689b      	ldr	r3, [r3, #8]
 800ac7c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	693a      	ldr	r2, [r7, #16]
 800ac86:	430a      	orrs	r2, r1
 800ac88:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	4a9f      	ldr	r2, [pc, #636]	; (800af0c <UART_SetConfig+0x2f8>)
 800ac90:	4293      	cmp	r3, r2
 800ac92:	d121      	bne.n	800acd8 <UART_SetConfig+0xc4>
 800ac94:	4b9e      	ldr	r3, [pc, #632]	; (800af10 <UART_SetConfig+0x2fc>)
 800ac96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac9a:	f003 0303 	and.w	r3, r3, #3
 800ac9e:	2b03      	cmp	r3, #3
 800aca0:	d816      	bhi.n	800acd0 <UART_SetConfig+0xbc>
 800aca2:	a201      	add	r2, pc, #4	; (adr r2, 800aca8 <UART_SetConfig+0x94>)
 800aca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca8:	0800acb9 	.word	0x0800acb9
 800acac:	0800acc5 	.word	0x0800acc5
 800acb0:	0800acbf 	.word	0x0800acbf
 800acb4:	0800accb 	.word	0x0800accb
 800acb8:	2301      	movs	r3, #1
 800acba:	77fb      	strb	r3, [r7, #31]
 800acbc:	e151      	b.n	800af62 <UART_SetConfig+0x34e>
 800acbe:	2302      	movs	r3, #2
 800acc0:	77fb      	strb	r3, [r7, #31]
 800acc2:	e14e      	b.n	800af62 <UART_SetConfig+0x34e>
 800acc4:	2304      	movs	r3, #4
 800acc6:	77fb      	strb	r3, [r7, #31]
 800acc8:	e14b      	b.n	800af62 <UART_SetConfig+0x34e>
 800acca:	2308      	movs	r3, #8
 800accc:	77fb      	strb	r3, [r7, #31]
 800acce:	e148      	b.n	800af62 <UART_SetConfig+0x34e>
 800acd0:	2310      	movs	r3, #16
 800acd2:	77fb      	strb	r3, [r7, #31]
 800acd4:	bf00      	nop
 800acd6:	e144      	b.n	800af62 <UART_SetConfig+0x34e>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	4a8d      	ldr	r2, [pc, #564]	; (800af14 <UART_SetConfig+0x300>)
 800acde:	4293      	cmp	r3, r2
 800ace0:	d134      	bne.n	800ad4c <UART_SetConfig+0x138>
 800ace2:	4b8b      	ldr	r3, [pc, #556]	; (800af10 <UART_SetConfig+0x2fc>)
 800ace4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ace8:	f003 030c 	and.w	r3, r3, #12
 800acec:	2b0c      	cmp	r3, #12
 800acee:	d829      	bhi.n	800ad44 <UART_SetConfig+0x130>
 800acf0:	a201      	add	r2, pc, #4	; (adr r2, 800acf8 <UART_SetConfig+0xe4>)
 800acf2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acf6:	bf00      	nop
 800acf8:	0800ad2d 	.word	0x0800ad2d
 800acfc:	0800ad45 	.word	0x0800ad45
 800ad00:	0800ad45 	.word	0x0800ad45
 800ad04:	0800ad45 	.word	0x0800ad45
 800ad08:	0800ad39 	.word	0x0800ad39
 800ad0c:	0800ad45 	.word	0x0800ad45
 800ad10:	0800ad45 	.word	0x0800ad45
 800ad14:	0800ad45 	.word	0x0800ad45
 800ad18:	0800ad33 	.word	0x0800ad33
 800ad1c:	0800ad45 	.word	0x0800ad45
 800ad20:	0800ad45 	.word	0x0800ad45
 800ad24:	0800ad45 	.word	0x0800ad45
 800ad28:	0800ad3f 	.word	0x0800ad3f
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	77fb      	strb	r3, [r7, #31]
 800ad30:	e117      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad32:	2302      	movs	r3, #2
 800ad34:	77fb      	strb	r3, [r7, #31]
 800ad36:	e114      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad38:	2304      	movs	r3, #4
 800ad3a:	77fb      	strb	r3, [r7, #31]
 800ad3c:	e111      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad3e:	2308      	movs	r3, #8
 800ad40:	77fb      	strb	r3, [r7, #31]
 800ad42:	e10e      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad44:	2310      	movs	r3, #16
 800ad46:	77fb      	strb	r3, [r7, #31]
 800ad48:	bf00      	nop
 800ad4a:	e10a      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	4a71      	ldr	r2, [pc, #452]	; (800af18 <UART_SetConfig+0x304>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d120      	bne.n	800ad98 <UART_SetConfig+0x184>
 800ad56:	4b6e      	ldr	r3, [pc, #440]	; (800af10 <UART_SetConfig+0x2fc>)
 800ad58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad5c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ad60:	2b10      	cmp	r3, #16
 800ad62:	d00f      	beq.n	800ad84 <UART_SetConfig+0x170>
 800ad64:	2b10      	cmp	r3, #16
 800ad66:	d802      	bhi.n	800ad6e <UART_SetConfig+0x15a>
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d005      	beq.n	800ad78 <UART_SetConfig+0x164>
 800ad6c:	e010      	b.n	800ad90 <UART_SetConfig+0x17c>
 800ad6e:	2b20      	cmp	r3, #32
 800ad70:	d005      	beq.n	800ad7e <UART_SetConfig+0x16a>
 800ad72:	2b30      	cmp	r3, #48	; 0x30
 800ad74:	d009      	beq.n	800ad8a <UART_SetConfig+0x176>
 800ad76:	e00b      	b.n	800ad90 <UART_SetConfig+0x17c>
 800ad78:	2300      	movs	r3, #0
 800ad7a:	77fb      	strb	r3, [r7, #31]
 800ad7c:	e0f1      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad7e:	2302      	movs	r3, #2
 800ad80:	77fb      	strb	r3, [r7, #31]
 800ad82:	e0ee      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad84:	2304      	movs	r3, #4
 800ad86:	77fb      	strb	r3, [r7, #31]
 800ad88:	e0eb      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad8a:	2308      	movs	r3, #8
 800ad8c:	77fb      	strb	r3, [r7, #31]
 800ad8e:	e0e8      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad90:	2310      	movs	r3, #16
 800ad92:	77fb      	strb	r3, [r7, #31]
 800ad94:	bf00      	nop
 800ad96:	e0e4      	b.n	800af62 <UART_SetConfig+0x34e>
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	4a5f      	ldr	r2, [pc, #380]	; (800af1c <UART_SetConfig+0x308>)
 800ad9e:	4293      	cmp	r3, r2
 800ada0:	d120      	bne.n	800ade4 <UART_SetConfig+0x1d0>
 800ada2:	4b5b      	ldr	r3, [pc, #364]	; (800af10 <UART_SetConfig+0x2fc>)
 800ada4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ada8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800adac:	2b40      	cmp	r3, #64	; 0x40
 800adae:	d00f      	beq.n	800add0 <UART_SetConfig+0x1bc>
 800adb0:	2b40      	cmp	r3, #64	; 0x40
 800adb2:	d802      	bhi.n	800adba <UART_SetConfig+0x1a6>
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d005      	beq.n	800adc4 <UART_SetConfig+0x1b0>
 800adb8:	e010      	b.n	800addc <UART_SetConfig+0x1c8>
 800adba:	2b80      	cmp	r3, #128	; 0x80
 800adbc:	d005      	beq.n	800adca <UART_SetConfig+0x1b6>
 800adbe:	2bc0      	cmp	r3, #192	; 0xc0
 800adc0:	d009      	beq.n	800add6 <UART_SetConfig+0x1c2>
 800adc2:	e00b      	b.n	800addc <UART_SetConfig+0x1c8>
 800adc4:	2300      	movs	r3, #0
 800adc6:	77fb      	strb	r3, [r7, #31]
 800adc8:	e0cb      	b.n	800af62 <UART_SetConfig+0x34e>
 800adca:	2302      	movs	r3, #2
 800adcc:	77fb      	strb	r3, [r7, #31]
 800adce:	e0c8      	b.n	800af62 <UART_SetConfig+0x34e>
 800add0:	2304      	movs	r3, #4
 800add2:	77fb      	strb	r3, [r7, #31]
 800add4:	e0c5      	b.n	800af62 <UART_SetConfig+0x34e>
 800add6:	2308      	movs	r3, #8
 800add8:	77fb      	strb	r3, [r7, #31]
 800adda:	e0c2      	b.n	800af62 <UART_SetConfig+0x34e>
 800addc:	2310      	movs	r3, #16
 800adde:	77fb      	strb	r3, [r7, #31]
 800ade0:	bf00      	nop
 800ade2:	e0be      	b.n	800af62 <UART_SetConfig+0x34e>
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	4a4d      	ldr	r2, [pc, #308]	; (800af20 <UART_SetConfig+0x30c>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d124      	bne.n	800ae38 <UART_SetConfig+0x224>
 800adee:	4b48      	ldr	r3, [pc, #288]	; (800af10 <UART_SetConfig+0x2fc>)
 800adf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adf4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800adf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800adfc:	d012      	beq.n	800ae24 <UART_SetConfig+0x210>
 800adfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ae02:	d802      	bhi.n	800ae0a <UART_SetConfig+0x1f6>
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d007      	beq.n	800ae18 <UART_SetConfig+0x204>
 800ae08:	e012      	b.n	800ae30 <UART_SetConfig+0x21c>
 800ae0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ae0e:	d006      	beq.n	800ae1e <UART_SetConfig+0x20a>
 800ae10:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ae14:	d009      	beq.n	800ae2a <UART_SetConfig+0x216>
 800ae16:	e00b      	b.n	800ae30 <UART_SetConfig+0x21c>
 800ae18:	2300      	movs	r3, #0
 800ae1a:	77fb      	strb	r3, [r7, #31]
 800ae1c:	e0a1      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae1e:	2302      	movs	r3, #2
 800ae20:	77fb      	strb	r3, [r7, #31]
 800ae22:	e09e      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae24:	2304      	movs	r3, #4
 800ae26:	77fb      	strb	r3, [r7, #31]
 800ae28:	e09b      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae2a:	2308      	movs	r3, #8
 800ae2c:	77fb      	strb	r3, [r7, #31]
 800ae2e:	e098      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae30:	2310      	movs	r3, #16
 800ae32:	77fb      	strb	r3, [r7, #31]
 800ae34:	bf00      	nop
 800ae36:	e094      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a39      	ldr	r2, [pc, #228]	; (800af24 <UART_SetConfig+0x310>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d124      	bne.n	800ae8c <UART_SetConfig+0x278>
 800ae42:	4b33      	ldr	r3, [pc, #204]	; (800af10 <UART_SetConfig+0x2fc>)
 800ae44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae48:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ae4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae50:	d012      	beq.n	800ae78 <UART_SetConfig+0x264>
 800ae52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae56:	d802      	bhi.n	800ae5e <UART_SetConfig+0x24a>
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d007      	beq.n	800ae6c <UART_SetConfig+0x258>
 800ae5c:	e012      	b.n	800ae84 <UART_SetConfig+0x270>
 800ae5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ae62:	d006      	beq.n	800ae72 <UART_SetConfig+0x25e>
 800ae64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ae68:	d009      	beq.n	800ae7e <UART_SetConfig+0x26a>
 800ae6a:	e00b      	b.n	800ae84 <UART_SetConfig+0x270>
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	77fb      	strb	r3, [r7, #31]
 800ae70:	e077      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae72:	2302      	movs	r3, #2
 800ae74:	77fb      	strb	r3, [r7, #31]
 800ae76:	e074      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae78:	2304      	movs	r3, #4
 800ae7a:	77fb      	strb	r3, [r7, #31]
 800ae7c:	e071      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae7e:	2308      	movs	r3, #8
 800ae80:	77fb      	strb	r3, [r7, #31]
 800ae82:	e06e      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae84:	2310      	movs	r3, #16
 800ae86:	77fb      	strb	r3, [r7, #31]
 800ae88:	bf00      	nop
 800ae8a:	e06a      	b.n	800af62 <UART_SetConfig+0x34e>
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a25      	ldr	r2, [pc, #148]	; (800af28 <UART_SetConfig+0x314>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d124      	bne.n	800aee0 <UART_SetConfig+0x2cc>
 800ae96:	4b1e      	ldr	r3, [pc, #120]	; (800af10 <UART_SetConfig+0x2fc>)
 800ae98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ae9c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800aea0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aea4:	d012      	beq.n	800aecc <UART_SetConfig+0x2b8>
 800aea6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aeaa:	d802      	bhi.n	800aeb2 <UART_SetConfig+0x29e>
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d007      	beq.n	800aec0 <UART_SetConfig+0x2ac>
 800aeb0:	e012      	b.n	800aed8 <UART_SetConfig+0x2c4>
 800aeb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aeb6:	d006      	beq.n	800aec6 <UART_SetConfig+0x2b2>
 800aeb8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aebc:	d009      	beq.n	800aed2 <UART_SetConfig+0x2be>
 800aebe:	e00b      	b.n	800aed8 <UART_SetConfig+0x2c4>
 800aec0:	2300      	movs	r3, #0
 800aec2:	77fb      	strb	r3, [r7, #31]
 800aec4:	e04d      	b.n	800af62 <UART_SetConfig+0x34e>
 800aec6:	2302      	movs	r3, #2
 800aec8:	77fb      	strb	r3, [r7, #31]
 800aeca:	e04a      	b.n	800af62 <UART_SetConfig+0x34e>
 800aecc:	2304      	movs	r3, #4
 800aece:	77fb      	strb	r3, [r7, #31]
 800aed0:	e047      	b.n	800af62 <UART_SetConfig+0x34e>
 800aed2:	2308      	movs	r3, #8
 800aed4:	77fb      	strb	r3, [r7, #31]
 800aed6:	e044      	b.n	800af62 <UART_SetConfig+0x34e>
 800aed8:	2310      	movs	r3, #16
 800aeda:	77fb      	strb	r3, [r7, #31]
 800aedc:	bf00      	nop
 800aede:	e040      	b.n	800af62 <UART_SetConfig+0x34e>
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a11      	ldr	r2, [pc, #68]	; (800af2c <UART_SetConfig+0x318>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d139      	bne.n	800af5e <UART_SetConfig+0x34a>
 800aeea:	4b09      	ldr	r3, [pc, #36]	; (800af10 <UART_SetConfig+0x2fc>)
 800aeec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aef0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800aef4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aef8:	d027      	beq.n	800af4a <UART_SetConfig+0x336>
 800aefa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800aefe:	d817      	bhi.n	800af30 <UART_SetConfig+0x31c>
 800af00:	2b00      	cmp	r3, #0
 800af02:	d01c      	beq.n	800af3e <UART_SetConfig+0x32a>
 800af04:	e027      	b.n	800af56 <UART_SetConfig+0x342>
 800af06:	bf00      	nop
 800af08:	efff69f3 	.word	0xefff69f3
 800af0c:	40011000 	.word	0x40011000
 800af10:	40023800 	.word	0x40023800
 800af14:	40004400 	.word	0x40004400
 800af18:	40004800 	.word	0x40004800
 800af1c:	40004c00 	.word	0x40004c00
 800af20:	40005000 	.word	0x40005000
 800af24:	40011400 	.word	0x40011400
 800af28:	40007800 	.word	0x40007800
 800af2c:	40007c00 	.word	0x40007c00
 800af30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af34:	d006      	beq.n	800af44 <UART_SetConfig+0x330>
 800af36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800af3a:	d009      	beq.n	800af50 <UART_SetConfig+0x33c>
 800af3c:	e00b      	b.n	800af56 <UART_SetConfig+0x342>
 800af3e:	2300      	movs	r3, #0
 800af40:	77fb      	strb	r3, [r7, #31]
 800af42:	e00e      	b.n	800af62 <UART_SetConfig+0x34e>
 800af44:	2302      	movs	r3, #2
 800af46:	77fb      	strb	r3, [r7, #31]
 800af48:	e00b      	b.n	800af62 <UART_SetConfig+0x34e>
 800af4a:	2304      	movs	r3, #4
 800af4c:	77fb      	strb	r3, [r7, #31]
 800af4e:	e008      	b.n	800af62 <UART_SetConfig+0x34e>
 800af50:	2308      	movs	r3, #8
 800af52:	77fb      	strb	r3, [r7, #31]
 800af54:	e005      	b.n	800af62 <UART_SetConfig+0x34e>
 800af56:	2310      	movs	r3, #16
 800af58:	77fb      	strb	r3, [r7, #31]
 800af5a:	bf00      	nop
 800af5c:	e001      	b.n	800af62 <UART_SetConfig+0x34e>
 800af5e:	2310      	movs	r3, #16
 800af60:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	69db      	ldr	r3, [r3, #28]
 800af66:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af6a:	d17f      	bne.n	800b06c <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800af6c:	7ffb      	ldrb	r3, [r7, #31]
 800af6e:	2b08      	cmp	r3, #8
 800af70:	d85c      	bhi.n	800b02c <UART_SetConfig+0x418>
 800af72:	a201      	add	r2, pc, #4	; (adr r2, 800af78 <UART_SetConfig+0x364>)
 800af74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af78:	0800af9d 	.word	0x0800af9d
 800af7c:	0800afbd 	.word	0x0800afbd
 800af80:	0800afdd 	.word	0x0800afdd
 800af84:	0800b02d 	.word	0x0800b02d
 800af88:	0800aff5 	.word	0x0800aff5
 800af8c:	0800b02d 	.word	0x0800b02d
 800af90:	0800b02d 	.word	0x0800b02d
 800af94:	0800b02d 	.word	0x0800b02d
 800af98:	0800b015 	.word	0x0800b015
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af9c:	f7fc fc56 	bl	800784c <HAL_RCC_GetPCLK1Freq>
 800afa0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	005a      	lsls	r2, r3, #1
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	085b      	lsrs	r3, r3, #1
 800afac:	441a      	add	r2, r3
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afb6:	b29b      	uxth	r3, r3
 800afb8:	61bb      	str	r3, [r7, #24]
        break;
 800afba:	e03a      	b.n	800b032 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800afbc:	f7fc fc5a 	bl	8007874 <HAL_RCC_GetPCLK2Freq>
 800afc0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	005a      	lsls	r2, r3, #1
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	085b      	lsrs	r3, r3, #1
 800afcc:	441a      	add	r2, r3
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	61bb      	str	r3, [r7, #24]
        break;
 800afda:	e02a      	b.n	800b032 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	685b      	ldr	r3, [r3, #4]
 800afe0:	085a      	lsrs	r2, r3, #1
 800afe2:	4b5f      	ldr	r3, [pc, #380]	; (800b160 <UART_SetConfig+0x54c>)
 800afe4:	4413      	add	r3, r2
 800afe6:	687a      	ldr	r2, [r7, #4]
 800afe8:	6852      	ldr	r2, [r2, #4]
 800afea:	fbb3 f3f2 	udiv	r3, r3, r2
 800afee:	b29b      	uxth	r3, r3
 800aff0:	61bb      	str	r3, [r7, #24]
        break;
 800aff2:	e01e      	b.n	800b032 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800aff4:	f7fc fb46 	bl	8007684 <HAL_RCC_GetSysClockFreq>
 800aff8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	005a      	lsls	r2, r3, #1
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	685b      	ldr	r3, [r3, #4]
 800b002:	085b      	lsrs	r3, r3, #1
 800b004:	441a      	add	r2, r3
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	685b      	ldr	r3, [r3, #4]
 800b00a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b00e:	b29b      	uxth	r3, r3
 800b010:	61bb      	str	r3, [r7, #24]
        break;
 800b012:	e00e      	b.n	800b032 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	085b      	lsrs	r3, r3, #1
 800b01a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	fbb2 f3f3 	udiv	r3, r2, r3
 800b026:	b29b      	uxth	r3, r3
 800b028:	61bb      	str	r3, [r7, #24]
        break;
 800b02a:	e002      	b.n	800b032 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800b02c:	2301      	movs	r3, #1
 800b02e:	75fb      	strb	r3, [r7, #23]
        break;
 800b030:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b032:	69bb      	ldr	r3, [r7, #24]
 800b034:	2b0f      	cmp	r3, #15
 800b036:	d916      	bls.n	800b066 <UART_SetConfig+0x452>
 800b038:	69bb      	ldr	r3, [r7, #24]
 800b03a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b03e:	d212      	bcs.n	800b066 <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b040:	69bb      	ldr	r3, [r7, #24]
 800b042:	b29b      	uxth	r3, r3
 800b044:	f023 030f 	bic.w	r3, r3, #15
 800b048:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b04a:	69bb      	ldr	r3, [r7, #24]
 800b04c:	085b      	lsrs	r3, r3, #1
 800b04e:	b29b      	uxth	r3, r3
 800b050:	f003 0307 	and.w	r3, r3, #7
 800b054:	b29a      	uxth	r2, r3
 800b056:	897b      	ldrh	r3, [r7, #10]
 800b058:	4313      	orrs	r3, r2
 800b05a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	897a      	ldrh	r2, [r7, #10]
 800b062:	60da      	str	r2, [r3, #12]
 800b064:	e070      	b.n	800b148 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800b066:	2301      	movs	r3, #1
 800b068:	75fb      	strb	r3, [r7, #23]
 800b06a:	e06d      	b.n	800b148 <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800b06c:	7ffb      	ldrb	r3, [r7, #31]
 800b06e:	2b08      	cmp	r3, #8
 800b070:	d859      	bhi.n	800b126 <UART_SetConfig+0x512>
 800b072:	a201      	add	r2, pc, #4	; (adr r2, 800b078 <UART_SetConfig+0x464>)
 800b074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b078:	0800b09d 	.word	0x0800b09d
 800b07c:	0800b0bb 	.word	0x0800b0bb
 800b080:	0800b0d9 	.word	0x0800b0d9
 800b084:	0800b127 	.word	0x0800b127
 800b088:	0800b0f1 	.word	0x0800b0f1
 800b08c:	0800b127 	.word	0x0800b127
 800b090:	0800b127 	.word	0x0800b127
 800b094:	0800b127 	.word	0x0800b127
 800b098:	0800b10f 	.word	0x0800b10f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b09c:	f7fc fbd6 	bl	800784c <HAL_RCC_GetPCLK1Freq>
 800b0a0:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	085a      	lsrs	r2, r3, #1
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	441a      	add	r2, r3
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	685b      	ldr	r3, [r3, #4]
 800b0b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0b4:	b29b      	uxth	r3, r3
 800b0b6:	61bb      	str	r3, [r7, #24]
        break;
 800b0b8:	e038      	b.n	800b12c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0ba:	f7fc fbdb 	bl	8007874 <HAL_RCC_GetPCLK2Freq>
 800b0be:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	685b      	ldr	r3, [r3, #4]
 800b0c4:	085a      	lsrs	r2, r3, #1
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	441a      	add	r2, r3
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	685b      	ldr	r3, [r3, #4]
 800b0ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	61bb      	str	r3, [r7, #24]
        break;
 800b0d6:	e029      	b.n	800b12c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	685b      	ldr	r3, [r3, #4]
 800b0dc:	085a      	lsrs	r2, r3, #1
 800b0de:	4b21      	ldr	r3, [pc, #132]	; (800b164 <UART_SetConfig+0x550>)
 800b0e0:	4413      	add	r3, r2
 800b0e2:	687a      	ldr	r2, [r7, #4]
 800b0e4:	6852      	ldr	r2, [r2, #4]
 800b0e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800b0ea:	b29b      	uxth	r3, r3
 800b0ec:	61bb      	str	r3, [r7, #24]
        break;
 800b0ee:	e01d      	b.n	800b12c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b0f0:	f7fc fac8 	bl	8007684 <HAL_RCC_GetSysClockFreq>
 800b0f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	085a      	lsrs	r2, r3, #1
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	441a      	add	r2, r3
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	685b      	ldr	r3, [r3, #4]
 800b104:	fbb2 f3f3 	udiv	r3, r2, r3
 800b108:	b29b      	uxth	r3, r3
 800b10a:	61bb      	str	r3, [r7, #24]
        break;
 800b10c:	e00e      	b.n	800b12c <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	085b      	lsrs	r3, r3, #1
 800b114:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	685b      	ldr	r3, [r3, #4]
 800b11c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b120:	b29b      	uxth	r3, r3
 800b122:	61bb      	str	r3, [r7, #24]
        break;
 800b124:	e002      	b.n	800b12c <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800b126:	2301      	movs	r3, #1
 800b128:	75fb      	strb	r3, [r7, #23]
        break;
 800b12a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b12c:	69bb      	ldr	r3, [r7, #24]
 800b12e:	2b0f      	cmp	r3, #15
 800b130:	d908      	bls.n	800b144 <UART_SetConfig+0x530>
 800b132:	69bb      	ldr	r3, [r7, #24]
 800b134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b138:	d204      	bcs.n	800b144 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	69ba      	ldr	r2, [r7, #24]
 800b140:	60da      	str	r2, [r3, #12]
 800b142:	e001      	b.n	800b148 <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800b144:	2301      	movs	r3, #1
 800b146:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800b154:	7dfb      	ldrb	r3, [r7, #23]
}
 800b156:	4618      	mov	r0, r3
 800b158:	3720      	adds	r7, #32
 800b15a:	46bd      	mov	sp, r7
 800b15c:	bd80      	pop	{r7, pc}
 800b15e:	bf00      	nop
 800b160:	01e84800 	.word	0x01e84800
 800b164:	00f42400 	.word	0x00f42400

0800b168 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b168:	b480      	push	{r7}
 800b16a:	b083      	sub	sp, #12
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b174:	f003 0301 	and.w	r3, r3, #1
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d00a      	beq.n	800b192 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	685b      	ldr	r3, [r3, #4]
 800b182:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	430a      	orrs	r2, r1
 800b190:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b196:	f003 0302 	and.w	r3, r3, #2
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d00a      	beq.n	800b1b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	685b      	ldr	r3, [r3, #4]
 800b1a4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	430a      	orrs	r2, r1
 800b1b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1b8:	f003 0304 	and.w	r3, r3, #4
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d00a      	beq.n	800b1d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	430a      	orrs	r2, r1
 800b1d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1da:	f003 0308 	and.w	r3, r3, #8
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d00a      	beq.n	800b1f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	430a      	orrs	r2, r1
 800b1f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1fc:	f003 0310 	and.w	r3, r3, #16
 800b200:	2b00      	cmp	r3, #0
 800b202:	d00a      	beq.n	800b21a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	689b      	ldr	r3, [r3, #8]
 800b20a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	430a      	orrs	r2, r1
 800b218:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b21e:	f003 0320 	and.w	r3, r3, #32
 800b222:	2b00      	cmp	r3, #0
 800b224:	d00a      	beq.n	800b23c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	689b      	ldr	r3, [r3, #8]
 800b22c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	681b      	ldr	r3, [r3, #0]
 800b238:	430a      	orrs	r2, r1
 800b23a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b244:	2b00      	cmp	r3, #0
 800b246:	d01a      	beq.n	800b27e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	685b      	ldr	r3, [r3, #4]
 800b24e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	430a      	orrs	r2, r1
 800b25c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b266:	d10a      	bne.n	800b27e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	685b      	ldr	r3, [r3, #4]
 800b26e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	430a      	orrs	r2, r1
 800b27c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b282:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00a      	beq.n	800b2a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	430a      	orrs	r2, r1
 800b29e:	605a      	str	r2, [r3, #4]
  }
}
 800b2a0:	bf00      	nop
 800b2a2:	370c      	adds	r7, #12
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2aa:	4770      	bx	lr

0800b2ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b086      	sub	sp, #24
 800b2b0:	af02      	add	r7, sp, #8
 800b2b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800b2ba:	f7f9 fe03 	bl	8004ec4 <HAL_GetTick>
 800b2be:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f003 0308 	and.w	r3, r3, #8
 800b2ca:	2b08      	cmp	r3, #8
 800b2cc:	d10e      	bne.n	800b2ec <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b2ce:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b2d2:	9300      	str	r3, [sp, #0]
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b2dc:	6878      	ldr	r0, [r7, #4]
 800b2de:	f000 f814 	bl	800b30a <UART_WaitOnFlagUntilTimeout>
 800b2e2:	4603      	mov	r3, r0
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d001      	beq.n	800b2ec <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b2e8:	2303      	movs	r3, #3
 800b2ea:	e00a      	b.n	800b302 <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2220      	movs	r2, #32
 800b2f0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2220      	movs	r2, #32
 800b2f6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800b300:	2300      	movs	r3, #0
}
 800b302:	4618      	mov	r0, r3
 800b304:	3710      	adds	r7, #16
 800b306:	46bd      	mov	sp, r7
 800b308:	bd80      	pop	{r7, pc}

0800b30a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b30a:	b580      	push	{r7, lr}
 800b30c:	b084      	sub	sp, #16
 800b30e:	af00      	add	r7, sp, #0
 800b310:	60f8      	str	r0, [r7, #12]
 800b312:	60b9      	str	r1, [r7, #8]
 800b314:	603b      	str	r3, [r7, #0]
 800b316:	4613      	mov	r3, r2
 800b318:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b31a:	e05d      	b.n	800b3d8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b31c:	69bb      	ldr	r3, [r7, #24]
 800b31e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b322:	d059      	beq.n	800b3d8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b324:	f7f9 fdce 	bl	8004ec4 <HAL_GetTick>
 800b328:	4602      	mov	r2, r0
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	1ad3      	subs	r3, r2, r3
 800b32e:	69ba      	ldr	r2, [r7, #24]
 800b330:	429a      	cmp	r2, r3
 800b332:	d302      	bcc.n	800b33a <UART_WaitOnFlagUntilTimeout+0x30>
 800b334:	69bb      	ldr	r3, [r7, #24]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d11b      	bne.n	800b372 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	681a      	ldr	r2, [r3, #0]
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b348:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	689a      	ldr	r2, [r3, #8]
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f022 0201 	bic.w	r2, r2, #1
 800b358:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2220      	movs	r2, #32
 800b35e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	2220      	movs	r2, #32
 800b364:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2200      	movs	r2, #0
 800b36a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800b36e:	2303      	movs	r3, #3
 800b370:	e042      	b.n	800b3f8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	f003 0304 	and.w	r3, r3, #4
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d02b      	beq.n	800b3d8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	69db      	ldr	r3, [r3, #28]
 800b386:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b38a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b38e:	d123      	bne.n	800b3d8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b398:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	681a      	ldr	r2, [r3, #0]
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	681b      	ldr	r3, [r3, #0]
 800b3a4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b3a8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	689a      	ldr	r2, [r3, #8]
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	f022 0201 	bic.w	r2, r2, #1
 800b3b8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	2220      	movs	r2, #32
 800b3be:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	2220      	movs	r2, #32
 800b3c4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	2220      	movs	r2, #32
 800b3ca:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800b3d4:	2303      	movs	r3, #3
 800b3d6:	e00f      	b.n	800b3f8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	69da      	ldr	r2, [r3, #28]
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	4013      	ands	r3, r2
 800b3e2:	68ba      	ldr	r2, [r7, #8]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	bf0c      	ite	eq
 800b3e8:	2301      	moveq	r3, #1
 800b3ea:	2300      	movne	r3, #0
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	79fb      	ldrb	r3, [r7, #7]
 800b3f2:	429a      	cmp	r2, r3
 800b3f4:	d092      	beq.n	800b31c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b3f6:	2300      	movs	r3, #0
}
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	3710      	adds	r7, #16
 800b3fc:	46bd      	mov	sp, r7
 800b3fe:	bd80      	pop	{r7, pc}

0800b400 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b400:	b480      	push	{r7}
 800b402:	b083      	sub	sp, #12
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	681a      	ldr	r2, [r3, #0]
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b416:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	689a      	ldr	r2, [r3, #8]
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	f022 0201 	bic.w	r2, r2, #1
 800b426:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2220      	movs	r2, #32
 800b42c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	2200      	movs	r2, #0
 800b432:	661a      	str	r2, [r3, #96]	; 0x60
}
 800b434:	bf00      	nop
 800b436:	370c      	adds	r7, #12
 800b438:	46bd      	mov	sp, r7
 800b43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b43e:	4770      	bx	lr

0800b440 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b084      	sub	sp, #16
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b44c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	2200      	movs	r2, #0
 800b452:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	2200      	movs	r2, #0
 800b45a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b45e:	68f8      	ldr	r0, [r7, #12]
 800b460:	f7ff fbce 	bl	800ac00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b464:	bf00      	nop
 800b466:	3710      	adds	r7, #16
 800b468:	46bd      	mov	sp, r7
 800b46a:	bd80      	pop	{r7, pc}

0800b46c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b082      	sub	sp, #8
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b482:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2220      	movs	r2, #32
 800b488:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f7ff fbab 	bl	800abec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b496:	bf00      	nop
 800b498:	3708      	adds	r7, #8
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
	...

0800b4a0 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800b4a0:	b084      	sub	sp, #16
 800b4a2:	b480      	push	{r7}
 800b4a4:	b085      	sub	sp, #20
 800b4a6:	af00      	add	r7, sp, #0
 800b4a8:	6078      	str	r0, [r7, #4]
 800b4aa:	f107 001c 	add.w	r0, r7, #28
 800b4ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800b4b6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800b4b8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800b4ba:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800b4bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800b4be:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800b4c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800b4c2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800b4c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800b4c6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800b4c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800b4ca:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800b4cc:	68fa      	ldr	r2, [r7, #12]
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	685a      	ldr	r2, [r3, #4]
 800b4d6:	4b07      	ldr	r3, [pc, #28]	; (800b4f4 <SDMMC_Init+0x54>)
 800b4d8:	4013      	ands	r3, r2
 800b4da:	68fa      	ldr	r2, [r7, #12]
 800b4dc:	431a      	orrs	r2, r3
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800b4e2:	2300      	movs	r3, #0
}
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	3714      	adds	r7, #20
 800b4e8:	46bd      	mov	sp, r7
 800b4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ee:	b004      	add	sp, #16
 800b4f0:	4770      	bx	lr
 800b4f2:	bf00      	nop
 800b4f4:	ffff8100 	.word	0xffff8100

0800b4f8 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800b4f8:	b480      	push	{r7}
 800b4fa:	b083      	sub	sp, #12
 800b4fc:	af00      	add	r7, sp, #0
 800b4fe:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800b506:	4618      	mov	r0, r3
 800b508:	370c      	adds	r7, #12
 800b50a:	46bd      	mov	sp, r7
 800b50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b510:	4770      	bx	lr

0800b512 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800b512:	b480      	push	{r7}
 800b514:	b083      	sub	sp, #12
 800b516:	af00      	add	r7, sp, #0
 800b518:	6078      	str	r0, [r7, #4]
 800b51a:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	681a      	ldr	r2, [r3, #0]
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800b526:	2300      	movs	r3, #0
}
 800b528:	4618      	mov	r0, r3
 800b52a:	370c      	adds	r7, #12
 800b52c:	46bd      	mov	sp, r7
 800b52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b532:	4770      	bx	lr

0800b534 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800b534:	b580      	push	{r7, lr}
 800b536:	b082      	sub	sp, #8
 800b538:	af00      	add	r7, sp, #0
 800b53a:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	2203      	movs	r2, #3
 800b540:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800b542:	2002      	movs	r0, #2
 800b544:	f7f9 fcca 	bl	8004edc <HAL_Delay>
  
  return HAL_OK;
 800b548:	2300      	movs	r3, #0
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3708      	adds	r7, #8
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}

0800b552 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800b552:	b480      	push	{r7}
 800b554:	b083      	sub	sp, #12
 800b556:	af00      	add	r7, sp, #0
 800b558:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f003 0303 	and.w	r3, r3, #3
}
 800b562:	4618      	mov	r0, r3
 800b564:	370c      	adds	r7, #12
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr
	...

0800b570 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800b570:	b480      	push	{r7}
 800b572:	b085      	sub	sp, #20
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b57a:	2300      	movs	r3, #0
 800b57c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800b57e:	683b      	ldr	r3, [r7, #0]
 800b580:	681a      	ldr	r2, [r3, #0]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b586:	683b      	ldr	r3, [r7, #0]
 800b588:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800b58a:	683b      	ldr	r3, [r7, #0]
 800b58c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b58e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800b590:	683b      	ldr	r3, [r7, #0]
 800b592:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800b594:	431a      	orrs	r2, r3
                       Command->CPSM);
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800b59a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	4313      	orrs	r3, r2
 800b5a0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	68da      	ldr	r2, [r3, #12]
 800b5a6:	4b06      	ldr	r3, [pc, #24]	; (800b5c0 <SDMMC_SendCommand+0x50>)
 800b5a8:	4013      	ands	r3, r2
 800b5aa:	68fa      	ldr	r2, [r7, #12]
 800b5ac:	431a      	orrs	r2, r3
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800b5b2:	2300      	movs	r3, #0
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3714      	adds	r7, #20
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr
 800b5c0:	fffff000 	.word	0xfffff000

0800b5c4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	691b      	ldr	r3, [r3, #16]
 800b5d0:	b2db      	uxtb	r3, r3
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	370c      	adds	r7, #12
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5dc:	4770      	bx	lr

0800b5de <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800b5de:	b480      	push	{r7}
 800b5e0:	b085      	sub	sp, #20
 800b5e2:	af00      	add	r7, sp, #0
 800b5e4:	6078      	str	r0, [r7, #4]
 800b5e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	3314      	adds	r3, #20
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	4413      	add	r3, r2
 800b5f2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	681b      	ldr	r3, [r3, #0]
}  
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3714      	adds	r7, #20
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr

0800b604 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800b604:	b480      	push	{r7}
 800b606:	b085      	sub	sp, #20
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
 800b60c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800b60e:	2300      	movs	r3, #0
 800b610:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	681a      	ldr	r2, [r3, #0]
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800b61a:	683b      	ldr	r3, [r7, #0]
 800b61c:	685a      	ldr	r2, [r3, #4]
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b622:	683b      	ldr	r3, [r7, #0]
 800b624:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800b626:	683b      	ldr	r3, [r7, #0]
 800b628:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b62a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800b62c:	683b      	ldr	r3, [r7, #0]
 800b62e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800b630:	431a      	orrs	r2, r3
                       Data->DPSM);
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800b636:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800b638:	68fa      	ldr	r2, [r7, #12]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b642:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	431a      	orrs	r2, r3
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800b64e:	2300      	movs	r3, #0

}
 800b650:	4618      	mov	r0, r3
 800b652:	3714      	adds	r7, #20
 800b654:	46bd      	mov	sp, r7
 800b656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65a:	4770      	bx	lr

0800b65c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	b088      	sub	sp, #32
 800b660:	af00      	add	r7, sp, #0
 800b662:	6078      	str	r0, [r7, #4]
 800b664:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800b66a:	2310      	movs	r3, #16
 800b66c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b66e:	2340      	movs	r3, #64	; 0x40
 800b670:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b672:	2300      	movs	r3, #0
 800b674:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b676:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b67a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b67c:	f107 0308 	add.w	r3, r7, #8
 800b680:	4619      	mov	r1, r3
 800b682:	6878      	ldr	r0, [r7, #4]
 800b684:	f7ff ff74 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800b688:	f241 3288 	movw	r2, #5000	; 0x1388
 800b68c:	2110      	movs	r1, #16
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f000 fa42 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b694:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b696:	69fb      	ldr	r3, [r7, #28]
}
 800b698:	4618      	mov	r0, r3
 800b69a:	3720      	adds	r7, #32
 800b69c:	46bd      	mov	sp, r7
 800b69e:	bd80      	pop	{r7, pc}

0800b6a0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b6a0:	b580      	push	{r7, lr}
 800b6a2:	b088      	sub	sp, #32
 800b6a4:	af00      	add	r7, sp, #0
 800b6a6:	6078      	str	r0, [r7, #4]
 800b6a8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800b6ae:	2311      	movs	r3, #17
 800b6b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b6b2:	2340      	movs	r3, #64	; 0x40
 800b6b4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b6ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6be:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b6c0:	f107 0308 	add.w	r3, r7, #8
 800b6c4:	4619      	mov	r1, r3
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f7ff ff52 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b6cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6d0:	2111      	movs	r1, #17
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f000 fa20 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b6d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b6da:	69fb      	ldr	r3, [r7, #28]
}
 800b6dc:	4618      	mov	r0, r3
 800b6de:	3720      	adds	r7, #32
 800b6e0:	46bd      	mov	sp, r7
 800b6e2:	bd80      	pop	{r7, pc}

0800b6e4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b088      	sub	sp, #32
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	6078      	str	r0, [r7, #4]
 800b6ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800b6ee:	683b      	ldr	r3, [r7, #0]
 800b6f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800b6f2:	2312      	movs	r3, #18
 800b6f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b6f6:	2340      	movs	r3, #64	; 0x40
 800b6f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b6fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b702:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b704:	f107 0308 	add.w	r3, r7, #8
 800b708:	4619      	mov	r1, r3
 800b70a:	6878      	ldr	r0, [r7, #4]
 800b70c:	f7ff ff30 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b710:	f241 3288 	movw	r2, #5000	; 0x1388
 800b714:	2112      	movs	r1, #18
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f000 f9fe 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b71c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b71e:	69fb      	ldr	r3, [r7, #28]
}
 800b720:	4618      	mov	r0, r3
 800b722:	3720      	adds	r7, #32
 800b724:	46bd      	mov	sp, r7
 800b726:	bd80      	pop	{r7, pc}

0800b728 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b088      	sub	sp, #32
 800b72c:	af00      	add	r7, sp, #0
 800b72e:	6078      	str	r0, [r7, #4]
 800b730:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800b736:	2318      	movs	r3, #24
 800b738:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b73a:	2340      	movs	r3, #64	; 0x40
 800b73c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b73e:	2300      	movs	r3, #0
 800b740:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b746:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b748:	f107 0308 	add.w	r3, r7, #8
 800b74c:	4619      	mov	r1, r3
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f7ff ff0e 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800b754:	f241 3288 	movw	r2, #5000	; 0x1388
 800b758:	2118      	movs	r1, #24
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f000 f9dc 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b760:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b762:	69fb      	ldr	r3, [r7, #28]
}
 800b764:	4618      	mov	r0, r3
 800b766:	3720      	adds	r7, #32
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b088      	sub	sp, #32
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800b77a:	2319      	movs	r3, #25
 800b77c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b77e:	2340      	movs	r3, #64	; 0x40
 800b780:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b782:	2300      	movs	r3, #0
 800b784:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b78a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b78c:	f107 0308 	add.w	r3, r7, #8
 800b790:	4619      	mov	r1, r3
 800b792:	6878      	ldr	r0, [r7, #4]
 800b794:	f7ff feec 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800b798:	f241 3288 	movw	r2, #5000	; 0x1388
 800b79c:	2119      	movs	r1, #25
 800b79e:	6878      	ldr	r0, [r7, #4]
 800b7a0:	f000 f9ba 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b7a4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7a6:	69fb      	ldr	r3, [r7, #28]
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3720      	adds	r7, #32
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}

0800b7b0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800b7b0:	b580      	push	{r7, lr}
 800b7b2:	b088      	sub	sp, #32
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800b7bc:	230c      	movs	r3, #12
 800b7be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b7c0:	2340      	movs	r3, #64	; 0x40
 800b7c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b7c4:	2300      	movs	r3, #0
 800b7c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b7c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b7ce:	f107 0308 	add.w	r3, r7, #8
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f7ff fecb 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800b7da:	4a05      	ldr	r2, [pc, #20]	; (800b7f0 <SDMMC_CmdStopTransfer+0x40>)
 800b7dc:	210c      	movs	r1, #12
 800b7de:	6878      	ldr	r0, [r7, #4]
 800b7e0:	f000 f99a 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b7e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b7e6:	69fb      	ldr	r3, [r7, #28]
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3720      	adds	r7, #32
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	05f5e100 	.word	0x05f5e100

0800b7f4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b08a      	sub	sp, #40	; 0x28
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	60f8      	str	r0, [r7, #12]
 800b7fc:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800b804:	2307      	movs	r3, #7
 800b806:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b808:	2340      	movs	r3, #64	; 0x40
 800b80a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b80c:	2300      	movs	r3, #0
 800b80e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b814:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b816:	f107 0310 	add.w	r3, r7, #16
 800b81a:	4619      	mov	r1, r3
 800b81c:	68f8      	ldr	r0, [r7, #12]
 800b81e:	f7ff fea7 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800b822:	f241 3288 	movw	r2, #5000	; 0x1388
 800b826:	2107      	movs	r1, #7
 800b828:	68f8      	ldr	r0, [r7, #12]
 800b82a:	f000 f975 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b82e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800b830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b832:	4618      	mov	r0, r3
 800b834:	3728      	adds	r7, #40	; 0x28
 800b836:	46bd      	mov	sp, r7
 800b838:	bd80      	pop	{r7, pc}

0800b83a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800b83a:	b580      	push	{r7, lr}
 800b83c:	b088      	sub	sp, #32
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800b842:	2300      	movs	r3, #0
 800b844:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800b846:	2300      	movs	r3, #0
 800b848:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800b84a:	2300      	movs	r3, #0
 800b84c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b84e:	2300      	movs	r3, #0
 800b850:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b852:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b856:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b858:	f107 0308 	add.w	r3, r7, #8
 800b85c:	4619      	mov	r1, r3
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f7ff fe86 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f000 f92f 	bl	800bac8 <SDMMC_GetCmdError>
 800b86a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b86c:	69fb      	ldr	r3, [r7, #28]
}
 800b86e:	4618      	mov	r0, r3
 800b870:	3720      	adds	r7, #32
 800b872:	46bd      	mov	sp, r7
 800b874:	bd80      	pop	{r7, pc}

0800b876 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800b876:	b580      	push	{r7, lr}
 800b878:	b088      	sub	sp, #32
 800b87a:	af00      	add	r7, sp, #0
 800b87c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800b87e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800b882:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800b884:	2308      	movs	r3, #8
 800b886:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b888:	2340      	movs	r3, #64	; 0x40
 800b88a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b88c:	2300      	movs	r3, #0
 800b88e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b890:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b894:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b896:	f107 0308 	add.w	r3, r7, #8
 800b89a:	4619      	mov	r1, r3
 800b89c:	6878      	ldr	r0, [r7, #4]
 800b89e:	f7ff fe67 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800b8a2:	6878      	ldr	r0, [r7, #4]
 800b8a4:	f000 fb18 	bl	800bed8 <SDMMC_GetCmdResp7>
 800b8a8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8aa:	69fb      	ldr	r3, [r7, #28]
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3720      	adds	r7, #32
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}

0800b8b4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	b088      	sub	sp, #32
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	6078      	str	r0, [r7, #4]
 800b8bc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800b8be:	683b      	ldr	r3, [r7, #0]
 800b8c0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800b8c2:	2337      	movs	r3, #55	; 0x37
 800b8c4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b8c6:	2340      	movs	r3, #64	; 0x40
 800b8c8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b8ca:	2300      	movs	r3, #0
 800b8cc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b8ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8d2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b8d4:	f107 0308 	add.w	r3, r7, #8
 800b8d8:	4619      	mov	r1, r3
 800b8da:	6878      	ldr	r0, [r7, #4]
 800b8dc:	f7ff fe48 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800b8e0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b8e4:	2137      	movs	r1, #55	; 0x37
 800b8e6:	6878      	ldr	r0, [r7, #4]
 800b8e8:	f000 f916 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b8ec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b8ee:	69fb      	ldr	r3, [r7, #28]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3720      	adds	r7, #32
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}

0800b8f8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b088      	sub	sp, #32
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800b902:	683a      	ldr	r2, [r7, #0]
 800b904:	4b0d      	ldr	r3, [pc, #52]	; (800b93c <SDMMC_CmdAppOperCommand+0x44>)
 800b906:	4313      	orrs	r3, r2
 800b908:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800b90a:	2329      	movs	r3, #41	; 0x29
 800b90c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b90e:	2340      	movs	r3, #64	; 0x40
 800b910:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b912:	2300      	movs	r3, #0
 800b914:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b916:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b91a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b91c:	f107 0308 	add.w	r3, r7, #8
 800b920:	4619      	mov	r1, r3
 800b922:	6878      	ldr	r0, [r7, #4]
 800b924:	f7ff fe24 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800b928:	6878      	ldr	r0, [r7, #4]
 800b92a:	f000 fa27 	bl	800bd7c <SDMMC_GetCmdResp3>
 800b92e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b930:	69fb      	ldr	r3, [r7, #28]
}
 800b932:	4618      	mov	r0, r3
 800b934:	3720      	adds	r7, #32
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}
 800b93a:	bf00      	nop
 800b93c:	80100000 	.word	0x80100000

0800b940 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800b940:	b580      	push	{r7, lr}
 800b942:	b088      	sub	sp, #32
 800b944:	af00      	add	r7, sp, #0
 800b946:	6078      	str	r0, [r7, #4]
 800b948:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800b94a:	683b      	ldr	r3, [r7, #0]
 800b94c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800b94e:	2306      	movs	r3, #6
 800b950:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b952:	2340      	movs	r3, #64	; 0x40
 800b954:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b956:	2300      	movs	r3, #0
 800b958:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b95a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b95e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b960:	f107 0308 	add.w	r3, r7, #8
 800b964:	4619      	mov	r1, r3
 800b966:	6878      	ldr	r0, [r7, #4]
 800b968:	f7ff fe02 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800b96c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b970:	2106      	movs	r1, #6
 800b972:	6878      	ldr	r0, [r7, #4]
 800b974:	f000 f8d0 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b978:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b97a:	69fb      	ldr	r3, [r7, #28]
}
 800b97c:	4618      	mov	r0, r3
 800b97e:	3720      	adds	r7, #32
 800b980:	46bd      	mov	sp, r7
 800b982:	bd80      	pop	{r7, pc}

0800b984 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b088      	sub	sp, #32
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800b98c:	2300      	movs	r3, #0
 800b98e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800b990:	2333      	movs	r3, #51	; 0x33
 800b992:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800b994:	2340      	movs	r3, #64	; 0x40
 800b996:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b998:	2300      	movs	r3, #0
 800b99a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b99c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9a0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b9a2:	f107 0308 	add.w	r3, r7, #8
 800b9a6:	4619      	mov	r1, r3
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f7ff fde1 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800b9ae:	f241 3288 	movw	r2, #5000	; 0x1388
 800b9b2:	2133      	movs	r1, #51	; 0x33
 800b9b4:	6878      	ldr	r0, [r7, #4]
 800b9b6:	f000 f8af 	bl	800bb18 <SDMMC_GetCmdResp1>
 800b9ba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9bc:	69fb      	ldr	r3, [r7, #28]
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3720      	adds	r7, #32
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}

0800b9c6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800b9c6:	b580      	push	{r7, lr}
 800b9c8:	b088      	sub	sp, #32
 800b9ca:	af00      	add	r7, sp, #0
 800b9cc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800b9d2:	2302      	movs	r3, #2
 800b9d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800b9d6:	23c0      	movs	r3, #192	; 0xc0
 800b9d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800b9de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b9e2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800b9e4:	f107 0308 	add.w	r3, r7, #8
 800b9e8:	4619      	mov	r1, r3
 800b9ea:	6878      	ldr	r0, [r7, #4]
 800b9ec:	f7ff fdc0 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f000 f97d 	bl	800bcf0 <SDMMC_GetCmdResp2>
 800b9f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800b9f8:	69fb      	ldr	r3, [r7, #28]
}
 800b9fa:	4618      	mov	r0, r3
 800b9fc:	3720      	adds	r7, #32
 800b9fe:	46bd      	mov	sp, r7
 800ba00:	bd80      	pop	{r7, pc}

0800ba02 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ba02:	b580      	push	{r7, lr}
 800ba04:	b088      	sub	sp, #32
 800ba06:	af00      	add	r7, sp, #0
 800ba08:	6078      	str	r0, [r7, #4]
 800ba0a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ba10:	2309      	movs	r3, #9
 800ba12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ba14:	23c0      	movs	r3, #192	; 0xc0
 800ba16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba18:	2300      	movs	r3, #0
 800ba1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba20:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ba22:	f107 0308 	add.w	r3, r7, #8
 800ba26:	4619      	mov	r1, r3
 800ba28:	6878      	ldr	r0, [r7, #4]
 800ba2a:	f7ff fda1 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f000 f95e 	bl	800bcf0 <SDMMC_GetCmdResp2>
 800ba34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba36:	69fb      	ldr	r3, [r7, #28]
}
 800ba38:	4618      	mov	r0, r3
 800ba3a:	3720      	adds	r7, #32
 800ba3c:	46bd      	mov	sp, r7
 800ba3e:	bd80      	pop	{r7, pc}

0800ba40 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b088      	sub	sp, #32
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	6078      	str	r0, [r7, #4]
 800ba48:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ba4a:	2300      	movs	r3, #0
 800ba4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ba4e:	2303      	movs	r3, #3
 800ba50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ba52:	2340      	movs	r3, #64	; 0x40
 800ba54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba56:	2300      	movs	r3, #0
 800ba58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ba60:	f107 0308 	add.w	r3, r7, #8
 800ba64:	4619      	mov	r1, r3
 800ba66:	6878      	ldr	r0, [r7, #4]
 800ba68:	f7ff fd82 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ba6c:	683a      	ldr	r2, [r7, #0]
 800ba6e:	2103      	movs	r1, #3
 800ba70:	6878      	ldr	r0, [r7, #4]
 800ba72:	f000 f9bd 	bl	800bdf0 <SDMMC_GetCmdResp6>
 800ba76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ba78:	69fb      	ldr	r3, [r7, #28]
}
 800ba7a:	4618      	mov	r0, r3
 800ba7c:	3720      	adds	r7, #32
 800ba7e:	46bd      	mov	sp, r7
 800ba80:	bd80      	pop	{r7, pc}

0800ba82 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ba82:	b580      	push	{r7, lr}
 800ba84:	b088      	sub	sp, #32
 800ba86:	af00      	add	r7, sp, #0
 800ba88:	6078      	str	r0, [r7, #4]
 800ba8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800ba90:	230d      	movs	r3, #13
 800ba92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ba94:	2340      	movs	r3, #64	; 0x40
 800ba96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ba9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800baa0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800baa2:	f107 0308 	add.w	r3, r7, #8
 800baa6:	4619      	mov	r1, r3
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f7ff fd61 	bl	800b570 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800baae:	f241 3288 	movw	r2, #5000	; 0x1388
 800bab2:	210d      	movs	r1, #13
 800bab4:	6878      	ldr	r0, [r7, #4]
 800bab6:	f000 f82f 	bl	800bb18 <SDMMC_GetCmdResp1>
 800baba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800babc:	69fb      	ldr	r3, [r7, #28]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3720      	adds	r7, #32
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
	...

0800bac8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800bac8:	b490      	push	{r4, r7}
 800baca:	b082      	sub	sp, #8
 800bacc:	af00      	add	r7, sp, #0
 800bace:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bad0:	4b0f      	ldr	r3, [pc, #60]	; (800bb10 <SDMMC_GetCmdError+0x48>)
 800bad2:	681b      	ldr	r3, [r3, #0]
 800bad4:	4a0f      	ldr	r2, [pc, #60]	; (800bb14 <SDMMC_GetCmdError+0x4c>)
 800bad6:	fba2 2303 	umull	r2, r3, r2, r3
 800bada:	0a5b      	lsrs	r3, r3, #9
 800badc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bae0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bae4:	4623      	mov	r3, r4
 800bae6:	1e5c      	subs	r4, r3, #1
 800bae8:	2b00      	cmp	r3, #0
 800baea:	d102      	bne.n	800baf2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800baec:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800baf0:	e009      	b.n	800bb06 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800baf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d0f2      	beq.n	800bae4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	22c5      	movs	r2, #197	; 0xc5
 800bb02:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800bb04:	2300      	movs	r3, #0
}
 800bb06:	4618      	mov	r0, r3
 800bb08:	3708      	adds	r7, #8
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bc90      	pop	{r4, r7}
 800bb0e:	4770      	bx	lr
 800bb10:	20000000 	.word	0x20000000
 800bb14:	10624dd3 	.word	0x10624dd3

0800bb18 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800bb18:	b590      	push	{r4, r7, lr}
 800bb1a:	b087      	sub	sp, #28
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	60f8      	str	r0, [r7, #12]
 800bb20:	460b      	mov	r3, r1
 800bb22:	607a      	str	r2, [r7, #4]
 800bb24:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800bb26:	4b6f      	ldr	r3, [pc, #444]	; (800bce4 <SDMMC_GetCmdResp1+0x1cc>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	4a6f      	ldr	r2, [pc, #444]	; (800bce8 <SDMMC_GetCmdResp1+0x1d0>)
 800bb2c:	fba2 2303 	umull	r2, r3, r2, r3
 800bb30:	0a5b      	lsrs	r3, r3, #9
 800bb32:	687a      	ldr	r2, [r7, #4]
 800bb34:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bb38:	4623      	mov	r3, r4
 800bb3a:	1e5c      	subs	r4, r3, #1
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d102      	bne.n	800bb46 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bb40:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bb44:	e0c9      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDMMCx->STA;
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb4a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bb4c:	697b      	ldr	r3, [r7, #20]
 800bb4e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d0f0      	beq.n	800bb38 <SDMMC_GetCmdResp1+0x20>
 800bb56:	697b      	ldr	r3, [r7, #20]
 800bb58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d1eb      	bne.n	800bb38 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb64:	f003 0304 	and.w	r3, r3, #4
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d004      	beq.n	800bb76 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	2204      	movs	r2, #4
 800bb70:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bb72:	2304      	movs	r3, #4
 800bb74:	e0b1      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb7a:	f003 0301 	and.w	r3, r3, #1
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d004      	beq.n	800bb8c <SDMMC_GetCmdResp1+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	2201      	movs	r2, #1
 800bb86:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bb88:	2301      	movs	r3, #1
 800bb8a:	e0a6      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	22c5      	movs	r2, #197	; 0xc5
 800bb90:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800bb92:	68f8      	ldr	r0, [r7, #12]
 800bb94:	f7ff fd16 	bl	800b5c4 <SDMMC_GetCommandResponse>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	7afb      	ldrb	r3, [r7, #11]
 800bb9e:	4293      	cmp	r3, r2
 800bba0:	d001      	beq.n	800bba6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bba2:	2301      	movs	r3, #1
 800bba4:	e099      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800bba6:	2100      	movs	r1, #0
 800bba8:	68f8      	ldr	r0, [r7, #12]
 800bbaa:	f7ff fd18 	bl	800b5de <SDMMC_GetResponse>
 800bbae:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800bbb0:	693a      	ldr	r2, [r7, #16]
 800bbb2:	4b4e      	ldr	r3, [pc, #312]	; (800bcec <SDMMC_GetCmdResp1+0x1d4>)
 800bbb4:	4013      	ands	r3, r2
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d101      	bne.n	800bbbe <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800bbba:	2300      	movs	r3, #0
 800bbbc:	e08d      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800bbbe:	693b      	ldr	r3, [r7, #16]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	da02      	bge.n	800bbca <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800bbc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bbc8:	e087      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800bbca:	693b      	ldr	r3, [r7, #16]
 800bbcc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d001      	beq.n	800bbd8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800bbd4:	2340      	movs	r3, #64	; 0x40
 800bbd6:	e080      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800bbd8:	693b      	ldr	r3, [r7, #16]
 800bbda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d001      	beq.n	800bbe6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800bbe2:	2380      	movs	r3, #128	; 0x80
 800bbe4:	e079      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800bbe6:	693b      	ldr	r3, [r7, #16]
 800bbe8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d002      	beq.n	800bbf6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800bbf0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bbf4:	e071      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800bbf6:	693b      	ldr	r3, [r7, #16]
 800bbf8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d002      	beq.n	800bc06 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800bc00:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc04:	e069      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800bc06:	693b      	ldr	r3, [r7, #16]
 800bc08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d002      	beq.n	800bc16 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800bc10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bc14:	e061      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800bc16:	693b      	ldr	r3, [r7, #16]
 800bc18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	d002      	beq.n	800bc26 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800bc20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bc24:	e059      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d002      	beq.n	800bc36 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bc30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bc34:	e051      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800bc36:	693b      	ldr	r3, [r7, #16]
 800bc38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d002      	beq.n	800bc46 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800bc40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800bc44:	e049      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d002      	beq.n	800bc56 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800bc50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800bc54:	e041      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800bc56:	693b      	ldr	r3, [r7, #16]
 800bc58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d002      	beq.n	800bc66 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800bc60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bc64:	e039      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d002      	beq.n	800bc76 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800bc70:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800bc74:	e031      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800bc76:	693b      	ldr	r3, [r7, #16]
 800bc78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d002      	beq.n	800bc86 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800bc80:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800bc84:	e029      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800bc86:	693b      	ldr	r3, [r7, #16]
 800bc88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d002      	beq.n	800bc96 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800bc90:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bc94:	e021      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d002      	beq.n	800bca6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800bca0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800bca4:	e019      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800bca6:	693b      	ldr	r3, [r7, #16]
 800bca8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d002      	beq.n	800bcb6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800bcb0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800bcb4:	e011      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800bcb6:	693b      	ldr	r3, [r7, #16]
 800bcb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d002      	beq.n	800bcc6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800bcc0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800bcc4:	e009      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800bcc6:	693b      	ldr	r3, [r7, #16]
 800bcc8:	f003 0308 	and.w	r3, r3, #8
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d002      	beq.n	800bcd6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800bcd0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800bcd4:	e001      	b.n	800bcda <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bcd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	371c      	adds	r7, #28
 800bcde:	46bd      	mov	sp, r7
 800bce0:	bd90      	pop	{r4, r7, pc}
 800bce2:	bf00      	nop
 800bce4:	20000000 	.word	0x20000000
 800bce8:	10624dd3 	.word	0x10624dd3
 800bcec:	fdffe008 	.word	0xfdffe008

0800bcf0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800bcf0:	b490      	push	{r4, r7}
 800bcf2:	b084      	sub	sp, #16
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bcf8:	4b1e      	ldr	r3, [pc, #120]	; (800bd74 <SDMMC_GetCmdResp2+0x84>)
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	4a1e      	ldr	r2, [pc, #120]	; (800bd78 <SDMMC_GetCmdResp2+0x88>)
 800bcfe:	fba2 2303 	umull	r2, r3, r2, r3
 800bd02:	0a5b      	lsrs	r3, r3, #9
 800bd04:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd08:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bd0c:	4623      	mov	r3, r4
 800bd0e:	1e5c      	subs	r4, r3, #1
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d102      	bne.n	800bd1a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bd14:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bd18:	e026      	b.n	800bd68 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDMMCx->STA;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd1e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d0f0      	beq.n	800bd0c <SDMMC_GetCmdResp2+0x1c>
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d1eb      	bne.n	800bd0c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd38:	f003 0304 	and.w	r3, r3, #4
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d004      	beq.n	800bd4a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	2204      	movs	r2, #4
 800bd44:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bd46:	2304      	movs	r3, #4
 800bd48:	e00e      	b.n	800bd68 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd4e:	f003 0301 	and.w	r3, r3, #1
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d004      	beq.n	800bd60 <SDMMC_GetCmdResp2+0x70>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2201      	movs	r2, #1
 800bd5a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bd5c:	2301      	movs	r3, #1
 800bd5e:	e003      	b.n	800bd68 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	22c5      	movs	r2, #197	; 0xc5
 800bd64:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800bd66:	2300      	movs	r3, #0
}
 800bd68:	4618      	mov	r0, r3
 800bd6a:	3710      	adds	r7, #16
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bc90      	pop	{r4, r7}
 800bd70:	4770      	bx	lr
 800bd72:	bf00      	nop
 800bd74:	20000000 	.word	0x20000000
 800bd78:	10624dd3 	.word	0x10624dd3

0800bd7c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800bd7c:	b490      	push	{r4, r7}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bd84:	4b18      	ldr	r3, [pc, #96]	; (800bde8 <SDMMC_GetCmdResp3+0x6c>)
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	4a18      	ldr	r2, [pc, #96]	; (800bdec <SDMMC_GetCmdResp3+0x70>)
 800bd8a:	fba2 2303 	umull	r2, r3, r2, r3
 800bd8e:	0a5b      	lsrs	r3, r3, #9
 800bd90:	f241 3288 	movw	r2, #5000	; 0x1388
 800bd94:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bd98:	4623      	mov	r3, r4
 800bd9a:	1e5c      	subs	r4, r3, #1
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d102      	bne.n	800bda6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800bda0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bda4:	e01b      	b.n	800bdde <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDMMCx->STA;
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdaa:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bdb2:	2b00      	cmp	r3, #0
 800bdb4:	d0f0      	beq.n	800bd98 <SDMMC_GetCmdResp3+0x1c>
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d1eb      	bne.n	800bd98 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdc4:	f003 0304 	and.w	r3, r3, #4
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d004      	beq.n	800bdd6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2204      	movs	r2, #4
 800bdd0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bdd2:	2304      	movs	r3, #4
 800bdd4:	e003      	b.n	800bdde <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	22c5      	movs	r2, #197	; 0xc5
 800bdda:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bddc:	2300      	movs	r3, #0
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bc90      	pop	{r4, r7}
 800bde6:	4770      	bx	lr
 800bde8:	20000000 	.word	0x20000000
 800bdec:	10624dd3 	.word	0x10624dd3

0800bdf0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800bdf0:	b590      	push	{r4, r7, lr}
 800bdf2:	b087      	sub	sp, #28
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	60f8      	str	r0, [r7, #12]
 800bdf8:	460b      	mov	r3, r1
 800bdfa:	607a      	str	r2, [r7, #4]
 800bdfc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bdfe:	4b34      	ldr	r3, [pc, #208]	; (800bed0 <SDMMC_GetCmdResp6+0xe0>)
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	4a34      	ldr	r2, [pc, #208]	; (800bed4 <SDMMC_GetCmdResp6+0xe4>)
 800be04:	fba2 2303 	umull	r2, r3, r2, r3
 800be08:	0a5b      	lsrs	r3, r3, #9
 800be0a:	f241 3288 	movw	r2, #5000	; 0x1388
 800be0e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800be12:	4623      	mov	r3, r4
 800be14:	1e5c      	subs	r4, r3, #1
 800be16:	2b00      	cmp	r3, #0
 800be18:	d102      	bne.n	800be20 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800be1a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800be1e:	e052      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDMMCx->STA;
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be24:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be26:	697b      	ldr	r3, [r7, #20]
 800be28:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d0f0      	beq.n	800be12 <SDMMC_GetCmdResp6+0x22>
 800be30:	697b      	ldr	r3, [r7, #20]
 800be32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800be36:	2b00      	cmp	r3, #0
 800be38:	d1eb      	bne.n	800be12 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be3e:	f003 0304 	and.w	r3, r3, #4
 800be42:	2b00      	cmp	r3, #0
 800be44:	d004      	beq.n	800be50 <SDMMC_GetCmdResp6+0x60>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	2204      	movs	r2, #4
 800be4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800be4c:	2304      	movs	r3, #4
 800be4e:	e03a      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800be54:	f003 0301 	and.w	r3, r3, #1
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d004      	beq.n	800be66 <SDMMC_GetCmdResp6+0x76>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	2201      	movs	r2, #1
 800be60:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800be62:	2301      	movs	r3, #1
 800be64:	e02f      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800be66:	68f8      	ldr	r0, [r7, #12]
 800be68:	f7ff fbac 	bl	800b5c4 <SDMMC_GetCommandResponse>
 800be6c:	4603      	mov	r3, r0
 800be6e:	461a      	mov	r2, r3
 800be70:	7afb      	ldrb	r3, [r7, #11]
 800be72:	4293      	cmp	r3, r2
 800be74:	d001      	beq.n	800be7a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800be76:	2301      	movs	r3, #1
 800be78:	e025      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	22c5      	movs	r2, #197	; 0xc5
 800be7e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800be80:	2100      	movs	r1, #0
 800be82:	68f8      	ldr	r0, [r7, #12]
 800be84:	f7ff fbab 	bl	800b5de <SDMMC_GetResponse>
 800be88:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800be90:	2b00      	cmp	r3, #0
 800be92:	d106      	bne.n	800bea2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	0c1b      	lsrs	r3, r3, #16
 800be98:	b29a      	uxth	r2, r3
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800be9e:	2300      	movs	r3, #0
 800bea0:	e011      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d002      	beq.n	800beb2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800beac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800beb0:	e009      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800beb2:	693b      	ldr	r3, [r7, #16]
 800beb4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d002      	beq.n	800bec2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800bebc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bec0:	e001      	b.n	800bec6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800bec2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800bec6:	4618      	mov	r0, r3
 800bec8:	371c      	adds	r7, #28
 800beca:	46bd      	mov	sp, r7
 800becc:	bd90      	pop	{r4, r7, pc}
 800bece:	bf00      	nop
 800bed0:	20000000 	.word	0x20000000
 800bed4:	10624dd3 	.word	0x10624dd3

0800bed8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800bed8:	b490      	push	{r4, r7}
 800beda:	b084      	sub	sp, #16
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800bee0:	4b21      	ldr	r3, [pc, #132]	; (800bf68 <SDMMC_GetCmdResp7+0x90>)
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	4a21      	ldr	r2, [pc, #132]	; (800bf6c <SDMMC_GetCmdResp7+0x94>)
 800bee6:	fba2 2303 	umull	r2, r3, r2, r3
 800beea:	0a5b      	lsrs	r3, r3, #9
 800beec:	f241 3288 	movw	r2, #5000	; 0x1388
 800bef0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800bef4:	4623      	mov	r3, r4
 800bef6:	1e5c      	subs	r4, r3, #1
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d102      	bne.n	800bf02 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800befc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800bf00:	e02c      	b.n	800bf5c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDMMCx->STA;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf06:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d0f0      	beq.n	800bef4 <SDMMC_GetCmdResp7+0x1c>
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d1eb      	bne.n	800bef4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf20:	f003 0304 	and.w	r3, r3, #4
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d004      	beq.n	800bf32 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2204      	movs	r2, #4
 800bf2c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800bf2e:	2304      	movs	r3, #4
 800bf30:	e014      	b.n	800bf5c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf36:	f003 0301 	and.w	r3, r3, #1
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	d004      	beq.n	800bf48 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2201      	movs	r2, #1
 800bf42:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800bf44:	2301      	movs	r3, #1
 800bf46:	e009      	b.n	800bf5c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bf4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d002      	beq.n	800bf5a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	2240      	movs	r2, #64	; 0x40
 800bf58:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800bf5a:	2300      	movs	r3, #0
  
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	3710      	adds	r7, #16
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bc90      	pop	{r4, r7}
 800bf64:	4770      	bx	lr
 800bf66:	bf00      	nop
 800bf68:	20000000 	.word	0x20000000
 800bf6c:	10624dd3 	.word	0x10624dd3

0800bf70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bf70:	b084      	sub	sp, #16
 800bf72:	b580      	push	{r7, lr}
 800bf74:	b084      	sub	sp, #16
 800bf76:	af00      	add	r7, sp, #0
 800bf78:	6078      	str	r0, [r7, #4]
 800bf7a:	f107 001c 	add.w	r0, r7, #28
 800bf7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bf82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf84:	2b01      	cmp	r3, #1
 800bf86:	d120      	bne.n	800bfca <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf8c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	68da      	ldr	r2, [r3, #12]
 800bf98:	4b20      	ldr	r3, [pc, #128]	; (800c01c <USB_CoreInit+0xac>)
 800bf9a:	4013      	ands	r3, r2
 800bf9c:	687a      	ldr	r2, [r7, #4]
 800bf9e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	68db      	ldr	r3, [r3, #12]
 800bfa4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bfac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d105      	bne.n	800bfbe <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	68db      	ldr	r3, [r3, #12]
 800bfb6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f001 fac4 	bl	800d54c <USB_CoreReset>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	73fb      	strb	r3, [r7, #15]
 800bfc8:	e010      	b.n	800bfec <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800bfd6:	6878      	ldr	r0, [r7, #4]
 800bfd8:	f001 fab8 	bl	800d54c <USB_CoreReset>
 800bfdc:	4603      	mov	r3, r0
 800bfde:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfe4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800bfec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bfee:	2b01      	cmp	r3, #1
 800bff0:	d10b      	bne.n	800c00a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	689b      	ldr	r3, [r3, #8]
 800bff6:	f043 0206 	orr.w	r2, r3, #6
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	689b      	ldr	r3, [r3, #8]
 800c002:	f043 0220 	orr.w	r2, r3, #32
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c00a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	3710      	adds	r7, #16
 800c010:	46bd      	mov	sp, r7
 800c012:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c016:	b004      	add	sp, #16
 800c018:	4770      	bx	lr
 800c01a:	bf00      	nop
 800c01c:	ffbdffbf 	.word	0xffbdffbf

0800c020 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800c020:	b480      	push	{r7}
 800c022:	b087      	sub	sp, #28
 800c024:	af00      	add	r7, sp, #0
 800c026:	60f8      	str	r0, [r7, #12]
 800c028:	60b9      	str	r1, [r7, #8]
 800c02a:	4613      	mov	r3, r2
 800c02c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800c02e:	79fb      	ldrb	r3, [r7, #7]
 800c030:	2b02      	cmp	r3, #2
 800c032:	d165      	bne.n	800c100 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800c034:	68bb      	ldr	r3, [r7, #8]
 800c036:	4a41      	ldr	r2, [pc, #260]	; (800c13c <USB_SetTurnaroundTime+0x11c>)
 800c038:	4293      	cmp	r3, r2
 800c03a:	d906      	bls.n	800c04a <USB_SetTurnaroundTime+0x2a>
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	4a40      	ldr	r2, [pc, #256]	; (800c140 <USB_SetTurnaroundTime+0x120>)
 800c040:	4293      	cmp	r3, r2
 800c042:	d802      	bhi.n	800c04a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800c044:	230f      	movs	r3, #15
 800c046:	617b      	str	r3, [r7, #20]
 800c048:	e062      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800c04a:	68bb      	ldr	r3, [r7, #8]
 800c04c:	4a3c      	ldr	r2, [pc, #240]	; (800c140 <USB_SetTurnaroundTime+0x120>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d906      	bls.n	800c060 <USB_SetTurnaroundTime+0x40>
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	4a3b      	ldr	r2, [pc, #236]	; (800c144 <USB_SetTurnaroundTime+0x124>)
 800c056:	4293      	cmp	r3, r2
 800c058:	d802      	bhi.n	800c060 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800c05a:	230e      	movs	r3, #14
 800c05c:	617b      	str	r3, [r7, #20]
 800c05e:	e057      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800c060:	68bb      	ldr	r3, [r7, #8]
 800c062:	4a38      	ldr	r2, [pc, #224]	; (800c144 <USB_SetTurnaroundTime+0x124>)
 800c064:	4293      	cmp	r3, r2
 800c066:	d906      	bls.n	800c076 <USB_SetTurnaroundTime+0x56>
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	4a37      	ldr	r2, [pc, #220]	; (800c148 <USB_SetTurnaroundTime+0x128>)
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d802      	bhi.n	800c076 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800c070:	230d      	movs	r3, #13
 800c072:	617b      	str	r3, [r7, #20]
 800c074:	e04c      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800c076:	68bb      	ldr	r3, [r7, #8]
 800c078:	4a33      	ldr	r2, [pc, #204]	; (800c148 <USB_SetTurnaroundTime+0x128>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d906      	bls.n	800c08c <USB_SetTurnaroundTime+0x6c>
 800c07e:	68bb      	ldr	r3, [r7, #8]
 800c080:	4a32      	ldr	r2, [pc, #200]	; (800c14c <USB_SetTurnaroundTime+0x12c>)
 800c082:	4293      	cmp	r3, r2
 800c084:	d802      	bhi.n	800c08c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800c086:	230c      	movs	r3, #12
 800c088:	617b      	str	r3, [r7, #20]
 800c08a:	e041      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800c08c:	68bb      	ldr	r3, [r7, #8]
 800c08e:	4a2f      	ldr	r2, [pc, #188]	; (800c14c <USB_SetTurnaroundTime+0x12c>)
 800c090:	4293      	cmp	r3, r2
 800c092:	d906      	bls.n	800c0a2 <USB_SetTurnaroundTime+0x82>
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	4a2e      	ldr	r2, [pc, #184]	; (800c150 <USB_SetTurnaroundTime+0x130>)
 800c098:	4293      	cmp	r3, r2
 800c09a:	d802      	bhi.n	800c0a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800c09c:	230b      	movs	r3, #11
 800c09e:	617b      	str	r3, [r7, #20]
 800c0a0:	e036      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800c0a2:	68bb      	ldr	r3, [r7, #8]
 800c0a4:	4a2a      	ldr	r2, [pc, #168]	; (800c150 <USB_SetTurnaroundTime+0x130>)
 800c0a6:	4293      	cmp	r3, r2
 800c0a8:	d906      	bls.n	800c0b8 <USB_SetTurnaroundTime+0x98>
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	4a29      	ldr	r2, [pc, #164]	; (800c154 <USB_SetTurnaroundTime+0x134>)
 800c0ae:	4293      	cmp	r3, r2
 800c0b0:	d802      	bhi.n	800c0b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800c0b2:	230a      	movs	r3, #10
 800c0b4:	617b      	str	r3, [r7, #20]
 800c0b6:	e02b      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	4a26      	ldr	r2, [pc, #152]	; (800c154 <USB_SetTurnaroundTime+0x134>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d906      	bls.n	800c0ce <USB_SetTurnaroundTime+0xae>
 800c0c0:	68bb      	ldr	r3, [r7, #8]
 800c0c2:	4a25      	ldr	r2, [pc, #148]	; (800c158 <USB_SetTurnaroundTime+0x138>)
 800c0c4:	4293      	cmp	r3, r2
 800c0c6:	d802      	bhi.n	800c0ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800c0c8:	2309      	movs	r3, #9
 800c0ca:	617b      	str	r3, [r7, #20]
 800c0cc:	e020      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	4a21      	ldr	r2, [pc, #132]	; (800c158 <USB_SetTurnaroundTime+0x138>)
 800c0d2:	4293      	cmp	r3, r2
 800c0d4:	d906      	bls.n	800c0e4 <USB_SetTurnaroundTime+0xc4>
 800c0d6:	68bb      	ldr	r3, [r7, #8]
 800c0d8:	4a20      	ldr	r2, [pc, #128]	; (800c15c <USB_SetTurnaroundTime+0x13c>)
 800c0da:	4293      	cmp	r3, r2
 800c0dc:	d802      	bhi.n	800c0e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800c0de:	2308      	movs	r3, #8
 800c0e0:	617b      	str	r3, [r7, #20]
 800c0e2:	e015      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	4a1d      	ldr	r2, [pc, #116]	; (800c15c <USB_SetTurnaroundTime+0x13c>)
 800c0e8:	4293      	cmp	r3, r2
 800c0ea:	d906      	bls.n	800c0fa <USB_SetTurnaroundTime+0xda>
 800c0ec:	68bb      	ldr	r3, [r7, #8]
 800c0ee:	4a1c      	ldr	r2, [pc, #112]	; (800c160 <USB_SetTurnaroundTime+0x140>)
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d802      	bhi.n	800c0fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800c0f4:	2307      	movs	r3, #7
 800c0f6:	617b      	str	r3, [r7, #20]
 800c0f8:	e00a      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800c0fa:	2306      	movs	r3, #6
 800c0fc:	617b      	str	r3, [r7, #20]
 800c0fe:	e007      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800c100:	79fb      	ldrb	r3, [r7, #7]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d102      	bne.n	800c10c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800c106:	2309      	movs	r3, #9
 800c108:	617b      	str	r3, [r7, #20]
 800c10a:	e001      	b.n	800c110 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800c10c:	2309      	movs	r3, #9
 800c10e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	68db      	ldr	r3, [r3, #12]
 800c114:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800c118:	68fb      	ldr	r3, [r7, #12]
 800c11a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	68da      	ldr	r2, [r3, #12]
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	029b      	lsls	r3, r3, #10
 800c124:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800c128:	431a      	orrs	r2, r3
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c12e:	2300      	movs	r3, #0
}
 800c130:	4618      	mov	r0, r3
 800c132:	371c      	adds	r7, #28
 800c134:	46bd      	mov	sp, r7
 800c136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13a:	4770      	bx	lr
 800c13c:	00d8acbf 	.word	0x00d8acbf
 800c140:	00e4e1bf 	.word	0x00e4e1bf
 800c144:	00f423ff 	.word	0x00f423ff
 800c148:	0106737f 	.word	0x0106737f
 800c14c:	011a499f 	.word	0x011a499f
 800c150:	01312cff 	.word	0x01312cff
 800c154:	014ca43f 	.word	0x014ca43f
 800c158:	016e35ff 	.word	0x016e35ff
 800c15c:	01a6ab1f 	.word	0x01a6ab1f
 800c160:	01e847ff 	.word	0x01e847ff

0800c164 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c164:	b480      	push	{r7}
 800c166:	b083      	sub	sp, #12
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	689b      	ldr	r3, [r3, #8]
 800c170:	f043 0201 	orr.w	r2, r3, #1
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c178:	2300      	movs	r3, #0
}
 800c17a:	4618      	mov	r0, r3
 800c17c:	370c      	adds	r7, #12
 800c17e:	46bd      	mov	sp, r7
 800c180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c184:	4770      	bx	lr

0800c186 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c186:	b480      	push	{r7}
 800c188:	b083      	sub	sp, #12
 800c18a:	af00      	add	r7, sp, #0
 800c18c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	689b      	ldr	r3, [r3, #8]
 800c192:	f023 0201 	bic.w	r2, r3, #1
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c19a:	2300      	movs	r3, #0
}
 800c19c:	4618      	mov	r0, r3
 800c19e:	370c      	adds	r7, #12
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr

0800c1a8 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c1a8:	b580      	push	{r7, lr}
 800c1aa:	b082      	sub	sp, #8
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	6078      	str	r0, [r7, #4]
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	68db      	ldr	r3, [r3, #12]
 800c1b8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c1c0:	78fb      	ldrb	r3, [r7, #3]
 800c1c2:	2b01      	cmp	r3, #1
 800c1c4:	d106      	bne.n	800c1d4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	68db      	ldr	r3, [r3, #12]
 800c1ca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	60da      	str	r2, [r3, #12]
 800c1d2:	e00b      	b.n	800c1ec <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800c1d4:	78fb      	ldrb	r3, [r7, #3]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d106      	bne.n	800c1e8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	68db      	ldr	r3, [r3, #12]
 800c1de:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	60da      	str	r2, [r3, #12]
 800c1e6:	e001      	b.n	800c1ec <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	e003      	b.n	800c1f4 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800c1ec:	2032      	movs	r0, #50	; 0x32
 800c1ee:	f7f8 fe75 	bl	8004edc <HAL_Delay>

  return HAL_OK;
 800c1f2:	2300      	movs	r3, #0
}
 800c1f4:	4618      	mov	r0, r3
 800c1f6:	3708      	adds	r7, #8
 800c1f8:	46bd      	mov	sp, r7
 800c1fa:	bd80      	pop	{r7, pc}

0800c1fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c1fc:	b084      	sub	sp, #16
 800c1fe:	b580      	push	{r7, lr}
 800c200:	b086      	sub	sp, #24
 800c202:	af00      	add	r7, sp, #0
 800c204:	6078      	str	r0, [r7, #4]
 800c206:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c20a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c20e:	2300      	movs	r3, #0
 800c210:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800c216:	2300      	movs	r3, #0
 800c218:	613b      	str	r3, [r7, #16]
 800c21a:	e009      	b.n	800c230 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800c21c:	687a      	ldr	r2, [r7, #4]
 800c21e:	693b      	ldr	r3, [r7, #16]
 800c220:	3340      	adds	r3, #64	; 0x40
 800c222:	009b      	lsls	r3, r3, #2
 800c224:	4413      	add	r3, r2
 800c226:	2200      	movs	r2, #0
 800c228:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	3301      	adds	r3, #1
 800c22e:	613b      	str	r3, [r7, #16]
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	2b0e      	cmp	r3, #14
 800c234:	d9f2      	bls.n	800c21c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800c236:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d11c      	bne.n	800c276 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c23c:	68fb      	ldr	r3, [r7, #12]
 800c23e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c242:	685b      	ldr	r3, [r3, #4]
 800c244:	68fa      	ldr	r2, [r7, #12]
 800c246:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c24a:	f043 0302 	orr.w	r3, r3, #2
 800c24e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c254:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	601a      	str	r2, [r3, #0]
 800c274:	e005      	b.n	800c282 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c27a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c288:	461a      	mov	r2, r3
 800c28a:	2300      	movs	r3, #0
 800c28c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c294:	4619      	mov	r1, r3
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c29c:	461a      	mov	r2, r3
 800c29e:	680b      	ldr	r3, [r1, #0]
 800c2a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c2a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	d10c      	bne.n	800c2c2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c2a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d104      	bne.n	800c2b8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c2ae:	2100      	movs	r1, #0
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f000 f959 	bl	800c568 <USB_SetDevSpeed>
 800c2b6:	e018      	b.n	800c2ea <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c2b8:	2101      	movs	r1, #1
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f000 f954 	bl	800c568 <USB_SetDevSpeed>
 800c2c0:	e013      	b.n	800c2ea <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800c2c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2c4:	2b03      	cmp	r3, #3
 800c2c6:	d10c      	bne.n	800c2e2 <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800c2c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d104      	bne.n	800c2d8 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800c2ce:	2100      	movs	r1, #0
 800c2d0:	6878      	ldr	r0, [r7, #4]
 800c2d2:	f000 f949 	bl	800c568 <USB_SetDevSpeed>
 800c2d6:	e008      	b.n	800c2ea <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800c2d8:	2101      	movs	r1, #1
 800c2da:	6878      	ldr	r0, [r7, #4]
 800c2dc:	f000 f944 	bl	800c568 <USB_SetDevSpeed>
 800c2e0:	e003      	b.n	800c2ea <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800c2e2:	2103      	movs	r1, #3
 800c2e4:	6878      	ldr	r0, [r7, #4]
 800c2e6:	f000 f93f 	bl	800c568 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c2ea:	2110      	movs	r1, #16
 800c2ec:	6878      	ldr	r0, [r7, #4]
 800c2ee:	f000 f8f3 	bl	800c4d8 <USB_FlushTxFifo>
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d001      	beq.n	800c2fc <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c2fc:	6878      	ldr	r0, [r7, #4]
 800c2fe:	f000 f911 	bl	800c524 <USB_FlushRxFifo>
 800c302:	4603      	mov	r3, r0
 800c304:	2b00      	cmp	r3, #0
 800c306:	d001      	beq.n	800c30c <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800c308:	2301      	movs	r3, #1
 800c30a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c312:	461a      	mov	r2, r3
 800c314:	2300      	movs	r3, #0
 800c316:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c31e:	461a      	mov	r2, r3
 800c320:	2300      	movs	r3, #0
 800c322:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c32a:	461a      	mov	r2, r3
 800c32c:	2300      	movs	r3, #0
 800c32e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c330:	2300      	movs	r3, #0
 800c332:	613b      	str	r3, [r7, #16]
 800c334:	e043      	b.n	800c3be <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c336:	693b      	ldr	r3, [r7, #16]
 800c338:	015a      	lsls	r2, r3, #5
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	4413      	add	r3, r2
 800c33e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c348:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c34c:	d118      	bne.n	800c380 <USB_DevInit+0x184>
    {
      if (i == 0U)
 800c34e:	693b      	ldr	r3, [r7, #16]
 800c350:	2b00      	cmp	r3, #0
 800c352:	d10a      	bne.n	800c36a <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	015a      	lsls	r2, r3, #5
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	4413      	add	r3, r2
 800c35c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c360:	461a      	mov	r2, r3
 800c362:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c366:	6013      	str	r3, [r2, #0]
 800c368:	e013      	b.n	800c392 <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800c36a:	693b      	ldr	r3, [r7, #16]
 800c36c:	015a      	lsls	r2, r3, #5
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	4413      	add	r3, r2
 800c372:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c376:	461a      	mov	r2, r3
 800c378:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c37c:	6013      	str	r3, [r2, #0]
 800c37e:	e008      	b.n	800c392 <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800c380:	693b      	ldr	r3, [r7, #16]
 800c382:	015a      	lsls	r2, r3, #5
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	4413      	add	r3, r2
 800c388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c38c:	461a      	mov	r2, r3
 800c38e:	2300      	movs	r3, #0
 800c390:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800c392:	693b      	ldr	r3, [r7, #16]
 800c394:	015a      	lsls	r2, r3, #5
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	4413      	add	r3, r2
 800c39a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c39e:	461a      	mov	r2, r3
 800c3a0:	2300      	movs	r3, #0
 800c3a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800c3a4:	693b      	ldr	r3, [r7, #16]
 800c3a6:	015a      	lsls	r2, r3, #5
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	4413      	add	r3, r2
 800c3ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3b0:	461a      	mov	r2, r3
 800c3b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c3b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c3b8:	693b      	ldr	r3, [r7, #16]
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	613b      	str	r3, [r7, #16]
 800c3be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c3c0:	693a      	ldr	r2, [r7, #16]
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d3b7      	bcc.n	800c336 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c3c6:	2300      	movs	r3, #0
 800c3c8:	613b      	str	r3, [r7, #16]
 800c3ca:	e043      	b.n	800c454 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	015a      	lsls	r2, r3, #5
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c3de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c3e2:	d118      	bne.n	800c416 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d10a      	bne.n	800c400 <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	015a      	lsls	r2, r3, #5
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	4413      	add	r3, r2
 800c3f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c3f6:	461a      	mov	r2, r3
 800c3f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c3fc:	6013      	str	r3, [r2, #0]
 800c3fe:	e013      	b.n	800c428 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	015a      	lsls	r2, r3, #5
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	4413      	add	r3, r2
 800c408:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c40c:	461a      	mov	r2, r3
 800c40e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800c412:	6013      	str	r3, [r2, #0]
 800c414:	e008      	b.n	800c428 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	015a      	lsls	r2, r3, #5
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	4413      	add	r3, r2
 800c41e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c422:	461a      	mov	r2, r3
 800c424:	2300      	movs	r3, #0
 800c426:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800c428:	693b      	ldr	r3, [r7, #16]
 800c42a:	015a      	lsls	r2, r3, #5
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	4413      	add	r3, r2
 800c430:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c434:	461a      	mov	r2, r3
 800c436:	2300      	movs	r3, #0
 800c438:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	015a      	lsls	r2, r3, #5
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	4413      	add	r3, r2
 800c442:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c446:	461a      	mov	r2, r3
 800c448:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800c44c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800c44e:	693b      	ldr	r3, [r7, #16]
 800c450:	3301      	adds	r3, #1
 800c452:	613b      	str	r3, [r7, #16]
 800c454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c456:	693a      	ldr	r2, [r7, #16]
 800c458:	429a      	cmp	r2, r3
 800c45a:	d3b7      	bcc.n	800c3cc <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c462:	691b      	ldr	r3, [r3, #16]
 800c464:	68fa      	ldr	r2, [r7, #12]
 800c466:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c46a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c46e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	2200      	movs	r2, #0
 800c474:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800c47c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c480:	2b00      	cmp	r3, #0
 800c482:	d105      	bne.n	800c490 <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	699b      	ldr	r3, [r3, #24]
 800c488:	f043 0210 	orr.w	r2, r3, #16
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	699a      	ldr	r2, [r3, #24]
 800c494:	4b0e      	ldr	r3, [pc, #56]	; (800c4d0 <USB_DevInit+0x2d4>)
 800c496:	4313      	orrs	r3, r2
 800c498:	687a      	ldr	r2, [r7, #4]
 800c49a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800c49c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d005      	beq.n	800c4ae <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	699b      	ldr	r3, [r3, #24]
 800c4a6:	f043 0208 	orr.w	r2, r3, #8
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800c4ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c4b0:	2b01      	cmp	r3, #1
 800c4b2:	d105      	bne.n	800c4c0 <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	699a      	ldr	r2, [r3, #24]
 800c4b8:	4b06      	ldr	r3, [pc, #24]	; (800c4d4 <USB_DevInit+0x2d8>)
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	687a      	ldr	r2, [r7, #4]
 800c4be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800c4c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4c2:	4618      	mov	r0, r3
 800c4c4:	3718      	adds	r7, #24
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c4cc:	b004      	add	sp, #16
 800c4ce:	4770      	bx	lr
 800c4d0:	803c3800 	.word	0x803c3800
 800c4d4:	40000004 	.word	0x40000004

0800c4d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c4d8:	b480      	push	{r7}
 800c4da:	b085      	sub	sp, #20
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	6078      	str	r0, [r7, #4]
 800c4e0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800c4e2:	2300      	movs	r3, #0
 800c4e4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	019b      	lsls	r3, r3, #6
 800c4ea:	f043 0220 	orr.w	r2, r3, #32
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	3301      	adds	r3, #1
 800c4f6:	60fb      	str	r3, [r7, #12]
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	4a09      	ldr	r2, [pc, #36]	; (800c520 <USB_FlushTxFifo+0x48>)
 800c4fc:	4293      	cmp	r3, r2
 800c4fe:	d901      	bls.n	800c504 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800c500:	2303      	movs	r3, #3
 800c502:	e006      	b.n	800c512 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	691b      	ldr	r3, [r3, #16]
 800c508:	f003 0320 	and.w	r3, r3, #32
 800c50c:	2b20      	cmp	r3, #32
 800c50e:	d0f0      	beq.n	800c4f2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800c510:	2300      	movs	r3, #0
}
 800c512:	4618      	mov	r0, r3
 800c514:	3714      	adds	r7, #20
 800c516:	46bd      	mov	sp, r7
 800c518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51c:	4770      	bx	lr
 800c51e:	bf00      	nop
 800c520:	00030d40 	.word	0x00030d40

0800c524 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c524:	b480      	push	{r7}
 800c526:	b085      	sub	sp, #20
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800c52c:	2300      	movs	r3, #0
 800c52e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	2210      	movs	r2, #16
 800c534:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	3301      	adds	r3, #1
 800c53a:	60fb      	str	r3, [r7, #12]
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	4a09      	ldr	r2, [pc, #36]	; (800c564 <USB_FlushRxFifo+0x40>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d901      	bls.n	800c548 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800c544:	2303      	movs	r3, #3
 800c546:	e006      	b.n	800c556 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	691b      	ldr	r3, [r3, #16]
 800c54c:	f003 0310 	and.w	r3, r3, #16
 800c550:	2b10      	cmp	r3, #16
 800c552:	d0f0      	beq.n	800c536 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800c554:	2300      	movs	r3, #0
}
 800c556:	4618      	mov	r0, r3
 800c558:	3714      	adds	r7, #20
 800c55a:	46bd      	mov	sp, r7
 800c55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c560:	4770      	bx	lr
 800c562:	bf00      	nop
 800c564:	00030d40 	.word	0x00030d40

0800c568 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
 800c56e:	6078      	str	r0, [r7, #4]
 800c570:	460b      	mov	r3, r1
 800c572:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	78fb      	ldrb	r3, [r7, #3]
 800c582:	68f9      	ldr	r1, [r7, #12]
 800c584:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c588:	4313      	orrs	r3, r2
 800c58a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3714      	adds	r7, #20
 800c592:	46bd      	mov	sp, r7
 800c594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c598:	4770      	bx	lr

0800c59a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c59a:	b480      	push	{r7}
 800c59c:	b087      	sub	sp, #28
 800c59e:	af00      	add	r7, sp, #0
 800c5a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c5a6:	693b      	ldr	r3, [r7, #16]
 800c5a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c5ac:	689b      	ldr	r3, [r3, #8]
 800c5ae:	f003 0306 	and.w	r3, r3, #6
 800c5b2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	d102      	bne.n	800c5c0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	75fb      	strb	r3, [r7, #23]
 800c5be:	e00a      	b.n	800c5d6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	2b02      	cmp	r3, #2
 800c5c4:	d002      	beq.n	800c5cc <USB_GetDevSpeed+0x32>
 800c5c6:	68fb      	ldr	r3, [r7, #12]
 800c5c8:	2b06      	cmp	r3, #6
 800c5ca:	d102      	bne.n	800c5d2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c5cc:	2302      	movs	r3, #2
 800c5ce:	75fb      	strb	r3, [r7, #23]
 800c5d0:	e001      	b.n	800c5d6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c5d2:	230f      	movs	r3, #15
 800c5d4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c5d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c5d8:	4618      	mov	r0, r3
 800c5da:	371c      	adds	r7, #28
 800c5dc:	46bd      	mov	sp, r7
 800c5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e2:	4770      	bx	lr

0800c5e4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c5e4:	b480      	push	{r7}
 800c5e6:	b085      	sub	sp, #20
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
 800c5ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	781b      	ldrb	r3, [r3, #0]
 800c5f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c5f8:	683b      	ldr	r3, [r7, #0]
 800c5fa:	785b      	ldrb	r3, [r3, #1]
 800c5fc:	2b01      	cmp	r3, #1
 800c5fe:	d139      	bne.n	800c674 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c606:	69da      	ldr	r2, [r3, #28]
 800c608:	683b      	ldr	r3, [r7, #0]
 800c60a:	781b      	ldrb	r3, [r3, #0]
 800c60c:	f003 030f 	and.w	r3, r3, #15
 800c610:	2101      	movs	r1, #1
 800c612:	fa01 f303 	lsl.w	r3, r1, r3
 800c616:	b29b      	uxth	r3, r3
 800c618:	68f9      	ldr	r1, [r7, #12]
 800c61a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c61e:	4313      	orrs	r3, r2
 800c620:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	015a      	lsls	r2, r3, #5
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	4413      	add	r3, r2
 800c62a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c634:	2b00      	cmp	r3, #0
 800c636:	d153      	bne.n	800c6e0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c638:	68bb      	ldr	r3, [r7, #8]
 800c63a:	015a      	lsls	r2, r3, #5
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	4413      	add	r3, r2
 800c640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c644:	681a      	ldr	r2, [r3, #0]
 800c646:	683b      	ldr	r3, [r7, #0]
 800c648:	689b      	ldr	r3, [r3, #8]
 800c64a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c64e:	683b      	ldr	r3, [r7, #0]
 800c650:	78db      	ldrb	r3, [r3, #3]
 800c652:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c654:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c656:	68bb      	ldr	r3, [r7, #8]
 800c658:	059b      	lsls	r3, r3, #22
 800c65a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c65c:	431a      	orrs	r2, r3
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	0159      	lsls	r1, r3, #5
 800c662:	68fb      	ldr	r3, [r7, #12]
 800c664:	440b      	add	r3, r1
 800c666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c66a:	4619      	mov	r1, r3
 800c66c:	4b20      	ldr	r3, [pc, #128]	; (800c6f0 <USB_ActivateEndpoint+0x10c>)
 800c66e:	4313      	orrs	r3, r2
 800c670:	600b      	str	r3, [r1, #0]
 800c672:	e035      	b.n	800c6e0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c674:	68fb      	ldr	r3, [r7, #12]
 800c676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c67a:	69da      	ldr	r2, [r3, #28]
 800c67c:	683b      	ldr	r3, [r7, #0]
 800c67e:	781b      	ldrb	r3, [r3, #0]
 800c680:	f003 030f 	and.w	r3, r3, #15
 800c684:	2101      	movs	r1, #1
 800c686:	fa01 f303 	lsl.w	r3, r1, r3
 800c68a:	041b      	lsls	r3, r3, #16
 800c68c:	68f9      	ldr	r1, [r7, #12]
 800c68e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c692:	4313      	orrs	r3, r2
 800c694:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c696:	68bb      	ldr	r3, [r7, #8]
 800c698:	015a      	lsls	r2, r3, #5
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	4413      	add	r3, r2
 800c69e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d119      	bne.n	800c6e0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c6ac:	68bb      	ldr	r3, [r7, #8]
 800c6ae:	015a      	lsls	r2, r3, #5
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	4413      	add	r3, r2
 800c6b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6b8:	681a      	ldr	r2, [r3, #0]
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	689b      	ldr	r3, [r3, #8]
 800c6be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	78db      	ldrb	r3, [r3, #3]
 800c6c6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c6c8:	430b      	orrs	r3, r1
 800c6ca:	431a      	orrs	r2, r3
 800c6cc:	68bb      	ldr	r3, [r7, #8]
 800c6ce:	0159      	lsls	r1, r3, #5
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	440b      	add	r3, r1
 800c6d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6d8:	4619      	mov	r1, r3
 800c6da:	4b05      	ldr	r3, [pc, #20]	; (800c6f0 <USB_ActivateEndpoint+0x10c>)
 800c6dc:	4313      	orrs	r3, r2
 800c6de:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c6e0:	2300      	movs	r3, #0
}
 800c6e2:	4618      	mov	r0, r3
 800c6e4:	3714      	adds	r7, #20
 800c6e6:	46bd      	mov	sp, r7
 800c6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ec:	4770      	bx	lr
 800c6ee:	bf00      	nop
 800c6f0:	10008000 	.word	0x10008000

0800c6f4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c6f4:	b480      	push	{r7}
 800c6f6:	b085      	sub	sp, #20
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
 800c6fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c702:	683b      	ldr	r3, [r7, #0]
 800c704:	781b      	ldrb	r3, [r3, #0]
 800c706:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c708:	683b      	ldr	r3, [r7, #0]
 800c70a:	785b      	ldrb	r3, [r3, #1]
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d161      	bne.n	800c7d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	015a      	lsls	r2, r3, #5
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	4413      	add	r3, r2
 800c718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c722:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c726:	d11f      	bne.n	800c768 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c728:	68bb      	ldr	r3, [r7, #8]
 800c72a:	015a      	lsls	r2, r3, #5
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	4413      	add	r3, r2
 800c730:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	68ba      	ldr	r2, [r7, #8]
 800c738:	0151      	lsls	r1, r2, #5
 800c73a:	68fa      	ldr	r2, [r7, #12]
 800c73c:	440a      	add	r2, r1
 800c73e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c742:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c746:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c748:	68bb      	ldr	r3, [r7, #8]
 800c74a:	015a      	lsls	r2, r3, #5
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	4413      	add	r3, r2
 800c750:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	68ba      	ldr	r2, [r7, #8]
 800c758:	0151      	lsls	r1, r2, #5
 800c75a:	68fa      	ldr	r2, [r7, #12]
 800c75c:	440a      	add	r2, r1
 800c75e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c762:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c766:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c76e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	781b      	ldrb	r3, [r3, #0]
 800c774:	f003 030f 	and.w	r3, r3, #15
 800c778:	2101      	movs	r1, #1
 800c77a:	fa01 f303 	lsl.w	r3, r1, r3
 800c77e:	b29b      	uxth	r3, r3
 800c780:	43db      	mvns	r3, r3
 800c782:	68f9      	ldr	r1, [r7, #12]
 800c784:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c788:	4013      	ands	r3, r2
 800c78a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c792:	69da      	ldr	r2, [r3, #28]
 800c794:	683b      	ldr	r3, [r7, #0]
 800c796:	781b      	ldrb	r3, [r3, #0]
 800c798:	f003 030f 	and.w	r3, r3, #15
 800c79c:	2101      	movs	r1, #1
 800c79e:	fa01 f303 	lsl.w	r3, r1, r3
 800c7a2:	b29b      	uxth	r3, r3
 800c7a4:	43db      	mvns	r3, r3
 800c7a6:	68f9      	ldr	r1, [r7, #12]
 800c7a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c7ac:	4013      	ands	r3, r2
 800c7ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c7b0:	68bb      	ldr	r3, [r7, #8]
 800c7b2:	015a      	lsls	r2, r3, #5
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	4413      	add	r3, r2
 800c7b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7bc:	681a      	ldr	r2, [r3, #0]
 800c7be:	68bb      	ldr	r3, [r7, #8]
 800c7c0:	0159      	lsls	r1, r3, #5
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	440b      	add	r3, r1
 800c7c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c7ca:	4619      	mov	r1, r3
 800c7cc:	4b35      	ldr	r3, [pc, #212]	; (800c8a4 <USB_DeactivateEndpoint+0x1b0>)
 800c7ce:	4013      	ands	r3, r2
 800c7d0:	600b      	str	r3, [r1, #0]
 800c7d2:	e060      	b.n	800c896 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	015a      	lsls	r2, r3, #5
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	4413      	add	r3, r2
 800c7dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800c7e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800c7ea:	d11f      	bne.n	800c82c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	015a      	lsls	r2, r3, #5
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	4413      	add	r3, r2
 800c7f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	68ba      	ldr	r2, [r7, #8]
 800c7fc:	0151      	lsls	r1, r2, #5
 800c7fe:	68fa      	ldr	r2, [r7, #12]
 800c800:	440a      	add	r2, r1
 800c802:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c806:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800c80a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	015a      	lsls	r2, r3, #5
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	4413      	add	r3, r2
 800c814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	68ba      	ldr	r2, [r7, #8]
 800c81c:	0151      	lsls	r1, r2, #5
 800c81e:	68fa      	ldr	r2, [r7, #12]
 800c820:	440a      	add	r2, r1
 800c822:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c826:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800c82a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c832:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800c834:	683b      	ldr	r3, [r7, #0]
 800c836:	781b      	ldrb	r3, [r3, #0]
 800c838:	f003 030f 	and.w	r3, r3, #15
 800c83c:	2101      	movs	r1, #1
 800c83e:	fa01 f303 	lsl.w	r3, r1, r3
 800c842:	041b      	lsls	r3, r3, #16
 800c844:	43db      	mvns	r3, r3
 800c846:	68f9      	ldr	r1, [r7, #12]
 800c848:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c84c:	4013      	ands	r3, r2
 800c84e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c856:	69da      	ldr	r2, [r3, #28]
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	781b      	ldrb	r3, [r3, #0]
 800c85c:	f003 030f 	and.w	r3, r3, #15
 800c860:	2101      	movs	r1, #1
 800c862:	fa01 f303 	lsl.w	r3, r1, r3
 800c866:	041b      	lsls	r3, r3, #16
 800c868:	43db      	mvns	r3, r3
 800c86a:	68f9      	ldr	r1, [r7, #12]
 800c86c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c870:	4013      	ands	r3, r2
 800c872:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c874:	68bb      	ldr	r3, [r7, #8]
 800c876:	015a      	lsls	r2, r3, #5
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	4413      	add	r3, r2
 800c87c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	68bb      	ldr	r3, [r7, #8]
 800c884:	0159      	lsls	r1, r3, #5
 800c886:	68fb      	ldr	r3, [r7, #12]
 800c888:	440b      	add	r3, r1
 800c88a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c88e:	4619      	mov	r1, r3
 800c890:	4b05      	ldr	r3, [pc, #20]	; (800c8a8 <USB_DeactivateEndpoint+0x1b4>)
 800c892:	4013      	ands	r3, r2
 800c894:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c896:	2300      	movs	r3, #0
}
 800c898:	4618      	mov	r0, r3
 800c89a:	3714      	adds	r7, #20
 800c89c:	46bd      	mov	sp, r7
 800c89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8a2:	4770      	bx	lr
 800c8a4:	ec337800 	.word	0xec337800
 800c8a8:	eff37800 	.word	0xeff37800

0800c8ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b08a      	sub	sp, #40	; 0x28
 800c8b0:	af02      	add	r7, sp, #8
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	4613      	mov	r3, r2
 800c8b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8ba:	68fb      	ldr	r3, [r7, #12]
 800c8bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	781b      	ldrb	r3, [r3, #0]
 800c8c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c8c4:	68bb      	ldr	r3, [r7, #8]
 800c8c6:	785b      	ldrb	r3, [r3, #1]
 800c8c8:	2b01      	cmp	r3, #1
 800c8ca:	f040 8163 	bne.w	800cb94 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	695b      	ldr	r3, [r3, #20]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d132      	bne.n	800c93c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c8d6:	69bb      	ldr	r3, [r7, #24]
 800c8d8:	015a      	lsls	r2, r3, #5
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	4413      	add	r3, r2
 800c8de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8e2:	691a      	ldr	r2, [r3, #16]
 800c8e4:	69bb      	ldr	r3, [r7, #24]
 800c8e6:	0159      	lsls	r1, r3, #5
 800c8e8:	69fb      	ldr	r3, [r7, #28]
 800c8ea:	440b      	add	r3, r1
 800c8ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c8f0:	4619      	mov	r1, r3
 800c8f2:	4ba5      	ldr	r3, [pc, #660]	; (800cb88 <USB_EPStartXfer+0x2dc>)
 800c8f4:	4013      	ands	r3, r2
 800c8f6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	015a      	lsls	r2, r3, #5
 800c8fc:	69fb      	ldr	r3, [r7, #28]
 800c8fe:	4413      	add	r3, r2
 800c900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	69ba      	ldr	r2, [r7, #24]
 800c908:	0151      	lsls	r1, r2, #5
 800c90a:	69fa      	ldr	r2, [r7, #28]
 800c90c:	440a      	add	r2, r1
 800c90e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c912:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c916:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c918:	69bb      	ldr	r3, [r7, #24]
 800c91a:	015a      	lsls	r2, r3, #5
 800c91c:	69fb      	ldr	r3, [r7, #28]
 800c91e:	4413      	add	r3, r2
 800c920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c924:	691a      	ldr	r2, [r3, #16]
 800c926:	69bb      	ldr	r3, [r7, #24]
 800c928:	0159      	lsls	r1, r3, #5
 800c92a:	69fb      	ldr	r3, [r7, #28]
 800c92c:	440b      	add	r3, r1
 800c92e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c932:	4619      	mov	r1, r3
 800c934:	4b95      	ldr	r3, [pc, #596]	; (800cb8c <USB_EPStartXfer+0x2e0>)
 800c936:	4013      	ands	r3, r2
 800c938:	610b      	str	r3, [r1, #16]
 800c93a:	e074      	b.n	800ca26 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c93c:	69bb      	ldr	r3, [r7, #24]
 800c93e:	015a      	lsls	r2, r3, #5
 800c940:	69fb      	ldr	r3, [r7, #28]
 800c942:	4413      	add	r3, r2
 800c944:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c948:	691a      	ldr	r2, [r3, #16]
 800c94a:	69bb      	ldr	r3, [r7, #24]
 800c94c:	0159      	lsls	r1, r3, #5
 800c94e:	69fb      	ldr	r3, [r7, #28]
 800c950:	440b      	add	r3, r1
 800c952:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c956:	4619      	mov	r1, r3
 800c958:	4b8c      	ldr	r3, [pc, #560]	; (800cb8c <USB_EPStartXfer+0x2e0>)
 800c95a:	4013      	ands	r3, r2
 800c95c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c95e:	69bb      	ldr	r3, [r7, #24]
 800c960:	015a      	lsls	r2, r3, #5
 800c962:	69fb      	ldr	r3, [r7, #28]
 800c964:	4413      	add	r3, r2
 800c966:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c96a:	691a      	ldr	r2, [r3, #16]
 800c96c:	69bb      	ldr	r3, [r7, #24]
 800c96e:	0159      	lsls	r1, r3, #5
 800c970:	69fb      	ldr	r3, [r7, #28]
 800c972:	440b      	add	r3, r1
 800c974:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c978:	4619      	mov	r1, r3
 800c97a:	4b83      	ldr	r3, [pc, #524]	; (800cb88 <USB_EPStartXfer+0x2dc>)
 800c97c:	4013      	ands	r3, r2
 800c97e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800c980:	69bb      	ldr	r3, [r7, #24]
 800c982:	015a      	lsls	r2, r3, #5
 800c984:	69fb      	ldr	r3, [r7, #28]
 800c986:	4413      	add	r3, r2
 800c988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c98c:	691a      	ldr	r2, [r3, #16]
 800c98e:	68bb      	ldr	r3, [r7, #8]
 800c990:	6959      	ldr	r1, [r3, #20]
 800c992:	68bb      	ldr	r3, [r7, #8]
 800c994:	689b      	ldr	r3, [r3, #8]
 800c996:	440b      	add	r3, r1
 800c998:	1e59      	subs	r1, r3, #1
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	689b      	ldr	r3, [r3, #8]
 800c99e:	fbb1 f3f3 	udiv	r3, r1, r3
 800c9a2:	04d9      	lsls	r1, r3, #19
 800c9a4:	4b7a      	ldr	r3, [pc, #488]	; (800cb90 <USB_EPStartXfer+0x2e4>)
 800c9a6:	400b      	ands	r3, r1
 800c9a8:	69b9      	ldr	r1, [r7, #24]
 800c9aa:	0148      	lsls	r0, r1, #5
 800c9ac:	69f9      	ldr	r1, [r7, #28]
 800c9ae:	4401      	add	r1, r0
 800c9b0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c9b4:	4313      	orrs	r3, r2
 800c9b6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c9b8:	69bb      	ldr	r3, [r7, #24]
 800c9ba:	015a      	lsls	r2, r3, #5
 800c9bc:	69fb      	ldr	r3, [r7, #28]
 800c9be:	4413      	add	r3, r2
 800c9c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9c4:	691a      	ldr	r2, [r3, #16]
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	695b      	ldr	r3, [r3, #20]
 800c9ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c9ce:	69b9      	ldr	r1, [r7, #24]
 800c9d0:	0148      	lsls	r0, r1, #5
 800c9d2:	69f9      	ldr	r1, [r7, #28]
 800c9d4:	4401      	add	r1, r0
 800c9d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c9da:	4313      	orrs	r3, r2
 800c9dc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800c9de:	68bb      	ldr	r3, [r7, #8]
 800c9e0:	78db      	ldrb	r3, [r3, #3]
 800c9e2:	2b01      	cmp	r3, #1
 800c9e4:	d11f      	bne.n	800ca26 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c9e6:	69bb      	ldr	r3, [r7, #24]
 800c9e8:	015a      	lsls	r2, r3, #5
 800c9ea:	69fb      	ldr	r3, [r7, #28]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9f2:	691b      	ldr	r3, [r3, #16]
 800c9f4:	69ba      	ldr	r2, [r7, #24]
 800c9f6:	0151      	lsls	r1, r2, #5
 800c9f8:	69fa      	ldr	r2, [r7, #28]
 800c9fa:	440a      	add	r2, r1
 800c9fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca00:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ca04:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ca06:	69bb      	ldr	r3, [r7, #24]
 800ca08:	015a      	lsls	r2, r3, #5
 800ca0a:	69fb      	ldr	r3, [r7, #28]
 800ca0c:	4413      	add	r3, r2
 800ca0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca12:	691b      	ldr	r3, [r3, #16]
 800ca14:	69ba      	ldr	r2, [r7, #24]
 800ca16:	0151      	lsls	r1, r2, #5
 800ca18:	69fa      	ldr	r2, [r7, #28]
 800ca1a:	440a      	add	r2, r1
 800ca1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ca24:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ca26:	79fb      	ldrb	r3, [r7, #7]
 800ca28:	2b01      	cmp	r3, #1
 800ca2a:	d14b      	bne.n	800cac4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ca2c:	68bb      	ldr	r3, [r7, #8]
 800ca2e:	691b      	ldr	r3, [r3, #16]
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d009      	beq.n	800ca48 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ca34:	69bb      	ldr	r3, [r7, #24]
 800ca36:	015a      	lsls	r2, r3, #5
 800ca38:	69fb      	ldr	r3, [r7, #28]
 800ca3a:	4413      	add	r3, r2
 800ca3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca40:	461a      	mov	r2, r3
 800ca42:	68bb      	ldr	r3, [r7, #8]
 800ca44:	691b      	ldr	r3, [r3, #16]
 800ca46:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ca48:	68bb      	ldr	r3, [r7, #8]
 800ca4a:	78db      	ldrb	r3, [r3, #3]
 800ca4c:	2b01      	cmp	r3, #1
 800ca4e:	d128      	bne.n	800caa2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ca50:	69fb      	ldr	r3, [r7, #28]
 800ca52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca56:	689b      	ldr	r3, [r3, #8]
 800ca58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d110      	bne.n	800ca82 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ca60:	69bb      	ldr	r3, [r7, #24]
 800ca62:	015a      	lsls	r2, r3, #5
 800ca64:	69fb      	ldr	r3, [r7, #28]
 800ca66:	4413      	add	r3, r2
 800ca68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	69ba      	ldr	r2, [r7, #24]
 800ca70:	0151      	lsls	r1, r2, #5
 800ca72:	69fa      	ldr	r2, [r7, #28]
 800ca74:	440a      	add	r2, r1
 800ca76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca7a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ca7e:	6013      	str	r3, [r2, #0]
 800ca80:	e00f      	b.n	800caa2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ca82:	69bb      	ldr	r3, [r7, #24]
 800ca84:	015a      	lsls	r2, r3, #5
 800ca86:	69fb      	ldr	r3, [r7, #28]
 800ca88:	4413      	add	r3, r2
 800ca8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	69ba      	ldr	r2, [r7, #24]
 800ca92:	0151      	lsls	r1, r2, #5
 800ca94:	69fa      	ldr	r2, [r7, #28]
 800ca96:	440a      	add	r2, r1
 800ca98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800caa0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800caa2:	69bb      	ldr	r3, [r7, #24]
 800caa4:	015a      	lsls	r2, r3, #5
 800caa6:	69fb      	ldr	r3, [r7, #28]
 800caa8:	4413      	add	r3, r2
 800caaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800caae:	681b      	ldr	r3, [r3, #0]
 800cab0:	69ba      	ldr	r2, [r7, #24]
 800cab2:	0151      	lsls	r1, r2, #5
 800cab4:	69fa      	ldr	r2, [r7, #28]
 800cab6:	440a      	add	r2, r1
 800cab8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cabc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cac0:	6013      	str	r3, [r2, #0]
 800cac2:	e133      	b.n	800cd2c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800cac4:	69bb      	ldr	r3, [r7, #24]
 800cac6:	015a      	lsls	r2, r3, #5
 800cac8:	69fb      	ldr	r3, [r7, #28]
 800caca:	4413      	add	r3, r2
 800cacc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cad0:	681b      	ldr	r3, [r3, #0]
 800cad2:	69ba      	ldr	r2, [r7, #24]
 800cad4:	0151      	lsls	r1, r2, #5
 800cad6:	69fa      	ldr	r2, [r7, #28]
 800cad8:	440a      	add	r2, r1
 800cada:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cade:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cae2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cae4:	68bb      	ldr	r3, [r7, #8]
 800cae6:	78db      	ldrb	r3, [r3, #3]
 800cae8:	2b01      	cmp	r3, #1
 800caea:	d015      	beq.n	800cb18 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800caec:	68bb      	ldr	r3, [r7, #8]
 800caee:	695b      	ldr	r3, [r3, #20]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	f000 811b 	beq.w	800cd2c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800caf6:	69fb      	ldr	r3, [r7, #28]
 800caf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cafc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	781b      	ldrb	r3, [r3, #0]
 800cb02:	f003 030f 	and.w	r3, r3, #15
 800cb06:	2101      	movs	r1, #1
 800cb08:	fa01 f303 	lsl.w	r3, r1, r3
 800cb0c:	69f9      	ldr	r1, [r7, #28]
 800cb0e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cb12:	4313      	orrs	r3, r2
 800cb14:	634b      	str	r3, [r1, #52]	; 0x34
 800cb16:	e109      	b.n	800cd2c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cb18:	69fb      	ldr	r3, [r7, #28]
 800cb1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cb1e:	689b      	ldr	r3, [r3, #8]
 800cb20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d110      	bne.n	800cb4a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	015a      	lsls	r2, r3, #5
 800cb2c:	69fb      	ldr	r3, [r7, #28]
 800cb2e:	4413      	add	r3, r2
 800cb30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	69ba      	ldr	r2, [r7, #24]
 800cb38:	0151      	lsls	r1, r2, #5
 800cb3a:	69fa      	ldr	r2, [r7, #28]
 800cb3c:	440a      	add	r2, r1
 800cb3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb42:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cb46:	6013      	str	r3, [r2, #0]
 800cb48:	e00f      	b.n	800cb6a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800cb4a:	69bb      	ldr	r3, [r7, #24]
 800cb4c:	015a      	lsls	r2, r3, #5
 800cb4e:	69fb      	ldr	r3, [r7, #28]
 800cb50:	4413      	add	r3, r2
 800cb52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	69ba      	ldr	r2, [r7, #24]
 800cb5a:	0151      	lsls	r1, r2, #5
 800cb5c:	69fa      	ldr	r2, [r7, #28]
 800cb5e:	440a      	add	r2, r1
 800cb60:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cb64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cb68:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800cb6a:	68bb      	ldr	r3, [r7, #8]
 800cb6c:	68d9      	ldr	r1, [r3, #12]
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	781a      	ldrb	r2, [r3, #0]
 800cb72:	68bb      	ldr	r3, [r7, #8]
 800cb74:	695b      	ldr	r3, [r3, #20]
 800cb76:	b298      	uxth	r0, r3
 800cb78:	79fb      	ldrb	r3, [r7, #7]
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	68f8      	ldr	r0, [r7, #12]
 800cb80:	f000 fa38 	bl	800cff4 <USB_WritePacket>
 800cb84:	e0d2      	b.n	800cd2c <USB_EPStartXfer+0x480>
 800cb86:	bf00      	nop
 800cb88:	e007ffff 	.word	0xe007ffff
 800cb8c:	fff80000 	.word	0xfff80000
 800cb90:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cb94:	69bb      	ldr	r3, [r7, #24]
 800cb96:	015a      	lsls	r2, r3, #5
 800cb98:	69fb      	ldr	r3, [r7, #28]
 800cb9a:	4413      	add	r3, r2
 800cb9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cba0:	691a      	ldr	r2, [r3, #16]
 800cba2:	69bb      	ldr	r3, [r7, #24]
 800cba4:	0159      	lsls	r1, r3, #5
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	440b      	add	r3, r1
 800cbaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbae:	4619      	mov	r1, r3
 800cbb0:	4b61      	ldr	r3, [pc, #388]	; (800cd38 <USB_EPStartXfer+0x48c>)
 800cbb2:	4013      	ands	r3, r2
 800cbb4:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cbb6:	69bb      	ldr	r3, [r7, #24]
 800cbb8:	015a      	lsls	r2, r3, #5
 800cbba:	69fb      	ldr	r3, [r7, #28]
 800cbbc:	4413      	add	r3, r2
 800cbbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbc2:	691a      	ldr	r2, [r3, #16]
 800cbc4:	69bb      	ldr	r3, [r7, #24]
 800cbc6:	0159      	lsls	r1, r3, #5
 800cbc8:	69fb      	ldr	r3, [r7, #28]
 800cbca:	440b      	add	r3, r1
 800cbcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbd0:	4619      	mov	r1, r3
 800cbd2:	4b5a      	ldr	r3, [pc, #360]	; (800cd3c <USB_EPStartXfer+0x490>)
 800cbd4:	4013      	ands	r3, r2
 800cbd6:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	695b      	ldr	r3, [r3, #20]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d123      	bne.n	800cc28 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800cbe0:	69bb      	ldr	r3, [r7, #24]
 800cbe2:	015a      	lsls	r2, r3, #5
 800cbe4:	69fb      	ldr	r3, [r7, #28]
 800cbe6:	4413      	add	r3, r2
 800cbe8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cbec:	691a      	ldr	r2, [r3, #16]
 800cbee:	68bb      	ldr	r3, [r7, #8]
 800cbf0:	689b      	ldr	r3, [r3, #8]
 800cbf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cbf6:	69b9      	ldr	r1, [r7, #24]
 800cbf8:	0148      	lsls	r0, r1, #5
 800cbfa:	69f9      	ldr	r1, [r7, #28]
 800cbfc:	4401      	add	r1, r0
 800cbfe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cc02:	4313      	orrs	r3, r2
 800cc04:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cc06:	69bb      	ldr	r3, [r7, #24]
 800cc08:	015a      	lsls	r2, r3, #5
 800cc0a:	69fb      	ldr	r3, [r7, #28]
 800cc0c:	4413      	add	r3, r2
 800cc0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc12:	691b      	ldr	r3, [r3, #16]
 800cc14:	69ba      	ldr	r2, [r7, #24]
 800cc16:	0151      	lsls	r1, r2, #5
 800cc18:	69fa      	ldr	r2, [r7, #28]
 800cc1a:	440a      	add	r2, r1
 800cc1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cc20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cc24:	6113      	str	r3, [r2, #16]
 800cc26:	e033      	b.n	800cc90 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	695a      	ldr	r2, [r3, #20]
 800cc2c:	68bb      	ldr	r3, [r7, #8]
 800cc2e:	689b      	ldr	r3, [r3, #8]
 800cc30:	4413      	add	r3, r2
 800cc32:	1e5a      	subs	r2, r3, #1
 800cc34:	68bb      	ldr	r3, [r7, #8]
 800cc36:	689b      	ldr	r3, [r3, #8]
 800cc38:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc3c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800cc3e:	69bb      	ldr	r3, [r7, #24]
 800cc40:	015a      	lsls	r2, r3, #5
 800cc42:	69fb      	ldr	r3, [r7, #28]
 800cc44:	4413      	add	r3, r2
 800cc46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc4a:	691a      	ldr	r2, [r3, #16]
 800cc4c:	8afb      	ldrh	r3, [r7, #22]
 800cc4e:	04d9      	lsls	r1, r3, #19
 800cc50:	4b3b      	ldr	r3, [pc, #236]	; (800cd40 <USB_EPStartXfer+0x494>)
 800cc52:	400b      	ands	r3, r1
 800cc54:	69b9      	ldr	r1, [r7, #24]
 800cc56:	0148      	lsls	r0, r1, #5
 800cc58:	69f9      	ldr	r1, [r7, #28]
 800cc5a:	4401      	add	r1, r0
 800cc5c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cc60:	4313      	orrs	r3, r2
 800cc62:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800cc64:	69bb      	ldr	r3, [r7, #24]
 800cc66:	015a      	lsls	r2, r3, #5
 800cc68:	69fb      	ldr	r3, [r7, #28]
 800cc6a:	4413      	add	r3, r2
 800cc6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cc70:	691a      	ldr	r2, [r3, #16]
 800cc72:	68bb      	ldr	r3, [r7, #8]
 800cc74:	689b      	ldr	r3, [r3, #8]
 800cc76:	8af9      	ldrh	r1, [r7, #22]
 800cc78:	fb01 f303 	mul.w	r3, r1, r3
 800cc7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cc80:	69b9      	ldr	r1, [r7, #24]
 800cc82:	0148      	lsls	r0, r1, #5
 800cc84:	69f9      	ldr	r1, [r7, #28]
 800cc86:	4401      	add	r1, r0
 800cc88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cc8c:	4313      	orrs	r3, r2
 800cc8e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cc90:	79fb      	ldrb	r3, [r7, #7]
 800cc92:	2b01      	cmp	r3, #1
 800cc94:	d10d      	bne.n	800ccb2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cc96:	68bb      	ldr	r3, [r7, #8]
 800cc98:	68db      	ldr	r3, [r3, #12]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d009      	beq.n	800ccb2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cc9e:	68bb      	ldr	r3, [r7, #8]
 800cca0:	68d9      	ldr	r1, [r3, #12]
 800cca2:	69bb      	ldr	r3, [r7, #24]
 800cca4:	015a      	lsls	r2, r3, #5
 800cca6:	69fb      	ldr	r3, [r7, #28]
 800cca8:	4413      	add	r3, r2
 800ccaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccae:	460a      	mov	r2, r1
 800ccb0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ccb2:	68bb      	ldr	r3, [r7, #8]
 800ccb4:	78db      	ldrb	r3, [r3, #3]
 800ccb6:	2b01      	cmp	r3, #1
 800ccb8:	d128      	bne.n	800cd0c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ccba:	69fb      	ldr	r3, [r7, #28]
 800ccbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ccc0:	689b      	ldr	r3, [r3, #8]
 800ccc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ccc6:	2b00      	cmp	r3, #0
 800ccc8:	d110      	bne.n	800ccec <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ccca:	69bb      	ldr	r3, [r7, #24]
 800cccc:	015a      	lsls	r2, r3, #5
 800ccce:	69fb      	ldr	r3, [r7, #28]
 800ccd0:	4413      	add	r3, r2
 800ccd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	69ba      	ldr	r2, [r7, #24]
 800ccda:	0151      	lsls	r1, r2, #5
 800ccdc:	69fa      	ldr	r2, [r7, #28]
 800ccde:	440a      	add	r2, r1
 800cce0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cce4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800cce8:	6013      	str	r3, [r2, #0]
 800ccea:	e00f      	b.n	800cd0c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ccec:	69bb      	ldr	r3, [r7, #24]
 800ccee:	015a      	lsls	r2, r3, #5
 800ccf0:	69fb      	ldr	r3, [r7, #28]
 800ccf2:	4413      	add	r3, r2
 800ccf4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	69ba      	ldr	r2, [r7, #24]
 800ccfc:	0151      	lsls	r1, r2, #5
 800ccfe:	69fa      	ldr	r2, [r7, #28]
 800cd00:	440a      	add	r2, r1
 800cd02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cd0a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cd0c:	69bb      	ldr	r3, [r7, #24]
 800cd0e:	015a      	lsls	r2, r3, #5
 800cd10:	69fb      	ldr	r3, [r7, #28]
 800cd12:	4413      	add	r3, r2
 800cd14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	69ba      	ldr	r2, [r7, #24]
 800cd1c:	0151      	lsls	r1, r2, #5
 800cd1e:	69fa      	ldr	r2, [r7, #28]
 800cd20:	440a      	add	r2, r1
 800cd22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cd26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cd2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cd2c:	2300      	movs	r3, #0
}
 800cd2e:	4618      	mov	r0, r3
 800cd30:	3720      	adds	r7, #32
 800cd32:	46bd      	mov	sp, r7
 800cd34:	bd80      	pop	{r7, pc}
 800cd36:	bf00      	nop
 800cd38:	fff80000 	.word	0xfff80000
 800cd3c:	e007ffff 	.word	0xe007ffff
 800cd40:	1ff80000 	.word	0x1ff80000

0800cd44 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800cd44:	b480      	push	{r7}
 800cd46:	b087      	sub	sp, #28
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	60f8      	str	r0, [r7, #12]
 800cd4c:	60b9      	str	r1, [r7, #8]
 800cd4e:	4613      	mov	r3, r2
 800cd50:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800cd56:	68bb      	ldr	r3, [r7, #8]
 800cd58:	781b      	ldrb	r3, [r3, #0]
 800cd5a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800cd5c:	68bb      	ldr	r3, [r7, #8]
 800cd5e:	785b      	ldrb	r3, [r3, #1]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	f040 80cd 	bne.w	800cf00 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	695b      	ldr	r3, [r3, #20]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d132      	bne.n	800cdd4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	015a      	lsls	r2, r3, #5
 800cd72:	697b      	ldr	r3, [r7, #20]
 800cd74:	4413      	add	r3, r2
 800cd76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd7a:	691a      	ldr	r2, [r3, #16]
 800cd7c:	693b      	ldr	r3, [r7, #16]
 800cd7e:	0159      	lsls	r1, r3, #5
 800cd80:	697b      	ldr	r3, [r7, #20]
 800cd82:	440b      	add	r3, r1
 800cd84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd88:	4619      	mov	r1, r3
 800cd8a:	4b98      	ldr	r3, [pc, #608]	; (800cfec <USB_EP0StartXfer+0x2a8>)
 800cd8c:	4013      	ands	r3, r2
 800cd8e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cd90:	693b      	ldr	r3, [r7, #16]
 800cd92:	015a      	lsls	r2, r3, #5
 800cd94:	697b      	ldr	r3, [r7, #20]
 800cd96:	4413      	add	r3, r2
 800cd98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cd9c:	691b      	ldr	r3, [r3, #16]
 800cd9e:	693a      	ldr	r2, [r7, #16]
 800cda0:	0151      	lsls	r1, r2, #5
 800cda2:	697a      	ldr	r2, [r7, #20]
 800cda4:	440a      	add	r2, r1
 800cda6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800cdaa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cdae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cdb0:	693b      	ldr	r3, [r7, #16]
 800cdb2:	015a      	lsls	r2, r3, #5
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	4413      	add	r3, r2
 800cdb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdbc:	691a      	ldr	r2, [r3, #16]
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	0159      	lsls	r1, r3, #5
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	440b      	add	r3, r1
 800cdc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdca:	4619      	mov	r1, r3
 800cdcc:	4b88      	ldr	r3, [pc, #544]	; (800cff0 <USB_EP0StartXfer+0x2ac>)
 800cdce:	4013      	ands	r3, r2
 800cdd0:	610b      	str	r3, [r1, #16]
 800cdd2:	e04e      	b.n	800ce72 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800cdd4:	693b      	ldr	r3, [r7, #16]
 800cdd6:	015a      	lsls	r2, r3, #5
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	4413      	add	r3, r2
 800cddc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cde0:	691a      	ldr	r2, [r3, #16]
 800cde2:	693b      	ldr	r3, [r7, #16]
 800cde4:	0159      	lsls	r1, r3, #5
 800cde6:	697b      	ldr	r3, [r7, #20]
 800cde8:	440b      	add	r3, r1
 800cdea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cdee:	4619      	mov	r1, r3
 800cdf0:	4b7f      	ldr	r3, [pc, #508]	; (800cff0 <USB_EP0StartXfer+0x2ac>)
 800cdf2:	4013      	ands	r3, r2
 800cdf4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	015a      	lsls	r2, r3, #5
 800cdfa:	697b      	ldr	r3, [r7, #20]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce02:	691a      	ldr	r2, [r3, #16]
 800ce04:	693b      	ldr	r3, [r7, #16]
 800ce06:	0159      	lsls	r1, r3, #5
 800ce08:	697b      	ldr	r3, [r7, #20]
 800ce0a:	440b      	add	r3, r1
 800ce0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce10:	4619      	mov	r1, r3
 800ce12:	4b76      	ldr	r3, [pc, #472]	; (800cfec <USB_EP0StartXfer+0x2a8>)
 800ce14:	4013      	ands	r3, r2
 800ce16:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ce18:	68bb      	ldr	r3, [r7, #8]
 800ce1a:	695a      	ldr	r2, [r3, #20]
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	429a      	cmp	r2, r3
 800ce22:	d903      	bls.n	800ce2c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ce24:	68bb      	ldr	r3, [r7, #8]
 800ce26:	689a      	ldr	r2, [r3, #8]
 800ce28:	68bb      	ldr	r3, [r7, #8]
 800ce2a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ce2c:	693b      	ldr	r3, [r7, #16]
 800ce2e:	015a      	lsls	r2, r3, #5
 800ce30:	697b      	ldr	r3, [r7, #20]
 800ce32:	4413      	add	r3, r2
 800ce34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce38:	691b      	ldr	r3, [r3, #16]
 800ce3a:	693a      	ldr	r2, [r7, #16]
 800ce3c:	0151      	lsls	r1, r2, #5
 800ce3e:	697a      	ldr	r2, [r7, #20]
 800ce40:	440a      	add	r2, r1
 800ce42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ce46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce4a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	015a      	lsls	r2, r3, #5
 800ce50:	697b      	ldr	r3, [r7, #20]
 800ce52:	4413      	add	r3, r2
 800ce54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce58:	691a      	ldr	r2, [r3, #16]
 800ce5a:	68bb      	ldr	r3, [r7, #8]
 800ce5c:	695b      	ldr	r3, [r3, #20]
 800ce5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ce62:	6939      	ldr	r1, [r7, #16]
 800ce64:	0148      	lsls	r0, r1, #5
 800ce66:	6979      	ldr	r1, [r7, #20]
 800ce68:	4401      	add	r1, r0
 800ce6a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ce6e:	4313      	orrs	r3, r2
 800ce70:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ce72:	79fb      	ldrb	r3, [r7, #7]
 800ce74:	2b01      	cmp	r3, #1
 800ce76:	d11e      	bne.n	800ceb6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d009      	beq.n	800ce94 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	015a      	lsls	r2, r3, #5
 800ce84:	697b      	ldr	r3, [r7, #20]
 800ce86:	4413      	add	r3, r2
 800ce88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ce8c:	461a      	mov	r2, r3
 800ce8e:	68bb      	ldr	r3, [r7, #8]
 800ce90:	691b      	ldr	r3, [r3, #16]
 800ce92:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	015a      	lsls	r2, r3, #5
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cea0:	681b      	ldr	r3, [r3, #0]
 800cea2:	693a      	ldr	r2, [r7, #16]
 800cea4:	0151      	lsls	r1, r2, #5
 800cea6:	697a      	ldr	r2, [r7, #20]
 800cea8:	440a      	add	r2, r1
 800ceaa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ceae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ceb2:	6013      	str	r3, [r2, #0]
 800ceb4:	e092      	b.n	800cfdc <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	015a      	lsls	r2, r3, #5
 800ceba:	697b      	ldr	r3, [r7, #20]
 800cebc:	4413      	add	r3, r2
 800cebe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	693a      	ldr	r2, [r7, #16]
 800cec6:	0151      	lsls	r1, r2, #5
 800cec8:	697a      	ldr	r2, [r7, #20]
 800ceca:	440a      	add	r2, r1
 800cecc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ced0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ced4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ced6:	68bb      	ldr	r3, [r7, #8]
 800ced8:	695b      	ldr	r3, [r3, #20]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d07e      	beq.n	800cfdc <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800cede:	697b      	ldr	r3, [r7, #20]
 800cee0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800cee4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cee6:	68bb      	ldr	r3, [r7, #8]
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	f003 030f 	and.w	r3, r3, #15
 800ceee:	2101      	movs	r1, #1
 800cef0:	fa01 f303 	lsl.w	r3, r1, r3
 800cef4:	6979      	ldr	r1, [r7, #20]
 800cef6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800cefa:	4313      	orrs	r3, r2
 800cefc:	634b      	str	r3, [r1, #52]	; 0x34
 800cefe:	e06d      	b.n	800cfdc <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	015a      	lsls	r2, r3, #5
 800cf04:	697b      	ldr	r3, [r7, #20]
 800cf06:	4413      	add	r3, r2
 800cf08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf0c:	691a      	ldr	r2, [r3, #16]
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	0159      	lsls	r1, r3, #5
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	440b      	add	r3, r1
 800cf16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf1a:	4619      	mov	r1, r3
 800cf1c:	4b34      	ldr	r3, [pc, #208]	; (800cff0 <USB_EP0StartXfer+0x2ac>)
 800cf1e:	4013      	ands	r3, r2
 800cf20:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800cf22:	693b      	ldr	r3, [r7, #16]
 800cf24:	015a      	lsls	r2, r3, #5
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	4413      	add	r3, r2
 800cf2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf2e:	691a      	ldr	r2, [r3, #16]
 800cf30:	693b      	ldr	r3, [r7, #16]
 800cf32:	0159      	lsls	r1, r3, #5
 800cf34:	697b      	ldr	r3, [r7, #20]
 800cf36:	440b      	add	r3, r1
 800cf38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf3c:	4619      	mov	r1, r3
 800cf3e:	4b2b      	ldr	r3, [pc, #172]	; (800cfec <USB_EP0StartXfer+0x2a8>)
 800cf40:	4013      	ands	r3, r2
 800cf42:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	695b      	ldr	r3, [r3, #20]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d003      	beq.n	800cf54 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800cf4c:	68bb      	ldr	r3, [r7, #8]
 800cf4e:	689a      	ldr	r2, [r3, #8]
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	015a      	lsls	r2, r3, #5
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf60:	691b      	ldr	r3, [r3, #16]
 800cf62:	693a      	ldr	r2, [r7, #16]
 800cf64:	0151      	lsls	r1, r2, #5
 800cf66:	697a      	ldr	r2, [r7, #20]
 800cf68:	440a      	add	r2, r1
 800cf6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cf6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cf72:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800cf74:	693b      	ldr	r3, [r7, #16]
 800cf76:	015a      	lsls	r2, r3, #5
 800cf78:	697b      	ldr	r3, [r7, #20]
 800cf7a:	4413      	add	r3, r2
 800cf7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cf80:	691a      	ldr	r2, [r3, #16]
 800cf82:	68bb      	ldr	r3, [r7, #8]
 800cf84:	689b      	ldr	r3, [r3, #8]
 800cf86:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cf8a:	6939      	ldr	r1, [r7, #16]
 800cf8c:	0148      	lsls	r0, r1, #5
 800cf8e:	6979      	ldr	r1, [r7, #20]
 800cf90:	4401      	add	r1, r0
 800cf92:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800cf96:	4313      	orrs	r3, r2
 800cf98:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800cf9a:	79fb      	ldrb	r3, [r7, #7]
 800cf9c:	2b01      	cmp	r3, #1
 800cf9e:	d10d      	bne.n	800cfbc <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800cfa0:	68bb      	ldr	r3, [r7, #8]
 800cfa2:	68db      	ldr	r3, [r3, #12]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	d009      	beq.n	800cfbc <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800cfa8:	68bb      	ldr	r3, [r7, #8]
 800cfaa:	68d9      	ldr	r1, [r3, #12]
 800cfac:	693b      	ldr	r3, [r7, #16]
 800cfae:	015a      	lsls	r2, r3, #5
 800cfb0:	697b      	ldr	r3, [r7, #20]
 800cfb2:	4413      	add	r3, r2
 800cfb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfb8:	460a      	mov	r2, r1
 800cfba:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800cfbc:	693b      	ldr	r3, [r7, #16]
 800cfbe:	015a      	lsls	r2, r3, #5
 800cfc0:	697b      	ldr	r3, [r7, #20]
 800cfc2:	4413      	add	r3, r2
 800cfc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cfc8:	681b      	ldr	r3, [r3, #0]
 800cfca:	693a      	ldr	r2, [r7, #16]
 800cfcc:	0151      	lsls	r1, r2, #5
 800cfce:	697a      	ldr	r2, [r7, #20]
 800cfd0:	440a      	add	r2, r1
 800cfd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cfd6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800cfda:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cfdc:	2300      	movs	r3, #0
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	371c      	adds	r7, #28
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe8:	4770      	bx	lr
 800cfea:	bf00      	nop
 800cfec:	e007ffff 	.word	0xe007ffff
 800cff0:	fff80000 	.word	0xfff80000

0800cff4 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b089      	sub	sp, #36	; 0x24
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	60f8      	str	r0, [r7, #12]
 800cffc:	60b9      	str	r1, [r7, #8]
 800cffe:	4611      	mov	r1, r2
 800d000:	461a      	mov	r2, r3
 800d002:	460b      	mov	r3, r1
 800d004:	71fb      	strb	r3, [r7, #7]
 800d006:	4613      	mov	r3, r2
 800d008:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d00e:	68bb      	ldr	r3, [r7, #8]
 800d010:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800d012:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d016:	2b00      	cmp	r3, #0
 800d018:	d11a      	bne.n	800d050 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d01a:	88bb      	ldrh	r3, [r7, #4]
 800d01c:	3303      	adds	r3, #3
 800d01e:	089b      	lsrs	r3, r3, #2
 800d020:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d022:	2300      	movs	r3, #0
 800d024:	61bb      	str	r3, [r7, #24]
 800d026:	e00f      	b.n	800d048 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d028:	79fb      	ldrb	r3, [r7, #7]
 800d02a:	031a      	lsls	r2, r3, #12
 800d02c:	697b      	ldr	r3, [r7, #20]
 800d02e:	4413      	add	r3, r2
 800d030:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d034:	461a      	mov	r2, r3
 800d036:	69fb      	ldr	r3, [r7, #28]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d03c:	69fb      	ldr	r3, [r7, #28]
 800d03e:	3304      	adds	r3, #4
 800d040:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d042:	69bb      	ldr	r3, [r7, #24]
 800d044:	3301      	adds	r3, #1
 800d046:	61bb      	str	r3, [r7, #24]
 800d048:	69ba      	ldr	r2, [r7, #24]
 800d04a:	693b      	ldr	r3, [r7, #16]
 800d04c:	429a      	cmp	r2, r3
 800d04e:	d3eb      	bcc.n	800d028 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d050:	2300      	movs	r3, #0
}
 800d052:	4618      	mov	r0, r3
 800d054:	3724      	adds	r7, #36	; 0x24
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d05e:	b480      	push	{r7}
 800d060:	b089      	sub	sp, #36	; 0x24
 800d062:	af00      	add	r7, sp, #0
 800d064:	60f8      	str	r0, [r7, #12]
 800d066:	60b9      	str	r1, [r7, #8]
 800d068:	4613      	mov	r3, r2
 800d06a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d074:	88fb      	ldrh	r3, [r7, #6]
 800d076:	3303      	adds	r3, #3
 800d078:	089b      	lsrs	r3, r3, #2
 800d07a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d07c:	2300      	movs	r3, #0
 800d07e:	61bb      	str	r3, [r7, #24]
 800d080:	e00b      	b.n	800d09a <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d088:	681a      	ldr	r2, [r3, #0]
 800d08a:	69fb      	ldr	r3, [r7, #28]
 800d08c:	601a      	str	r2, [r3, #0]
    pDest++;
 800d08e:	69fb      	ldr	r3, [r7, #28]
 800d090:	3304      	adds	r3, #4
 800d092:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d094:	69bb      	ldr	r3, [r7, #24]
 800d096:	3301      	adds	r3, #1
 800d098:	61bb      	str	r3, [r7, #24]
 800d09a:	69ba      	ldr	r2, [r7, #24]
 800d09c:	693b      	ldr	r3, [r7, #16]
 800d09e:	429a      	cmp	r2, r3
 800d0a0:	d3ef      	bcc.n	800d082 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d0a2:	69fb      	ldr	r3, [r7, #28]
}
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	3724      	adds	r7, #36	; 0x24
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ae:	4770      	bx	lr

0800d0b0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d0b0:	b480      	push	{r7}
 800d0b2:	b085      	sub	sp, #20
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
 800d0b8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	785b      	ldrb	r3, [r3, #1]
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	d12c      	bne.n	800d126 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d0cc:	68bb      	ldr	r3, [r7, #8]
 800d0ce:	015a      	lsls	r2, r3, #5
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	4413      	add	r3, r2
 800d0d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	db12      	blt.n	800d104 <USB_EPSetStall+0x54>
 800d0de:	68bb      	ldr	r3, [r7, #8]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d00f      	beq.n	800d104 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d0e4:	68bb      	ldr	r3, [r7, #8]
 800d0e6:	015a      	lsls	r2, r3, #5
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	4413      	add	r3, r2
 800d0ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	68ba      	ldr	r2, [r7, #8]
 800d0f4:	0151      	lsls	r1, r2, #5
 800d0f6:	68fa      	ldr	r2, [r7, #12]
 800d0f8:	440a      	add	r2, r1
 800d0fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d0fe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d102:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	015a      	lsls	r2, r3, #5
 800d108:	68fb      	ldr	r3, [r7, #12]
 800d10a:	4413      	add	r3, r2
 800d10c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	68ba      	ldr	r2, [r7, #8]
 800d114:	0151      	lsls	r1, r2, #5
 800d116:	68fa      	ldr	r2, [r7, #12]
 800d118:	440a      	add	r2, r1
 800d11a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d11e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d122:	6013      	str	r3, [r2, #0]
 800d124:	e02b      	b.n	800d17e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d126:	68bb      	ldr	r3, [r7, #8]
 800d128:	015a      	lsls	r2, r3, #5
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	4413      	add	r3, r2
 800d12e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	db12      	blt.n	800d15e <USB_EPSetStall+0xae>
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d00f      	beq.n	800d15e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d13e:	68bb      	ldr	r3, [r7, #8]
 800d140:	015a      	lsls	r2, r3, #5
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	4413      	add	r3, r2
 800d146:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	68ba      	ldr	r2, [r7, #8]
 800d14e:	0151      	lsls	r1, r2, #5
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	440a      	add	r2, r1
 800d154:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d158:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800d15c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	015a      	lsls	r2, r3, #5
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	4413      	add	r3, r2
 800d166:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	68ba      	ldr	r2, [r7, #8]
 800d16e:	0151      	lsls	r1, r2, #5
 800d170:	68fa      	ldr	r2, [r7, #12]
 800d172:	440a      	add	r2, r1
 800d174:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d178:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d17c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d17e:	2300      	movs	r3, #0
}
 800d180:	4618      	mov	r0, r3
 800d182:	3714      	adds	r7, #20
 800d184:	46bd      	mov	sp, r7
 800d186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d18a:	4770      	bx	lr

0800d18c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d18c:	b480      	push	{r7}
 800d18e:	b085      	sub	sp, #20
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
 800d194:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d19a:	683b      	ldr	r3, [r7, #0]
 800d19c:	781b      	ldrb	r3, [r3, #0]
 800d19e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d1a0:	683b      	ldr	r3, [r7, #0]
 800d1a2:	785b      	ldrb	r3, [r3, #1]
 800d1a4:	2b01      	cmp	r3, #1
 800d1a6:	d128      	bne.n	800d1fa <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	015a      	lsls	r2, r3, #5
 800d1ac:	68fb      	ldr	r3, [r7, #12]
 800d1ae:	4413      	add	r3, r2
 800d1b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	68ba      	ldr	r2, [r7, #8]
 800d1b8:	0151      	lsls	r1, r2, #5
 800d1ba:	68fa      	ldr	r2, [r7, #12]
 800d1bc:	440a      	add	r2, r1
 800d1be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d1c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	78db      	ldrb	r3, [r3, #3]
 800d1cc:	2b03      	cmp	r3, #3
 800d1ce:	d003      	beq.n	800d1d8 <USB_EPClearStall+0x4c>
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	78db      	ldrb	r3, [r3, #3]
 800d1d4:	2b02      	cmp	r3, #2
 800d1d6:	d138      	bne.n	800d24a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	015a      	lsls	r2, r3, #5
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	4413      	add	r3, r2
 800d1e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d1e4:	681b      	ldr	r3, [r3, #0]
 800d1e6:	68ba      	ldr	r2, [r7, #8]
 800d1e8:	0151      	lsls	r1, r2, #5
 800d1ea:	68fa      	ldr	r2, [r7, #12]
 800d1ec:	440a      	add	r2, r1
 800d1ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d1f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d1f6:	6013      	str	r3, [r2, #0]
 800d1f8:	e027      	b.n	800d24a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d1fa:	68bb      	ldr	r3, [r7, #8]
 800d1fc:	015a      	lsls	r2, r3, #5
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	4413      	add	r3, r2
 800d202:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	68ba      	ldr	r2, [r7, #8]
 800d20a:	0151      	lsls	r1, r2, #5
 800d20c:	68fa      	ldr	r2, [r7, #12]
 800d20e:	440a      	add	r2, r1
 800d210:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d214:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d218:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	78db      	ldrb	r3, [r3, #3]
 800d21e:	2b03      	cmp	r3, #3
 800d220:	d003      	beq.n	800d22a <USB_EPClearStall+0x9e>
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	78db      	ldrb	r3, [r3, #3]
 800d226:	2b02      	cmp	r3, #2
 800d228:	d10f      	bne.n	800d24a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	015a      	lsls	r2, r3, #5
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	4413      	add	r3, r2
 800d232:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	68ba      	ldr	r2, [r7, #8]
 800d23a:	0151      	lsls	r1, r2, #5
 800d23c:	68fa      	ldr	r2, [r7, #12]
 800d23e:	440a      	add	r2, r1
 800d240:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d248:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d24a:	2300      	movs	r3, #0
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3714      	adds	r7, #20
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d258:	b480      	push	{r7}
 800d25a:	b085      	sub	sp, #20
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
 800d260:	460b      	mov	r3, r1
 800d262:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	68fa      	ldr	r2, [r7, #12]
 800d272:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d276:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800d27a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d282:	681a      	ldr	r2, [r3, #0]
 800d284:	78fb      	ldrb	r3, [r7, #3]
 800d286:	011b      	lsls	r3, r3, #4
 800d288:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800d28c:	68f9      	ldr	r1, [r7, #12]
 800d28e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d292:	4313      	orrs	r3, r2
 800d294:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d296:	2300      	movs	r3, #0
}
 800d298:	4618      	mov	r0, r3
 800d29a:	3714      	adds	r7, #20
 800d29c:	46bd      	mov	sp, r7
 800d29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2a2:	4770      	bx	lr

0800d2a4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b084      	sub	sp, #16
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800d2b0:	68fb      	ldr	r3, [r7, #12]
 800d2b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2b6:	685b      	ldr	r3, [r3, #4]
 800d2b8:	68fa      	ldr	r2, [r7, #12]
 800d2ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d2be:	f023 0302 	bic.w	r3, r3, #2
 800d2c2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d2c4:	2003      	movs	r0, #3
 800d2c6:	f7f7 fe09 	bl	8004edc <HAL_Delay>

  return HAL_OK;
 800d2ca:	2300      	movs	r3, #0
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3710      	adds	r7, #16
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b084      	sub	sp, #16
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2e6:	685b      	ldr	r3, [r3, #4]
 800d2e8:	68fa      	ldr	r2, [r7, #12]
 800d2ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d2ee:	f043 0302 	orr.w	r3, r3, #2
 800d2f2:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800d2f4:	2003      	movs	r0, #3
 800d2f6:	f7f7 fdf1 	bl	8004edc <HAL_Delay>

  return HAL_OK;
 800d2fa:	2300      	movs	r3, #0
}
 800d2fc:	4618      	mov	r0, r3
 800d2fe:	3710      	adds	r7, #16
 800d300:	46bd      	mov	sp, r7
 800d302:	bd80      	pop	{r7, pc}

0800d304 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d304:	b480      	push	{r7}
 800d306:	b085      	sub	sp, #20
 800d308:	af00      	add	r7, sp, #0
 800d30a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	695b      	ldr	r3, [r3, #20]
 800d310:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	699b      	ldr	r3, [r3, #24]
 800d316:	68fa      	ldr	r2, [r7, #12]
 800d318:	4013      	ands	r3, r2
 800d31a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d31c:	68fb      	ldr	r3, [r7, #12]
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3714      	adds	r7, #20
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr

0800d32a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d32a:	b480      	push	{r7}
 800d32c:	b085      	sub	sp, #20
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d33c:	699b      	ldr	r3, [r3, #24]
 800d33e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d346:	69db      	ldr	r3, [r3, #28]
 800d348:	68ba      	ldr	r2, [r7, #8]
 800d34a:	4013      	ands	r3, r2
 800d34c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d34e:	68bb      	ldr	r3, [r7, #8]
 800d350:	0c1b      	lsrs	r3, r3, #16
}
 800d352:	4618      	mov	r0, r3
 800d354:	3714      	adds	r7, #20
 800d356:	46bd      	mov	sp, r7
 800d358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35c:	4770      	bx	lr

0800d35e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800d35e:	b480      	push	{r7}
 800d360:	b085      	sub	sp, #20
 800d362:	af00      	add	r7, sp, #0
 800d364:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d370:	699b      	ldr	r3, [r3, #24]
 800d372:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d37a:	69db      	ldr	r3, [r3, #28]
 800d37c:	68ba      	ldr	r2, [r7, #8]
 800d37e:	4013      	ands	r3, r2
 800d380:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	b29b      	uxth	r3, r3
}
 800d386:	4618      	mov	r0, r3
 800d388:	3714      	adds	r7, #20
 800d38a:	46bd      	mov	sp, r7
 800d38c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d390:	4770      	bx	lr

0800d392 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d392:	b480      	push	{r7}
 800d394:	b085      	sub	sp, #20
 800d396:	af00      	add	r7, sp, #0
 800d398:	6078      	str	r0, [r7, #4]
 800d39a:	460b      	mov	r3, r1
 800d39c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d3a2:	78fb      	ldrb	r3, [r7, #3]
 800d3a4:	015a      	lsls	r2, r3, #5
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	4413      	add	r3, r2
 800d3aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3ae:	689b      	ldr	r3, [r3, #8]
 800d3b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3b8:	695b      	ldr	r3, [r3, #20]
 800d3ba:	68ba      	ldr	r2, [r7, #8]
 800d3bc:	4013      	ands	r3, r2
 800d3be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d3c0:	68bb      	ldr	r3, [r7, #8]
}
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	3714      	adds	r7, #20
 800d3c6:	46bd      	mov	sp, r7
 800d3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3cc:	4770      	bx	lr

0800d3ce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d3ce:	b480      	push	{r7}
 800d3d0:	b087      	sub	sp, #28
 800d3d2:	af00      	add	r7, sp, #0
 800d3d4:	6078      	str	r0, [r7, #4]
 800d3d6:	460b      	mov	r3, r1
 800d3d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d3de:	697b      	ldr	r3, [r7, #20]
 800d3e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3e4:	691b      	ldr	r3, [r3, #16]
 800d3e6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d3e8:	697b      	ldr	r3, [r7, #20]
 800d3ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d3ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d3f0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d3f2:	78fb      	ldrb	r3, [r7, #3]
 800d3f4:	f003 030f 	and.w	r3, r3, #15
 800d3f8:	68fa      	ldr	r2, [r7, #12]
 800d3fa:	fa22 f303 	lsr.w	r3, r2, r3
 800d3fe:	01db      	lsls	r3, r3, #7
 800d400:	b2db      	uxtb	r3, r3
 800d402:	693a      	ldr	r2, [r7, #16]
 800d404:	4313      	orrs	r3, r2
 800d406:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d408:	78fb      	ldrb	r3, [r7, #3]
 800d40a:	015a      	lsls	r2, r3, #5
 800d40c:	697b      	ldr	r3, [r7, #20]
 800d40e:	4413      	add	r3, r2
 800d410:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d414:	689b      	ldr	r3, [r3, #8]
 800d416:	693a      	ldr	r2, [r7, #16]
 800d418:	4013      	ands	r3, r2
 800d41a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d41c:	68bb      	ldr	r3, [r7, #8]
}
 800d41e:	4618      	mov	r0, r3
 800d420:	371c      	adds	r7, #28
 800d422:	46bd      	mov	sp, r7
 800d424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d428:	4770      	bx	lr

0800d42a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800d42a:	b480      	push	{r7}
 800d42c:	b083      	sub	sp, #12
 800d42e:	af00      	add	r7, sp, #0
 800d430:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	695b      	ldr	r3, [r3, #20]
 800d436:	f003 0301 	and.w	r3, r3, #1
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	370c      	adds	r7, #12
 800d43e:	46bd      	mov	sp, r7
 800d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d444:	4770      	bx	lr
	...

0800d448 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800d448:	b480      	push	{r7}
 800d44a:	b085      	sub	sp, #20
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d45a:	681a      	ldr	r2, [r3, #0]
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d462:	4619      	mov	r1, r3
 800d464:	4b09      	ldr	r3, [pc, #36]	; (800d48c <USB_ActivateSetup+0x44>)
 800d466:	4013      	ands	r3, r2
 800d468:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	68fa      	ldr	r2, [r7, #12]
 800d474:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d478:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d47c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d47e:	2300      	movs	r3, #0
}
 800d480:	4618      	mov	r0, r3
 800d482:	3714      	adds	r7, #20
 800d484:	46bd      	mov	sp, r7
 800d486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d48a:	4770      	bx	lr
 800d48c:	fffff800 	.word	0xfffff800

0800d490 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800d490:	b480      	push	{r7}
 800d492:	b087      	sub	sp, #28
 800d494:	af00      	add	r7, sp, #0
 800d496:	60f8      	str	r0, [r7, #12]
 800d498:	460b      	mov	r3, r1
 800d49a:	607a      	str	r2, [r7, #4]
 800d49c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	333c      	adds	r3, #60	; 0x3c
 800d4a6:	3304      	adds	r3, #4
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d4ac:	693b      	ldr	r3, [r7, #16]
 800d4ae:	4a26      	ldr	r2, [pc, #152]	; (800d548 <USB_EP0_OutStart+0xb8>)
 800d4b0:	4293      	cmp	r3, r2
 800d4b2:	d90a      	bls.n	800d4ca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d4c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d4c4:	d101      	bne.n	800d4ca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	e037      	b.n	800d53a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d4ca:	697b      	ldr	r3, [r7, #20]
 800d4cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4d0:	461a      	mov	r2, r3
 800d4d2:	2300      	movs	r3, #0
 800d4d4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d4d6:	697b      	ldr	r3, [r7, #20]
 800d4d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4dc:	691b      	ldr	r3, [r3, #16]
 800d4de:	697a      	ldr	r2, [r7, #20]
 800d4e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d4e8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d4ea:	697b      	ldr	r3, [r7, #20]
 800d4ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d4f0:	691b      	ldr	r3, [r3, #16]
 800d4f2:	697a      	ldr	r2, [r7, #20]
 800d4f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d4f8:	f043 0318 	orr.w	r3, r3, #24
 800d4fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d4fe:	697b      	ldr	r3, [r7, #20]
 800d500:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d504:	691b      	ldr	r3, [r3, #16]
 800d506:	697a      	ldr	r2, [r7, #20]
 800d508:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d50c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800d510:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d512:	7afb      	ldrb	r3, [r7, #11]
 800d514:	2b01      	cmp	r3, #1
 800d516:	d10f      	bne.n	800d538 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d518:	697b      	ldr	r3, [r7, #20]
 800d51a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d51e:	461a      	mov	r2, r3
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d524:	697b      	ldr	r3, [r7, #20]
 800d526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	697a      	ldr	r2, [r7, #20]
 800d52e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d532:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800d536:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d538:	2300      	movs	r3, #0
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	371c      	adds	r7, #28
 800d53e:	46bd      	mov	sp, r7
 800d540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d544:	4770      	bx	lr
 800d546:	bf00      	nop
 800d548:	4f54300a 	.word	0x4f54300a

0800d54c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d54c:	b480      	push	{r7}
 800d54e:	b085      	sub	sp, #20
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800d554:	2300      	movs	r3, #0
 800d556:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	3301      	adds	r3, #1
 800d55c:	60fb      	str	r3, [r7, #12]
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	4a13      	ldr	r2, [pc, #76]	; (800d5b0 <USB_CoreReset+0x64>)
 800d562:	4293      	cmp	r3, r2
 800d564:	d901      	bls.n	800d56a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d566:	2303      	movs	r3, #3
 800d568:	e01b      	b.n	800d5a2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d56a:	687b      	ldr	r3, [r7, #4]
 800d56c:	691b      	ldr	r3, [r3, #16]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	daf2      	bge.n	800d558 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800d572:	2300      	movs	r3, #0
 800d574:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	691b      	ldr	r3, [r3, #16]
 800d57a:	f043 0201 	orr.w	r2, r3, #1
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	3301      	adds	r3, #1
 800d586:	60fb      	str	r3, [r7, #12]
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	4a09      	ldr	r2, [pc, #36]	; (800d5b0 <USB_CoreReset+0x64>)
 800d58c:	4293      	cmp	r3, r2
 800d58e:	d901      	bls.n	800d594 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800d590:	2303      	movs	r3, #3
 800d592:	e006      	b.n	800d5a2 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	691b      	ldr	r3, [r3, #16]
 800d598:	f003 0301 	and.w	r3, r3, #1
 800d59c:	2b01      	cmp	r3, #1
 800d59e:	d0f0      	beq.n	800d582 <USB_CoreReset+0x36>

  return HAL_OK;
 800d5a0:	2300      	movs	r3, #0
}
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	3714      	adds	r7, #20
 800d5a6:	46bd      	mov	sp, r7
 800d5a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ac:	4770      	bx	lr
 800d5ae:	bf00      	nop
 800d5b0:	00030d40 	.word	0x00030d40

0800d5b4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d5b8:	4904      	ldr	r1, [pc, #16]	; (800d5cc <MX_FATFS_Init+0x18>)
 800d5ba:	4805      	ldr	r0, [pc, #20]	; (800d5d0 <MX_FATFS_Init+0x1c>)
 800d5bc:	f004 fd5e 	bl	801207c <FATFS_LinkDriver>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	4b03      	ldr	r3, [pc, #12]	; (800d5d4 <MX_FATFS_Init+0x20>)
 800d5c6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800d5c8:	bf00      	nop
 800d5ca:	bd80      	pop	{r7, pc}
 800d5cc:	2001527c 	.word	0x2001527c
 800d5d0:	08019fa0 	.word	0x08019fa0
 800d5d4:	20015278 	.word	0x20015278

0800d5d8 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d5d8:	b480      	push	{r7}
 800d5da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d5dc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr

0800d5e8 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d5e8:	b580      	push	{r7, lr}
 800d5ea:	b082      	sub	sp, #8
 800d5ec:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d5ee:	2300      	movs	r3, #0
 800d5f0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d5f2:	f000 f896 	bl	800d722 <BSP_SD_IsDetected>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	2b01      	cmp	r3, #1
 800d5fa:	d001      	beq.n	800d600 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800d5fc:	2302      	movs	r3, #2
 800d5fe:	e012      	b.n	800d626 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800d600:	480b      	ldr	r0, [pc, #44]	; (800d630 <BSP_SD_Init+0x48>)
 800d602:	f7fa fd33 	bl	800806c <HAL_SD_Init>
 800d606:	4603      	mov	r3, r0
 800d608:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d60a:	79fb      	ldrb	r3, [r7, #7]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d109      	bne.n	800d624 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800d610:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d614:	4806      	ldr	r0, [pc, #24]	; (800d630 <BSP_SD_Init+0x48>)
 800d616:	f7fb faeb 	bl	8008bf0 <HAL_SD_ConfigWideBusOperation>
 800d61a:	4603      	mov	r3, r0
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d001      	beq.n	800d624 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d620:	2301      	movs	r3, #1
 800d622:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d624:	79fb      	ldrb	r3, [r7, #7]
}
 800d626:	4618      	mov	r0, r3
 800d628:	3708      	adds	r7, #8
 800d62a:	46bd      	mov	sp, r7
 800d62c:	bd80      	pop	{r7, pc}
 800d62e:	bf00      	nop
 800d630:	200089c8 	.word	0x200089c8

0800d634 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b086      	sub	sp, #24
 800d638:	af00      	add	r7, sp, #0
 800d63a:	60f8      	str	r0, [r7, #12]
 800d63c:	60b9      	str	r1, [r7, #8]
 800d63e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d640:	2300      	movs	r3, #0
 800d642:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	68ba      	ldr	r2, [r7, #8]
 800d648:	68f9      	ldr	r1, [r7, #12]
 800d64a:	4806      	ldr	r0, [pc, #24]	; (800d664 <BSP_SD_ReadBlocks_DMA+0x30>)
 800d64c:	f7fa fda6 	bl	800819c <HAL_SD_ReadBlocks_DMA>
 800d650:	4603      	mov	r3, r0
 800d652:	2b00      	cmp	r3, #0
 800d654:	d001      	beq.n	800d65a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d656:	2301      	movs	r3, #1
 800d658:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800d65a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d65c:	4618      	mov	r0, r3
 800d65e:	3718      	adds	r7, #24
 800d660:	46bd      	mov	sp, r7
 800d662:	bd80      	pop	{r7, pc}
 800d664:	200089c8 	.word	0x200089c8

0800d668 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b086      	sub	sp, #24
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	60f8      	str	r0, [r7, #12]
 800d670:	60b9      	str	r1, [r7, #8]
 800d672:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800d674:	2300      	movs	r3, #0
 800d676:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	68ba      	ldr	r2, [r7, #8]
 800d67c:	68f9      	ldr	r1, [r7, #12]
 800d67e:	4806      	ldr	r0, [pc, #24]	; (800d698 <BSP_SD_WriteBlocks_DMA+0x30>)
 800d680:	f7fa fe78 	bl	8008374 <HAL_SD_WriteBlocks_DMA>
 800d684:	4603      	mov	r3, r0
 800d686:	2b00      	cmp	r3, #0
 800d688:	d001      	beq.n	800d68e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800d68a:	2301      	movs	r3, #1
 800d68c:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800d68e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d690:	4618      	mov	r0, r3
 800d692:	3718      	adds	r7, #24
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}
 800d698:	200089c8 	.word	0x200089c8

0800d69c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d69c:	b580      	push	{r7, lr}
 800d69e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d6a0:	4805      	ldr	r0, [pc, #20]	; (800d6b8 <BSP_SD_GetCardState+0x1c>)
 800d6a2:	f7fb fb21 	bl	8008ce8 <HAL_SD_GetCardState>
 800d6a6:	4603      	mov	r3, r0
 800d6a8:	2b04      	cmp	r3, #4
 800d6aa:	bf14      	ite	ne
 800d6ac:	2301      	movne	r3, #1
 800d6ae:	2300      	moveq	r3, #0
 800d6b0:	b2db      	uxtb	r3, r3
}
 800d6b2:	4618      	mov	r0, r3
 800d6b4:	bd80      	pop	{r7, pc}
 800d6b6:	bf00      	nop
 800d6b8:	200089c8 	.word	0x200089c8

0800d6bc <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b082      	sub	sp, #8
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800d6c4:	6879      	ldr	r1, [r7, #4]
 800d6c6:	4803      	ldr	r0, [pc, #12]	; (800d6d4 <BSP_SD_GetCardInfo+0x18>)
 800d6c8:	f7fb fa66 	bl	8008b98 <HAL_SD_GetCardInfo>
}
 800d6cc:	bf00      	nop
 800d6ce:	3708      	adds	r7, #8
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}
 800d6d4:	200089c8 	.word	0x200089c8

0800d6d8 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b082      	sub	sp, #8
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800d6e0:	f000 f818 	bl	800d714 <BSP_SD_AbortCallback>
}
 800d6e4:	bf00      	nop
 800d6e6:	3708      	adds	r7, #8
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d6ec:	b580      	push	{r7, lr}
 800d6ee:	b082      	sub	sp, #8
 800d6f0:	af00      	add	r7, sp, #0
 800d6f2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800d6f4:	f000 f998 	bl	800da28 <BSP_SD_WriteCpltCallback>
}
 800d6f8:	bf00      	nop
 800d6fa:	3708      	adds	r7, #8
 800d6fc:	46bd      	mov	sp, r7
 800d6fe:	bd80      	pop	{r7, pc}

0800d700 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b082      	sub	sp, #8
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800d708:	f000 f9a0 	bl	800da4c <BSP_SD_ReadCpltCallback>
}
 800d70c:	bf00      	nop
 800d70e:	3708      	adds	r7, #8
 800d710:	46bd      	mov	sp, r7
 800d712:	bd80      	pop	{r7, pc}

0800d714 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800d714:	b480      	push	{r7}
 800d716:	af00      	add	r7, sp, #0

}
 800d718:	bf00      	nop
 800d71a:	46bd      	mov	sp, r7
 800d71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d720:	4770      	bx	lr

0800d722 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d722:	b480      	push	{r7}
 800d724:	b083      	sub	sp, #12
 800d726:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d728:	2301      	movs	r3, #1
 800d72a:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800d72c:	79fb      	ldrb	r3, [r7, #7]
 800d72e:	b2db      	uxtb	r3, r3
}
 800d730:	4618      	mov	r0, r3
 800d732:	370c      	adds	r7, #12
 800d734:	46bd      	mov	sp, r7
 800d736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d73a:	4770      	bx	lr

0800d73c <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b084      	sub	sp, #16
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripherial is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800d744:	f004 fd84 	bl	8012250 <osKernelGetTickCount>
 800d748:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800d74a:	e006      	b.n	800d75a <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d74c:	f7ff ffa6 	bl	800d69c <BSP_SD_GetCardState>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d101      	bne.n	800d75a <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800d756:	2300      	movs	r3, #0
 800d758:	e009      	b.n	800d76e <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800d75a:	f004 fd79 	bl	8012250 <osKernelGetTickCount>
 800d75e:	4602      	mov	r2, r0
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	1ad3      	subs	r3, r2, r3
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	429a      	cmp	r2, r3
 800d768:	d8f0      	bhi.n	800d74c <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800d76a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800d76e:	4618      	mov	r0, r3
 800d770:	3710      	adds	r7, #16
 800d772:	46bd      	mov	sp, r7
 800d774:	bd80      	pop	{r7, pc}
	...

0800d778 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800d778:	b580      	push	{r7, lr}
 800d77a:	b082      	sub	sp, #8
 800d77c:	af00      	add	r7, sp, #0
 800d77e:	4603      	mov	r3, r0
 800d780:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800d782:	4b0b      	ldr	r3, [pc, #44]	; (800d7b0 <SD_CheckStatus+0x38>)
 800d784:	2201      	movs	r2, #1
 800d786:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d788:	f7ff ff88 	bl	800d69c <BSP_SD_GetCardState>
 800d78c:	4603      	mov	r3, r0
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d107      	bne.n	800d7a2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800d792:	4b07      	ldr	r3, [pc, #28]	; (800d7b0 <SD_CheckStatus+0x38>)
 800d794:	781b      	ldrb	r3, [r3, #0]
 800d796:	b2db      	uxtb	r3, r3
 800d798:	f023 0301 	bic.w	r3, r3, #1
 800d79c:	b2da      	uxtb	r2, r3
 800d79e:	4b04      	ldr	r3, [pc, #16]	; (800d7b0 <SD_CheckStatus+0x38>)
 800d7a0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800d7a2:	4b03      	ldr	r3, [pc, #12]	; (800d7b0 <SD_CheckStatus+0x38>)
 800d7a4:	781b      	ldrb	r3, [r3, #0]
 800d7a6:	b2db      	uxtb	r3, r3
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	3708      	adds	r7, #8
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}
 800d7b0:	20000009 	.word	0x20000009

0800d7b4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b082      	sub	sp, #8
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	4603      	mov	r3, r0
 800d7bc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT; 
 800d7be:	4b1c      	ldr	r3, [pc, #112]	; (800d830 <SD_initialize+0x7c>)
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800d7c4:	f004 fcec 	bl	80121a0 <osKernelGetState>
 800d7c8:	4603      	mov	r3, r0
 800d7ca:	2b02      	cmp	r3, #2
 800d7cc:	d129      	bne.n	800d822 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800d7ce:	f7ff ff0b 	bl	800d5e8 <BSP_SD_Init>
 800d7d2:	4603      	mov	r3, r0
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d107      	bne.n	800d7e8 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800d7d8:	79fb      	ldrb	r3, [r7, #7]
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f7ff ffcc 	bl	800d778 <SD_CheckStatus>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	461a      	mov	r2, r3
 800d7e4:	4b12      	ldr	r3, [pc, #72]	; (800d830 <SD_initialize+0x7c>)
 800d7e6:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800d7e8:	4b11      	ldr	r3, [pc, #68]	; (800d830 <SD_initialize+0x7c>)
 800d7ea:	781b      	ldrb	r3, [r3, #0]
 800d7ec:	b2db      	uxtb	r3, r3
 800d7ee:	2b01      	cmp	r3, #1
 800d7f0:	d017      	beq.n	800d822 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800d7f2:	4b10      	ldr	r3, [pc, #64]	; (800d834 <SD_initialize+0x80>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d107      	bne.n	800d80a <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	2102      	movs	r1, #2
 800d7fe:	200a      	movs	r0, #10
 800d800:	f005 f976 	bl	8012af0 <osMessageQueueNew>
 800d804:	4602      	mov	r2, r0
 800d806:	4b0b      	ldr	r3, [pc, #44]	; (800d834 <SD_initialize+0x80>)
 800d808:	601a      	str	r2, [r3, #0]
#endif
      }

      if (SDQueueID == NULL)
 800d80a:	4b0a      	ldr	r3, [pc, #40]	; (800d834 <SD_initialize+0x80>)
 800d80c:	681b      	ldr	r3, [r3, #0]
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d107      	bne.n	800d822 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800d812:	4b07      	ldr	r3, [pc, #28]	; (800d830 <SD_initialize+0x7c>)
 800d814:	781b      	ldrb	r3, [r3, #0]
 800d816:	b2db      	uxtb	r3, r3
 800d818:	f043 0301 	orr.w	r3, r3, #1
 800d81c:	b2da      	uxtb	r2, r3
 800d81e:	4b04      	ldr	r3, [pc, #16]	; (800d830 <SD_initialize+0x7c>)
 800d820:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800d822:	4b03      	ldr	r3, [pc, #12]	; (800d830 <SD_initialize+0x7c>)
 800d824:	781b      	ldrb	r3, [r3, #0]
 800d826:	b2db      	uxtb	r3, r3
}
 800d828:	4618      	mov	r0, r3
 800d82a:	3708      	adds	r7, #8
 800d82c:	46bd      	mov	sp, r7
 800d82e:	bd80      	pop	{r7, pc}
 800d830:	20000009 	.word	0x20000009
 800d834:	2000032c 	.word	0x2000032c

0800d838 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b082      	sub	sp, #8
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	4603      	mov	r3, r0
 800d840:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800d842:	79fb      	ldrb	r3, [r7, #7]
 800d844:	4618      	mov	r0, r3
 800d846:	f7ff ff97 	bl	800d778 <SD_CheckStatus>
 800d84a:	4603      	mov	r3, r0
}
 800d84c:	4618      	mov	r0, r3
 800d84e:	3708      	adds	r7, #8
 800d850:	46bd      	mov	sp, r7
 800d852:	bd80      	pop	{r7, pc}

0800d854 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
   
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b088      	sub	sp, #32
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60b9      	str	r1, [r7, #8]
 800d85c:	607a      	str	r2, [r7, #4]
 800d85e:	603b      	str	r3, [r7, #0]
 800d860:	4603      	mov	r3, r0
 800d862:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d864:	2301      	movs	r3, #1
 800d866:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d868:	f247 5030 	movw	r0, #30000	; 0x7530
 800d86c:	f7ff ff66 	bl	800d73c <SD_CheckStatusWithTimeout>
 800d870:	4603      	mov	r3, r0
 800d872:	2b00      	cmp	r3, #0
 800d874:	da01      	bge.n	800d87a <SD_read+0x26>
  {
    return res;
 800d876:	7ffb      	ldrb	r3, [r7, #31]
 800d878:	e02f      	b.n	800d8da <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    uint8_t ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800d87a:	683a      	ldr	r2, [r7, #0]
 800d87c:	6879      	ldr	r1, [r7, #4]
 800d87e:	68b8      	ldr	r0, [r7, #8]
 800d880:	f7ff fed8 	bl	800d634 <BSP_SD_ReadBlocks_DMA>
 800d884:	4603      	mov	r3, r0
 800d886:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800d888:	7fbb      	ldrb	r3, [r7, #30]
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d124      	bne.n	800d8d8 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800d88e:	4b15      	ldr	r3, [pc, #84]	; (800d8e4 <SD_read+0x90>)
 800d890:	6818      	ldr	r0, [r3, #0]
 800d892:	f107 0112 	add.w	r1, r7, #18
 800d896:	f247 5330 	movw	r3, #30000	; 0x7530
 800d89a:	2200      	movs	r2, #0
 800d89c:	f005 fa22 	bl	8012ce4 <osMessageQueueGet>
 800d8a0:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800d8a2:	69bb      	ldr	r3, [r7, #24]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d117      	bne.n	800d8d8 <SD_read+0x84>
 800d8a8:	8a7b      	ldrh	r3, [r7, #18]
 800d8aa:	2b01      	cmp	r3, #1
 800d8ac:	d114      	bne.n	800d8d8 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800d8ae:	f004 fccf 	bl	8012250 <osKernelGetTickCount>
 800d8b2:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800d8b4:	e007      	b.n	800d8c6 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d8b6:	f7ff fef1 	bl	800d69c <BSP_SD_GetCardState>
 800d8ba:	4603      	mov	r3, r0
 800d8bc:	2b00      	cmp	r3, #0
 800d8be:	d102      	bne.n	800d8c6 <SD_read+0x72>
              {
                res = RES_OK;
 800d8c0:	2300      	movs	r3, #0
 800d8c2:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800d8c4:	e008      	b.n	800d8d8 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800d8c6:	f004 fcc3 	bl	8012250 <osKernelGetTickCount>
 800d8ca:	4602      	mov	r2, r0
 800d8cc:	697b      	ldr	r3, [r7, #20]
 800d8ce:	1ad3      	subs	r3, r2, r3
 800d8d0:	f247 522f 	movw	r2, #29999	; 0x752f
 800d8d4:	4293      	cmp	r3, r2
 800d8d6:	d9ee      	bls.n	800d8b6 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800d8d8:	7ffb      	ldrb	r3, [r7, #31]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3720      	adds	r7, #32
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	bf00      	nop
 800d8e4:	2000032c 	.word	0x2000032c

0800d8e8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
   
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800d8e8:	b580      	push	{r7, lr}
 800d8ea:	b088      	sub	sp, #32
 800d8ec:	af00      	add	r7, sp, #0
 800d8ee:	60b9      	str	r1, [r7, #8]
 800d8f0:	607a      	str	r2, [r7, #4]
 800d8f2:	603b      	str	r3, [r7, #0]
 800d8f4:	4603      	mov	r3, r0
 800d8f6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800d8fc:	f247 5030 	movw	r0, #30000	; 0x7530
 800d900:	f7ff ff1c 	bl	800d73c <SD_CheckStatusWithTimeout>
 800d904:	4603      	mov	r3, r0
 800d906:	2b00      	cmp	r3, #0
 800d908:	da01      	bge.n	800d90e <SD_write+0x26>
  {
    return res;
 800d90a:	7ffb      	ldrb	r3, [r7, #31]
 800d90c:	e02d      	b.n	800d96a <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800d90e:	683a      	ldr	r2, [r7, #0]
 800d910:	6879      	ldr	r1, [r7, #4]
 800d912:	68b8      	ldr	r0, [r7, #8]
 800d914:	f7ff fea8 	bl	800d668 <BSP_SD_WriteBlocks_DMA>
 800d918:	4603      	mov	r3, r0
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d124      	bne.n	800d968 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800d91e:	4b15      	ldr	r3, [pc, #84]	; (800d974 <SD_write+0x8c>)
 800d920:	6818      	ldr	r0, [r3, #0]
 800d922:	f107 0112 	add.w	r1, r7, #18
 800d926:	f247 5330 	movw	r3, #30000	; 0x7530
 800d92a:	2200      	movs	r2, #0
 800d92c:	f005 f9da 	bl	8012ce4 <osMessageQueueGet>
 800d930:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800d932:	69bb      	ldr	r3, [r7, #24]
 800d934:	2b00      	cmp	r3, #0
 800d936:	d117      	bne.n	800d968 <SD_write+0x80>
 800d938:	8a7b      	ldrh	r3, [r7, #18]
 800d93a:	2b02      	cmp	r3, #2
 800d93c:	d114      	bne.n	800d968 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800d93e:	f004 fc87 	bl	8012250 <osKernelGetTickCount>
 800d942:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800d944:	e007      	b.n	800d956 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800d946:	f7ff fea9 	bl	800d69c <BSP_SD_GetCardState>
 800d94a:	4603      	mov	r3, r0
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d102      	bne.n	800d956 <SD_write+0x6e>
          {
            res = RES_OK;
 800d950:	2300      	movs	r3, #0
 800d952:	77fb      	strb	r3, [r7, #31]
            break;
 800d954:	e008      	b.n	800d968 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800d956:	f004 fc7b 	bl	8012250 <osKernelGetTickCount>
 800d95a:	4602      	mov	r2, r0
 800d95c:	697b      	ldr	r3, [r7, #20]
 800d95e:	1ad3      	subs	r3, r2, r3
 800d960:	f247 522f 	movw	r2, #29999	; 0x752f
 800d964:	4293      	cmp	r3, r2
 800d966:	d9ee      	bls.n	800d946 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800d968:	7ffb      	ldrb	r3, [r7, #31]
}
 800d96a:	4618      	mov	r0, r3
 800d96c:	3720      	adds	r7, #32
 800d96e:	46bd      	mov	sp, r7
 800d970:	bd80      	pop	{r7, pc}
 800d972:	bf00      	nop
 800d974:	2000032c 	.word	0x2000032c

0800d978 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b08c      	sub	sp, #48	; 0x30
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	4603      	mov	r3, r0
 800d980:	603a      	str	r2, [r7, #0]
 800d982:	71fb      	strb	r3, [r7, #7]
 800d984:	460b      	mov	r3, r1
 800d986:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800d988:	2301      	movs	r3, #1
 800d98a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800d98e:	4b25      	ldr	r3, [pc, #148]	; (800da24 <SD_ioctl+0xac>)
 800d990:	781b      	ldrb	r3, [r3, #0]
 800d992:	b2db      	uxtb	r3, r3
 800d994:	f003 0301 	and.w	r3, r3, #1
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d001      	beq.n	800d9a0 <SD_ioctl+0x28>
 800d99c:	2303      	movs	r3, #3
 800d99e:	e03c      	b.n	800da1a <SD_ioctl+0xa2>

  switch (cmd)
 800d9a0:	79bb      	ldrb	r3, [r7, #6]
 800d9a2:	2b03      	cmp	r3, #3
 800d9a4:	d834      	bhi.n	800da10 <SD_ioctl+0x98>
 800d9a6:	a201      	add	r2, pc, #4	; (adr r2, 800d9ac <SD_ioctl+0x34>)
 800d9a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9ac:	0800d9bd 	.word	0x0800d9bd
 800d9b0:	0800d9c5 	.word	0x0800d9c5
 800d9b4:	0800d9dd 	.word	0x0800d9dd
 800d9b8:	0800d9f7 	.word	0x0800d9f7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800d9bc:	2300      	movs	r3, #0
 800d9be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d9c2:	e028      	b.n	800da16 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800d9c4:	f107 030c 	add.w	r3, r7, #12
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	f7ff fe77 	bl	800d6bc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800d9ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800d9d4:	2300      	movs	r3, #0
 800d9d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d9da:	e01c      	b.n	800da16 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d9dc:	f107 030c 	add.w	r3, r7, #12
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	f7ff fe6b 	bl	800d6bc <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800d9e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e8:	b29a      	uxth	r2, r3
 800d9ea:	683b      	ldr	r3, [r7, #0]
 800d9ec:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800d9f4:	e00f      	b.n	800da16 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800d9f6:	f107 030c 	add.w	r3, r7, #12
 800d9fa:	4618      	mov	r0, r3
 800d9fc:	f7ff fe5e 	bl	800d6bc <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800da00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da02:	0a5a      	lsrs	r2, r3, #9
 800da04:	683b      	ldr	r3, [r7, #0]
 800da06:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800da08:	2300      	movs	r3, #0
 800da0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800da0e:	e002      	b.n	800da16 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800da10:	2304      	movs	r3, #4
 800da12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800da16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800da1a:	4618      	mov	r0, r3
 800da1c:	3730      	adds	r7, #48	; 0x30
 800da1e:	46bd      	mov	sp, r7
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	20000009 	.word	0x20000009

0800da28 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b082      	sub	sp, #8
 800da2c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800da2e:	2302      	movs	r3, #2
 800da30:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800da32:	4b05      	ldr	r3, [pc, #20]	; (800da48 <BSP_SD_WriteCpltCallback+0x20>)
 800da34:	6818      	ldr	r0, [r3, #0]
 800da36:	1db9      	adds	r1, r7, #6
 800da38:	2300      	movs	r3, #0
 800da3a:	2200      	movs	r2, #0
 800da3c:	f005 f8de 	bl	8012bfc <osMessageQueuePut>
#endif
}
 800da40:	bf00      	nop
 800da42:	3708      	adds	r7, #8
 800da44:	46bd      	mov	sp, r7
 800da46:	bd80      	pop	{r7, pc}
 800da48:	2000032c 	.word	0x2000032c

0800da4c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800da4c:	b580      	push	{r7, lr}
 800da4e:	b082      	sub	sp, #8
 800da50:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800da52:	2301      	movs	r3, #1
 800da54:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800da56:	4b05      	ldr	r3, [pc, #20]	; (800da6c <BSP_SD_ReadCpltCallback+0x20>)
 800da58:	6818      	ldr	r0, [r3, #0]
 800da5a:	1db9      	adds	r1, r7, #6
 800da5c:	2300      	movs	r3, #0
 800da5e:	2200      	movs	r2, #0
 800da60:	f005 f8cc 	bl	8012bfc <osMessageQueuePut>
#endif
}
 800da64:	bf00      	nop
 800da66:	3708      	adds	r7, #8
 800da68:	46bd      	mov	sp, r7
 800da6a:	bd80      	pop	{r7, pc}
 800da6c:	2000032c 	.word	0x2000032c

0800da70 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da70:	b580      	push	{r7, lr}
 800da72:	b084      	sub	sp, #16
 800da74:	af00      	add	r7, sp, #0
 800da76:	6078      	str	r0, [r7, #4]
 800da78:	460b      	mov	r3, r1
 800da7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800da7c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800da80:	f009 f908 	bl	8016c94 <malloc>
 800da84:	4603      	mov	r3, r0
 800da86:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d105      	bne.n	800da9a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2200      	movs	r2, #0
 800da92:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800da96:	2302      	movs	r3, #2
 800da98:	e066      	b.n	800db68 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	68fa      	ldr	r2, [r7, #12]
 800da9e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	7c1b      	ldrb	r3, [r3, #16]
 800daa6:	2b00      	cmp	r3, #0
 800daa8:	d119      	bne.n	800dade <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800daaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800daae:	2202      	movs	r2, #2
 800dab0:	2181      	movs	r1, #129	; 0x81
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f008 ff21 	bl	80168fa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2201      	movs	r2, #1
 800dabc:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800dabe:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dac2:	2202      	movs	r2, #2
 800dac4:	2101      	movs	r1, #1
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f008 ff17 	bl	80168fa <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	2201      	movs	r2, #1
 800dad0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2210      	movs	r2, #16
 800dad8:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800dadc:	e016      	b.n	800db0c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800dade:	2340      	movs	r3, #64	; 0x40
 800dae0:	2202      	movs	r2, #2
 800dae2:	2181      	movs	r1, #129	; 0x81
 800dae4:	6878      	ldr	r0, [r7, #4]
 800dae6:	f008 ff08 	bl	80168fa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	2201      	movs	r2, #1
 800daee:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800daf0:	2340      	movs	r3, #64	; 0x40
 800daf2:	2202      	movs	r2, #2
 800daf4:	2101      	movs	r1, #1
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f008 feff 	bl	80168fa <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	2201      	movs	r2, #1
 800db00:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	2210      	movs	r2, #16
 800db08:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800db0c:	2308      	movs	r3, #8
 800db0e:	2203      	movs	r2, #3
 800db10:	2182      	movs	r1, #130	; 0x82
 800db12:	6878      	ldr	r0, [r7, #4]
 800db14:	f008 fef1 	bl	80168fa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2201      	movs	r2, #1
 800db1c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2200      	movs	r2, #0
 800db2e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	2200      	movs	r2, #0
 800db36:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	7c1b      	ldrb	r3, [r3, #16]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d109      	bne.n	800db56 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800db48:	f44f 7300 	mov.w	r3, #512	; 0x200
 800db4c:	2101      	movs	r1, #1
 800db4e:	6878      	ldr	r0, [r7, #4]
 800db50:	f008 ffc2 	bl	8016ad8 <USBD_LL_PrepareReceive>
 800db54:	e007      	b.n	800db66 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800db5c:	2340      	movs	r3, #64	; 0x40
 800db5e:	2101      	movs	r1, #1
 800db60:	6878      	ldr	r0, [r7, #4]
 800db62:	f008 ffb9 	bl	8016ad8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800db66:	2300      	movs	r3, #0
}
 800db68:	4618      	mov	r0, r3
 800db6a:	3710      	adds	r7, #16
 800db6c:	46bd      	mov	sp, r7
 800db6e:	bd80      	pop	{r7, pc}

0800db70 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db70:	b580      	push	{r7, lr}
 800db72:	b084      	sub	sp, #16
 800db74:	af00      	add	r7, sp, #0
 800db76:	6078      	str	r0, [r7, #4]
 800db78:	460b      	mov	r3, r1
 800db7a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800db7c:	2300      	movs	r3, #0
 800db7e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800db80:	2181      	movs	r1, #129	; 0x81
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f008 fedf 	bl	8016946 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	2200      	movs	r2, #0
 800db8c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800db8e:	2101      	movs	r1, #1
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f008 fed8 	bl	8016946 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	2200      	movs	r2, #0
 800db9a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800db9e:	2182      	movs	r1, #130	; 0x82
 800dba0:	6878      	ldr	r0, [r7, #4]
 800dba2:	f008 fed0 	bl	8016946 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	2200      	movs	r2, #0
 800dbaa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d00e      	beq.n	800dbde <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dbc6:	685b      	ldr	r3, [r3, #4]
 800dbc8:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dbd0:	4618      	mov	r0, r3
 800dbd2:	f009 f867 	bl	8016ca4 <free>
    pdev->pClassData = NULL;
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	2200      	movs	r2, #0
 800dbda:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800dbde:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3710      	adds	r7, #16
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}

0800dbe8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b086      	sub	sp, #24
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dbf8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800dbfe:	2300      	movs	r3, #0
 800dc00:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800dc02:	2300      	movs	r3, #0
 800dc04:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dc06:	683b      	ldr	r3, [r7, #0]
 800dc08:	781b      	ldrb	r3, [r3, #0]
 800dc0a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d03a      	beq.n	800dc88 <USBD_CDC_Setup+0xa0>
 800dc12:	2b20      	cmp	r3, #32
 800dc14:	f040 8097 	bne.w	800dd46 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	88db      	ldrh	r3, [r3, #6]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d029      	beq.n	800dc74 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800dc20:	683b      	ldr	r3, [r7, #0]
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	b25b      	sxtb	r3, r3
 800dc26:	2b00      	cmp	r3, #0
 800dc28:	da11      	bge.n	800dc4e <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dc30:	689b      	ldr	r3, [r3, #8]
 800dc32:	683a      	ldr	r2, [r7, #0]
 800dc34:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800dc36:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800dc38:	683a      	ldr	r2, [r7, #0]
 800dc3a:	88d2      	ldrh	r2, [r2, #6]
 800dc3c:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800dc3e:	6939      	ldr	r1, [r7, #16]
 800dc40:	683b      	ldr	r3, [r7, #0]
 800dc42:	88db      	ldrh	r3, [r3, #6]
 800dc44:	461a      	mov	r2, r3
 800dc46:	6878      	ldr	r0, [r7, #4]
 800dc48:	f001 fa97 	bl	800f17a <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800dc4c:	e082      	b.n	800dd54 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	785a      	ldrb	r2, [r3, #1]
 800dc52:	693b      	ldr	r3, [r7, #16]
 800dc54:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800dc58:	683b      	ldr	r3, [r7, #0]
 800dc5a:	88db      	ldrh	r3, [r3, #6]
 800dc5c:	b2da      	uxtb	r2, r3
 800dc5e:	693b      	ldr	r3, [r7, #16]
 800dc60:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800dc64:	6939      	ldr	r1, [r7, #16]
 800dc66:	683b      	ldr	r3, [r7, #0]
 800dc68:	88db      	ldrh	r3, [r3, #6]
 800dc6a:	461a      	mov	r2, r3
 800dc6c:	6878      	ldr	r0, [r7, #4]
 800dc6e:	f001 fab0 	bl	800f1d2 <USBD_CtlPrepareRx>
    break;
 800dc72:	e06f      	b.n	800dd54 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800dc7a:	689b      	ldr	r3, [r3, #8]
 800dc7c:	683a      	ldr	r2, [r7, #0]
 800dc7e:	7850      	ldrb	r0, [r2, #1]
 800dc80:	2200      	movs	r2, #0
 800dc82:	6839      	ldr	r1, [r7, #0]
 800dc84:	4798      	blx	r3
    break;
 800dc86:	e065      	b.n	800dd54 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	785b      	ldrb	r3, [r3, #1]
 800dc8c:	2b0b      	cmp	r3, #11
 800dc8e:	d84f      	bhi.n	800dd30 <USBD_CDC_Setup+0x148>
 800dc90:	a201      	add	r2, pc, #4	; (adr r2, 800dc98 <USBD_CDC_Setup+0xb0>)
 800dc92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc96:	bf00      	nop
 800dc98:	0800dcc9 	.word	0x0800dcc9
 800dc9c:	0800dd3f 	.word	0x0800dd3f
 800dca0:	0800dd31 	.word	0x0800dd31
 800dca4:	0800dd31 	.word	0x0800dd31
 800dca8:	0800dd31 	.word	0x0800dd31
 800dcac:	0800dd31 	.word	0x0800dd31
 800dcb0:	0800dd31 	.word	0x0800dd31
 800dcb4:	0800dd31 	.word	0x0800dd31
 800dcb8:	0800dd31 	.word	0x0800dd31
 800dcbc:	0800dd31 	.word	0x0800dd31
 800dcc0:	0800dcf1 	.word	0x0800dcf1
 800dcc4:	0800dd19 	.word	0x0800dd19
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dcce:	2b03      	cmp	r3, #3
 800dcd0:	d107      	bne.n	800dce2 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800dcd2:	f107 030c 	add.w	r3, r7, #12
 800dcd6:	2202      	movs	r2, #2
 800dcd8:	4619      	mov	r1, r3
 800dcda:	6878      	ldr	r0, [r7, #4]
 800dcdc:	f001 fa4d 	bl	800f17a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800dce0:	e030      	b.n	800dd44 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800dce2:	6839      	ldr	r1, [r7, #0]
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f001 f9d7 	bl	800f098 <USBD_CtlError>
        ret = USBD_FAIL;
 800dcea:	2303      	movs	r3, #3
 800dcec:	75fb      	strb	r3, [r7, #23]
      break;
 800dcee:	e029      	b.n	800dd44 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dcf6:	2b03      	cmp	r3, #3
 800dcf8:	d107      	bne.n	800dd0a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800dcfa:	f107 030f 	add.w	r3, r7, #15
 800dcfe:	2201      	movs	r2, #1
 800dd00:	4619      	mov	r1, r3
 800dd02:	6878      	ldr	r0, [r7, #4]
 800dd04:	f001 fa39 	bl	800f17a <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800dd08:	e01c      	b.n	800dd44 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800dd0a:	6839      	ldr	r1, [r7, #0]
 800dd0c:	6878      	ldr	r0, [r7, #4]
 800dd0e:	f001 f9c3 	bl	800f098 <USBD_CtlError>
        ret = USBD_FAIL;
 800dd12:	2303      	movs	r3, #3
 800dd14:	75fb      	strb	r3, [r7, #23]
      break;
 800dd16:	e015      	b.n	800dd44 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd1e:	2b03      	cmp	r3, #3
 800dd20:	d00f      	beq.n	800dd42 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800dd22:	6839      	ldr	r1, [r7, #0]
 800dd24:	6878      	ldr	r0, [r7, #4]
 800dd26:	f001 f9b7 	bl	800f098 <USBD_CtlError>
        ret = USBD_FAIL;
 800dd2a:	2303      	movs	r3, #3
 800dd2c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800dd2e:	e008      	b.n	800dd42 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800dd30:	6839      	ldr	r1, [r7, #0]
 800dd32:	6878      	ldr	r0, [r7, #4]
 800dd34:	f001 f9b0 	bl	800f098 <USBD_CtlError>
      ret = USBD_FAIL;
 800dd38:	2303      	movs	r3, #3
 800dd3a:	75fb      	strb	r3, [r7, #23]
      break;
 800dd3c:	e002      	b.n	800dd44 <USBD_CDC_Setup+0x15c>
      break;
 800dd3e:	bf00      	nop
 800dd40:	e008      	b.n	800dd54 <USBD_CDC_Setup+0x16c>
      break;
 800dd42:	bf00      	nop
    }
    break;
 800dd44:	e006      	b.n	800dd54 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800dd46:	6839      	ldr	r1, [r7, #0]
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f001 f9a5 	bl	800f098 <USBD_CtlError>
    ret = USBD_FAIL;
 800dd4e:	2303      	movs	r3, #3
 800dd50:	75fb      	strb	r3, [r7, #23]
    break;
 800dd52:	bf00      	nop
  }

  return (uint8_t)ret;
 800dd54:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	3718      	adds	r7, #24
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	bd80      	pop	{r7, pc}
 800dd5e:	bf00      	nop

0800dd60 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800dd60:	b580      	push	{r7, lr}
 800dd62:	b084      	sub	sp, #16
 800dd64:	af00      	add	r7, sp, #0
 800dd66:	6078      	str	r0, [r7, #4]
 800dd68:	460b      	mov	r3, r1
 800dd6a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800dd72:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d101      	bne.n	800dd82 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800dd7e:	2303      	movs	r3, #3
 800dd80:	e049      	b.n	800de16 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dd88:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800dd8a:	78fa      	ldrb	r2, [r7, #3]
 800dd8c:	6879      	ldr	r1, [r7, #4]
 800dd8e:	4613      	mov	r3, r2
 800dd90:	009b      	lsls	r3, r3, #2
 800dd92:	4413      	add	r3, r2
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	440b      	add	r3, r1
 800dd98:	3318      	adds	r3, #24
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d029      	beq.n	800ddf4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800dda0:	78fa      	ldrb	r2, [r7, #3]
 800dda2:	6879      	ldr	r1, [r7, #4]
 800dda4:	4613      	mov	r3, r2
 800dda6:	009b      	lsls	r3, r3, #2
 800dda8:	4413      	add	r3, r2
 800ddaa:	009b      	lsls	r3, r3, #2
 800ddac:	440b      	add	r3, r1
 800ddae:	3318      	adds	r3, #24
 800ddb0:	681a      	ldr	r2, [r3, #0]
 800ddb2:	78f9      	ldrb	r1, [r7, #3]
 800ddb4:	68f8      	ldr	r0, [r7, #12]
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	00db      	lsls	r3, r3, #3
 800ddba:	1a5b      	subs	r3, r3, r1
 800ddbc:	009b      	lsls	r3, r3, #2
 800ddbe:	4403      	add	r3, r0
 800ddc0:	3344      	adds	r3, #68	; 0x44
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	fbb2 f1f3 	udiv	r1, r2, r3
 800ddc8:	fb03 f301 	mul.w	r3, r3, r1
 800ddcc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800ddce:	2b00      	cmp	r3, #0
 800ddd0:	d110      	bne.n	800ddf4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800ddd2:	78fa      	ldrb	r2, [r7, #3]
 800ddd4:	6879      	ldr	r1, [r7, #4]
 800ddd6:	4613      	mov	r3, r2
 800ddd8:	009b      	lsls	r3, r3, #2
 800ddda:	4413      	add	r3, r2
 800dddc:	009b      	lsls	r3, r3, #2
 800ddde:	440b      	add	r3, r1
 800dde0:	3318      	adds	r3, #24
 800dde2:	2200      	movs	r2, #0
 800dde4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800dde6:	78f9      	ldrb	r1, [r7, #3]
 800dde8:	2300      	movs	r3, #0
 800ddea:	2200      	movs	r2, #0
 800ddec:	6878      	ldr	r0, [r7, #4]
 800ddee:	f008 fe52 	bl	8016a96 <USBD_LL_Transmit>
 800ddf2:	e00f      	b.n	800de14 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800ddf4:	68bb      	ldr	r3, [r7, #8]
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800de02:	691b      	ldr	r3, [r3, #16]
 800de04:	68ba      	ldr	r2, [r7, #8]
 800de06:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800de0a:	68ba      	ldr	r2, [r7, #8]
 800de0c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800de10:	78fa      	ldrb	r2, [r7, #3]
 800de12:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800de14:	2300      	movs	r3, #0
}
 800de16:	4618      	mov	r0, r3
 800de18:	3710      	adds	r7, #16
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}

0800de1e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800de1e:	b580      	push	{r7, lr}
 800de20:	b084      	sub	sp, #16
 800de22:	af00      	add	r7, sp, #0
 800de24:	6078      	str	r0, [r7, #4]
 800de26:	460b      	mov	r3, r1
 800de28:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800de30:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d101      	bne.n	800de40 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800de3c:	2303      	movs	r3, #3
 800de3e:	e015      	b.n	800de6c <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800de40:	78fb      	ldrb	r3, [r7, #3]
 800de42:	4619      	mov	r1, r3
 800de44:	6878      	ldr	r0, [r7, #4]
 800de46:	f008 fe68 	bl	8016b1a <USBD_LL_GetRxDataSize>
 800de4a:	4602      	mov	r2, r0
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800de58:	68db      	ldr	r3, [r3, #12]
 800de5a:	68fa      	ldr	r2, [r7, #12]
 800de5c:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800de60:	68fa      	ldr	r2, [r7, #12]
 800de62:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800de66:	4611      	mov	r1, r2
 800de68:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800de6a:	2300      	movs	r3, #0
}
 800de6c:	4618      	mov	r0, r3
 800de6e:	3710      	adds	r7, #16
 800de70:	46bd      	mov	sp, r7
 800de72:	bd80      	pop	{r7, pc}

0800de74 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b084      	sub	sp, #16
 800de78:	af00      	add	r7, sp, #0
 800de7a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800de82:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d015      	beq.n	800deba <USBD_CDC_EP0_RxReady+0x46>
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800de94:	2bff      	cmp	r3, #255	; 0xff
 800de96:	d010      	beq.n	800deba <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800de9e:	689b      	ldr	r3, [r3, #8]
 800dea0:	68fa      	ldr	r2, [r7, #12]
 800dea2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800dea6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800dea8:	68fa      	ldr	r2, [r7, #12]
 800deaa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800deae:	b292      	uxth	r2, r2
 800deb0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	22ff      	movs	r2, #255	; 0xff
 800deb6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800deba:	2300      	movs	r3, #0
}
 800debc:	4618      	mov	r0, r3
 800debe:	3710      	adds	r7, #16
 800dec0:	46bd      	mov	sp, r7
 800dec2:	bd80      	pop	{r7, pc}

0800dec4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800dec4:	b480      	push	{r7}
 800dec6:	b083      	sub	sp, #12
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	2243      	movs	r2, #67	; 0x43
 800ded0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ded2:	4b03      	ldr	r3, [pc, #12]	; (800dee0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	370c      	adds	r7, #12
 800ded8:	46bd      	mov	sp, r7
 800deda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dede:	4770      	bx	lr
 800dee0:	20000094 	.word	0x20000094

0800dee4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800dee4:	b480      	push	{r7}
 800dee6:	b083      	sub	sp, #12
 800dee8:	af00      	add	r7, sp, #0
 800deea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	2243      	movs	r2, #67	; 0x43
 800def0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800def2:	4b03      	ldr	r3, [pc, #12]	; (800df00 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800def4:	4618      	mov	r0, r3
 800def6:	370c      	adds	r7, #12
 800def8:	46bd      	mov	sp, r7
 800defa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800defe:	4770      	bx	lr
 800df00:	20000050 	.word	0x20000050

0800df04 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800df04:	b480      	push	{r7}
 800df06:	b083      	sub	sp, #12
 800df08:	af00      	add	r7, sp, #0
 800df0a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	2243      	movs	r2, #67	; 0x43
 800df10:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800df12:	4b03      	ldr	r3, [pc, #12]	; (800df20 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800df14:	4618      	mov	r0, r3
 800df16:	370c      	adds	r7, #12
 800df18:	46bd      	mov	sp, r7
 800df1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1e:	4770      	bx	lr
 800df20:	200000d8 	.word	0x200000d8

0800df24 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800df24:	b480      	push	{r7}
 800df26:	b083      	sub	sp, #12
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	220a      	movs	r2, #10
 800df30:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800df32:	4b03      	ldr	r3, [pc, #12]	; (800df40 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800df34:	4618      	mov	r0, r3
 800df36:	370c      	adds	r7, #12
 800df38:	46bd      	mov	sp, r7
 800df3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df3e:	4770      	bx	lr
 800df40:	2000000c 	.word	0x2000000c

0800df44 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800df44:	b480      	push	{r7}
 800df46:	b083      	sub	sp, #12
 800df48:	af00      	add	r7, sp, #0
 800df4a:	6078      	str	r0, [r7, #4]
 800df4c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800df4e:	683b      	ldr	r3, [r7, #0]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d101      	bne.n	800df58 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800df54:	2303      	movs	r3, #3
 800df56:	e004      	b.n	800df62 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	683a      	ldr	r2, [r7, #0]
 800df5c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	370c      	adds	r7, #12
 800df66:	46bd      	mov	sp, r7
 800df68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df6c:	4770      	bx	lr

0800df6e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800df6e:	b480      	push	{r7}
 800df70:	b087      	sub	sp, #28
 800df72:	af00      	add	r7, sp, #0
 800df74:	60f8      	str	r0, [r7, #12]
 800df76:	60b9      	str	r1, [r7, #8]
 800df78:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800df80:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800df82:	697b      	ldr	r3, [r7, #20]
 800df84:	68ba      	ldr	r2, [r7, #8]
 800df86:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800df8a:	697b      	ldr	r3, [r7, #20]
 800df8c:	687a      	ldr	r2, [r7, #4]
 800df8e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800df92:	2300      	movs	r3, #0
}
 800df94:	4618      	mov	r0, r3
 800df96:	371c      	adds	r7, #28
 800df98:	46bd      	mov	sp, r7
 800df9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df9e:	4770      	bx	lr

0800dfa0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800dfa0:	b480      	push	{r7}
 800dfa2:	b085      	sub	sp, #20
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
 800dfa8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfb0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	683a      	ldr	r2, [r7, #0]
 800dfb6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800dfba:	2300      	movs	r3, #0
}
 800dfbc:	4618      	mov	r0, r3
 800dfbe:	3714      	adds	r7, #20
 800dfc0:	46bd      	mov	sp, r7
 800dfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc6:	4770      	bx	lr

0800dfc8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b084      	sub	sp, #16
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfd6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d101      	bne.n	800dfe6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800dfe2:	2303      	movs	r3, #3
 800dfe4:	e016      	b.n	800e014 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	7c1b      	ldrb	r3, [r3, #16]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d109      	bne.n	800e002 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800dff4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dff8:	2101      	movs	r1, #1
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f008 fd6c 	bl	8016ad8 <USBD_LL_PrepareReceive>
 800e000:	e007      	b.n	800e012 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e008:	2340      	movs	r3, #64	; 0x40
 800e00a:	2101      	movs	r1, #1
 800e00c:	6878      	ldr	r0, [r7, #4]
 800e00e:	f008 fd63 	bl	8016ad8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e012:	2300      	movs	r3, #0
}
 800e014:	4618      	mov	r0, r3
 800e016:	3710      	adds	r7, #16
 800e018:	46bd      	mov	sp, r7
 800e01a:	bd80      	pop	{r7, pc}

0800e01c <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b086      	sub	sp, #24
 800e020:	af00      	add	r7, sp, #0
 800e022:	60f8      	str	r0, [r7, #12]
 800e024:	60b9      	str	r1, [r7, #8]
 800e026:	4613      	mov	r3, r2
 800e028:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800e02a:	68fb      	ldr	r3, [r7, #12]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d101      	bne.n	800e034 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800e030:	2303      	movs	r3, #3
 800e032:	e025      	b.n	800e080 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800e034:	68fb      	ldr	r3, [r7, #12]
 800e036:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d003      	beq.n	800e046 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	2200      	movs	r2, #0
 800e042:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d003      	beq.n	800e058 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800e050:	68fb      	ldr	r3, [r7, #12]
 800e052:	2200      	movs	r2, #0
 800e054:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800e058:	68bb      	ldr	r3, [r7, #8]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d003      	beq.n	800e066 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800e05e:	68fb      	ldr	r3, [r7, #12]
 800e060:	68ba      	ldr	r2, [r7, #8]
 800e062:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	2201      	movs	r2, #1
 800e06a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	79fa      	ldrb	r2, [r7, #7]
 800e072:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800e074:	68f8      	ldr	r0, [r7, #12]
 800e076:	f008 fbd9 	bl	801682c <USBD_LL_Init>
 800e07a:	4603      	mov	r3, r0
 800e07c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800e07e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e080:	4618      	mov	r0, r3
 800e082:	3718      	adds	r7, #24
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}

0800e088 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800e088:	b580      	push	{r7, lr}
 800e08a:	b084      	sub	sp, #16
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
 800e090:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e092:	2300      	movs	r3, #0
 800e094:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	2b00      	cmp	r3, #0
 800e09a:	d101      	bne.n	800e0a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800e09c:	2303      	movs	r3, #3
 800e09e:	e010      	b.n	800e0c2 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	683a      	ldr	r2, [r7, #0]
 800e0a4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e0ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0b0:	f107 020e 	add.w	r2, r7, #14
 800e0b4:	4610      	mov	r0, r2
 800e0b6:	4798      	blx	r3
 800e0b8:	4602      	mov	r2, r0
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800e0c0:	2300      	movs	r3, #0
}
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	3710      	adds	r7, #16
 800e0c6:	46bd      	mov	sp, r7
 800e0c8:	bd80      	pop	{r7, pc}

0800e0ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800e0ca:	b580      	push	{r7, lr}
 800e0cc:	b082      	sub	sp, #8
 800e0ce:	af00      	add	r7, sp, #0
 800e0d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800e0d2:	6878      	ldr	r0, [r7, #4]
 800e0d4:	f008 fbf6 	bl	80168c4 <USBD_LL_Start>
 800e0d8:	4603      	mov	r3, r0
}
 800e0da:	4618      	mov	r0, r3
 800e0dc:	3708      	adds	r7, #8
 800e0de:	46bd      	mov	sp, r7
 800e0e0:	bd80      	pop	{r7, pc}

0800e0e2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800e0e2:	b480      	push	{r7}
 800e0e4:	b083      	sub	sp, #12
 800e0e6:	af00      	add	r7, sp, #0
 800e0e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e0ea:	2300      	movs	r3, #0
}
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	370c      	adds	r7, #12
 800e0f0:	46bd      	mov	sp, r7
 800e0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f6:	4770      	bx	lr

0800e0f8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b084      	sub	sp, #16
 800e0fc:	af00      	add	r7, sp, #0
 800e0fe:	6078      	str	r0, [r7, #4]
 800e100:	460b      	mov	r3, r1
 800e102:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800e104:	2303      	movs	r3, #3
 800e106:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d009      	beq.n	800e126 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	78fa      	ldrb	r2, [r7, #3]
 800e11c:	4611      	mov	r1, r2
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	4798      	blx	r3
 800e122:	4603      	mov	r3, r0
 800e124:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e126:	7bfb      	ldrb	r3, [r7, #15]
}
 800e128:	4618      	mov	r0, r3
 800e12a:	3710      	adds	r7, #16
 800e12c:	46bd      	mov	sp, r7
 800e12e:	bd80      	pop	{r7, pc}

0800e130 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e130:	b580      	push	{r7, lr}
 800e132:	b082      	sub	sp, #8
 800e134:	af00      	add	r7, sp, #0
 800e136:	6078      	str	r0, [r7, #4]
 800e138:	460b      	mov	r3, r1
 800e13a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e142:	2b00      	cmp	r3, #0
 800e144:	d007      	beq.n	800e156 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e14c:	685b      	ldr	r3, [r3, #4]
 800e14e:	78fa      	ldrb	r2, [r7, #3]
 800e150:	4611      	mov	r1, r2
 800e152:	6878      	ldr	r0, [r7, #4]
 800e154:	4798      	blx	r3
  }

  return USBD_OK;
 800e156:	2300      	movs	r3, #0
}
 800e158:	4618      	mov	r0, r3
 800e15a:	3708      	adds	r7, #8
 800e15c:	46bd      	mov	sp, r7
 800e15e:	bd80      	pop	{r7, pc}

0800e160 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800e160:	b580      	push	{r7, lr}
 800e162:	b084      	sub	sp, #16
 800e164:	af00      	add	r7, sp, #0
 800e166:	6078      	str	r0, [r7, #4]
 800e168:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800e16a:	687b      	ldr	r3, [r7, #4]
 800e16c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e170:	6839      	ldr	r1, [r7, #0]
 800e172:	4618      	mov	r0, r3
 800e174:	f000 ff56 	bl	800f024 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2201      	movs	r2, #1
 800e17c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800e186:	461a      	mov	r2, r3
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e194:	f003 031f 	and.w	r3, r3, #31
 800e198:	2b01      	cmp	r3, #1
 800e19a:	d00e      	beq.n	800e1ba <USBD_LL_SetupStage+0x5a>
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d302      	bcc.n	800e1a6 <USBD_LL_SetupStage+0x46>
 800e1a0:	2b02      	cmp	r3, #2
 800e1a2:	d014      	beq.n	800e1ce <USBD_LL_SetupStage+0x6e>
 800e1a4:	e01d      	b.n	800e1e2 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e1ac:	4619      	mov	r1, r3
 800e1ae:	6878      	ldr	r0, [r7, #4]
 800e1b0:	f000 fa18 	bl	800e5e4 <USBD_StdDevReq>
 800e1b4:	4603      	mov	r3, r0
 800e1b6:	73fb      	strb	r3, [r7, #15]
      break;
 800e1b8:	e020      	b.n	800e1fc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e1c0:	4619      	mov	r1, r3
 800e1c2:	6878      	ldr	r0, [r7, #4]
 800e1c4:	f000 fa7c 	bl	800e6c0 <USBD_StdItfReq>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	73fb      	strb	r3, [r7, #15]
      break;
 800e1cc:	e016      	b.n	800e1fc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800e1d4:	4619      	mov	r1, r3
 800e1d6:	6878      	ldr	r0, [r7, #4]
 800e1d8:	f000 fab8 	bl	800e74c <USBD_StdEPReq>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	73fb      	strb	r3, [r7, #15]
      break;
 800e1e0:	e00c      	b.n	800e1fc <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800e1e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e1ec:	b2db      	uxtb	r3, r3
 800e1ee:	4619      	mov	r1, r3
 800e1f0:	6878      	ldr	r0, [r7, #4]
 800e1f2:	f008 fbc7 	bl	8016984 <USBD_LL_StallEP>
 800e1f6:	4603      	mov	r3, r0
 800e1f8:	73fb      	strb	r3, [r7, #15]
      break;
 800e1fa:	bf00      	nop
  }

  return ret;
 800e1fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3710      	adds	r7, #16
 800e202:	46bd      	mov	sp, r7
 800e204:	bd80      	pop	{r7, pc}

0800e206 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800e206:	b580      	push	{r7, lr}
 800e208:	b086      	sub	sp, #24
 800e20a:	af00      	add	r7, sp, #0
 800e20c:	60f8      	str	r0, [r7, #12]
 800e20e:	460b      	mov	r3, r1
 800e210:	607a      	str	r2, [r7, #4]
 800e212:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e214:	7afb      	ldrb	r3, [r7, #11]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d137      	bne.n	800e28a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e220:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e228:	2b03      	cmp	r3, #3
 800e22a:	d14a      	bne.n	800e2c2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	689a      	ldr	r2, [r3, #8]
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	68db      	ldr	r3, [r3, #12]
 800e234:	429a      	cmp	r2, r3
 800e236:	d913      	bls.n	800e260 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e238:	693b      	ldr	r3, [r7, #16]
 800e23a:	689a      	ldr	r2, [r3, #8]
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	68db      	ldr	r3, [r3, #12]
 800e240:	1ad2      	subs	r2, r2, r3
 800e242:	693b      	ldr	r3, [r7, #16]
 800e244:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800e246:	693b      	ldr	r3, [r7, #16]
 800e248:	68da      	ldr	r2, [r3, #12]
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	689b      	ldr	r3, [r3, #8]
 800e24e:	4293      	cmp	r3, r2
 800e250:	bf28      	it	cs
 800e252:	4613      	movcs	r3, r2
 800e254:	461a      	mov	r2, r3
 800e256:	6879      	ldr	r1, [r7, #4]
 800e258:	68f8      	ldr	r0, [r7, #12]
 800e25a:	f000 ffd7 	bl	800f20c <USBD_CtlContinueRx>
 800e25e:	e030      	b.n	800e2c2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e266:	691b      	ldr	r3, [r3, #16]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d00a      	beq.n	800e282 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800e272:	2b03      	cmp	r3, #3
 800e274:	d105      	bne.n	800e282 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800e276:	68fb      	ldr	r3, [r7, #12]
 800e278:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e27c:	691b      	ldr	r3, [r3, #16]
 800e27e:	68f8      	ldr	r0, [r7, #12]
 800e280:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800e282:	68f8      	ldr	r0, [r7, #12]
 800e284:	f000 ffd3 	bl	800f22e <USBD_CtlSendStatus>
 800e288:	e01b      	b.n	800e2c2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800e28a:	68fb      	ldr	r3, [r7, #12]
 800e28c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e290:	699b      	ldr	r3, [r3, #24]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d013      	beq.n	800e2be <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800e29c:	2b03      	cmp	r3, #3
 800e29e:	d10e      	bne.n	800e2be <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e2a6:	699b      	ldr	r3, [r3, #24]
 800e2a8:	7afa      	ldrb	r2, [r7, #11]
 800e2aa:	4611      	mov	r1, r2
 800e2ac:	68f8      	ldr	r0, [r7, #12]
 800e2ae:	4798      	blx	r3
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800e2b4:	7dfb      	ldrb	r3, [r7, #23]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d003      	beq.n	800e2c2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800e2ba:	7dfb      	ldrb	r3, [r7, #23]
 800e2bc:	e002      	b.n	800e2c4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e2be:	2303      	movs	r3, #3
 800e2c0:	e000      	b.n	800e2c4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800e2c2:	2300      	movs	r3, #0
}
 800e2c4:	4618      	mov	r0, r3
 800e2c6:	3718      	adds	r7, #24
 800e2c8:	46bd      	mov	sp, r7
 800e2ca:	bd80      	pop	{r7, pc}

0800e2cc <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800e2cc:	b580      	push	{r7, lr}
 800e2ce:	b086      	sub	sp, #24
 800e2d0:	af00      	add	r7, sp, #0
 800e2d2:	60f8      	str	r0, [r7, #12]
 800e2d4:	460b      	mov	r3, r1
 800e2d6:	607a      	str	r2, [r7, #4]
 800e2d8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800e2da:	7afb      	ldrb	r3, [r7, #11]
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d16a      	bne.n	800e3b6 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	3314      	adds	r3, #20
 800e2e4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800e2ec:	2b02      	cmp	r3, #2
 800e2ee:	d155      	bne.n	800e39c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800e2f0:	693b      	ldr	r3, [r7, #16]
 800e2f2:	689a      	ldr	r2, [r3, #8]
 800e2f4:	693b      	ldr	r3, [r7, #16]
 800e2f6:	68db      	ldr	r3, [r3, #12]
 800e2f8:	429a      	cmp	r2, r3
 800e2fa:	d914      	bls.n	800e326 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800e2fc:	693b      	ldr	r3, [r7, #16]
 800e2fe:	689a      	ldr	r2, [r3, #8]
 800e300:	693b      	ldr	r3, [r7, #16]
 800e302:	68db      	ldr	r3, [r3, #12]
 800e304:	1ad2      	subs	r2, r2, r3
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800e30a:	693b      	ldr	r3, [r7, #16]
 800e30c:	689b      	ldr	r3, [r3, #8]
 800e30e:	461a      	mov	r2, r3
 800e310:	6879      	ldr	r1, [r7, #4]
 800e312:	68f8      	ldr	r0, [r7, #12]
 800e314:	f000 ff4c 	bl	800f1b0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e318:	2300      	movs	r3, #0
 800e31a:	2200      	movs	r2, #0
 800e31c:	2100      	movs	r1, #0
 800e31e:	68f8      	ldr	r0, [r7, #12]
 800e320:	f008 fbda 	bl	8016ad8 <USBD_LL_PrepareReceive>
 800e324:	e03a      	b.n	800e39c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800e326:	693b      	ldr	r3, [r7, #16]
 800e328:	68da      	ldr	r2, [r3, #12]
 800e32a:	693b      	ldr	r3, [r7, #16]
 800e32c:	689b      	ldr	r3, [r3, #8]
 800e32e:	429a      	cmp	r2, r3
 800e330:	d11c      	bne.n	800e36c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800e332:	693b      	ldr	r3, [r7, #16]
 800e334:	685a      	ldr	r2, [r3, #4]
 800e336:	693b      	ldr	r3, [r7, #16]
 800e338:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800e33a:	429a      	cmp	r2, r3
 800e33c:	d316      	bcc.n	800e36c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800e33e:	693b      	ldr	r3, [r7, #16]
 800e340:	685a      	ldr	r2, [r3, #4]
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800e348:	429a      	cmp	r2, r3
 800e34a:	d20f      	bcs.n	800e36c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800e34c:	2200      	movs	r2, #0
 800e34e:	2100      	movs	r1, #0
 800e350:	68f8      	ldr	r0, [r7, #12]
 800e352:	f000 ff2d 	bl	800f1b0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	2200      	movs	r2, #0
 800e35a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e35e:	2300      	movs	r3, #0
 800e360:	2200      	movs	r2, #0
 800e362:	2100      	movs	r1, #0
 800e364:	68f8      	ldr	r0, [r7, #12]
 800e366:	f008 fbb7 	bl	8016ad8 <USBD_LL_PrepareReceive>
 800e36a:	e017      	b.n	800e39c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e36c:	68fb      	ldr	r3, [r7, #12]
 800e36e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e372:	68db      	ldr	r3, [r3, #12]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d00a      	beq.n	800e38e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800e37e:	2b03      	cmp	r3, #3
 800e380:	d105      	bne.n	800e38e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e388:	68db      	ldr	r3, [r3, #12]
 800e38a:	68f8      	ldr	r0, [r7, #12]
 800e38c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e38e:	2180      	movs	r1, #128	; 0x80
 800e390:	68f8      	ldr	r0, [r7, #12]
 800e392:	f008 faf7 	bl	8016984 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800e396:	68f8      	ldr	r0, [r7, #12]
 800e398:	f000 ff5c 	bl	800f254 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800e3a2:	2b01      	cmp	r3, #1
 800e3a4:	d123      	bne.n	800e3ee <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800e3a6:	68f8      	ldr	r0, [r7, #12]
 800e3a8:	f7ff fe9b 	bl	800e0e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	2200      	movs	r2, #0
 800e3b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800e3b4:	e01b      	b.n	800e3ee <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e3bc:	695b      	ldr	r3, [r3, #20]
 800e3be:	2b00      	cmp	r3, #0
 800e3c0:	d013      	beq.n	800e3ea <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800e3c2:	68fb      	ldr	r3, [r7, #12]
 800e3c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800e3c8:	2b03      	cmp	r3, #3
 800e3ca:	d10e      	bne.n	800e3ea <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800e3cc:	68fb      	ldr	r3, [r7, #12]
 800e3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e3d2:	695b      	ldr	r3, [r3, #20]
 800e3d4:	7afa      	ldrb	r2, [r7, #11]
 800e3d6:	4611      	mov	r1, r2
 800e3d8:	68f8      	ldr	r0, [r7, #12]
 800e3da:	4798      	blx	r3
 800e3dc:	4603      	mov	r3, r0
 800e3de:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800e3e0:	7dfb      	ldrb	r3, [r7, #23]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d003      	beq.n	800e3ee <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800e3e6:	7dfb      	ldrb	r3, [r7, #23]
 800e3e8:	e002      	b.n	800e3f0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800e3ea:	2303      	movs	r3, #3
 800e3ec:	e000      	b.n	800e3f0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800e3ee:	2300      	movs	r3, #0
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3718      	adds	r7, #24
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	bd80      	pop	{r7, pc}

0800e3f8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800e3f8:	b580      	push	{r7, lr}
 800e3fa:	b082      	sub	sp, #8
 800e3fc:	af00      	add	r7, sp, #0
 800e3fe:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	2201      	movs	r2, #1
 800e404:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	2200      	movs	r2, #0
 800e40c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800e410:	687b      	ldr	r3, [r7, #4]
 800e412:	2200      	movs	r2, #0
 800e414:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	2200      	movs	r2, #0
 800e41a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e424:	2b00      	cmp	r3, #0
 800e426:	d009      	beq.n	800e43c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e428:	687b      	ldr	r3, [r7, #4]
 800e42a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e42e:	685b      	ldr	r3, [r3, #4]
 800e430:	687a      	ldr	r2, [r7, #4]
 800e432:	6852      	ldr	r2, [r2, #4]
 800e434:	b2d2      	uxtb	r2, r2
 800e436:	4611      	mov	r1, r2
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e43c:	2340      	movs	r3, #64	; 0x40
 800e43e:	2200      	movs	r2, #0
 800e440:	2100      	movs	r1, #0
 800e442:	6878      	ldr	r0, [r7, #4]
 800e444:	f008 fa59 	bl	80168fa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	2201      	movs	r2, #1
 800e44c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	2240      	movs	r2, #64	; 0x40
 800e454:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e458:	2340      	movs	r3, #64	; 0x40
 800e45a:	2200      	movs	r2, #0
 800e45c:	2180      	movs	r1, #128	; 0x80
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f008 fa4b 	bl	80168fa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	2201      	movs	r2, #1
 800e468:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2240      	movs	r2, #64	; 0x40
 800e46e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800e470:	2300      	movs	r3, #0
}
 800e472:	4618      	mov	r0, r3
 800e474:	3708      	adds	r7, #8
 800e476:	46bd      	mov	sp, r7
 800e478:	bd80      	pop	{r7, pc}

0800e47a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e47a:	b480      	push	{r7}
 800e47c:	b083      	sub	sp, #12
 800e47e:	af00      	add	r7, sp, #0
 800e480:	6078      	str	r0, [r7, #4]
 800e482:	460b      	mov	r3, r1
 800e484:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	78fa      	ldrb	r2, [r7, #3]
 800e48a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e48c:	2300      	movs	r3, #0
}
 800e48e:	4618      	mov	r0, r3
 800e490:	370c      	adds	r7, #12
 800e492:	46bd      	mov	sp, r7
 800e494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e498:	4770      	bx	lr

0800e49a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e49a:	b480      	push	{r7}
 800e49c:	b083      	sub	sp, #12
 800e49e:	af00      	add	r7, sp, #0
 800e4a0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	2204      	movs	r2, #4
 800e4b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800e4b6:	2300      	movs	r3, #0
}
 800e4b8:	4618      	mov	r0, r3
 800e4ba:	370c      	adds	r7, #12
 800e4bc:	46bd      	mov	sp, r7
 800e4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4c2:	4770      	bx	lr

0800e4c4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e4c4:	b480      	push	{r7}
 800e4c6:	b083      	sub	sp, #12
 800e4c8:	af00      	add	r7, sp, #0
 800e4ca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e4d2:	2b04      	cmp	r3, #4
 800e4d4:	d105      	bne.n	800e4e2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e4d6:	687b      	ldr	r3, [r7, #4]
 800e4d8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800e4e2:	2300      	movs	r3, #0
}
 800e4e4:	4618      	mov	r0, r3
 800e4e6:	370c      	adds	r7, #12
 800e4e8:	46bd      	mov	sp, r7
 800e4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ee:	4770      	bx	lr

0800e4f0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e4f0:	b580      	push	{r7, lr}
 800e4f2:	b082      	sub	sp, #8
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e4fe:	2b03      	cmp	r3, #3
 800e500:	d10b      	bne.n	800e51a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e508:	69db      	ldr	r3, [r3, #28]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d005      	beq.n	800e51a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e514:	69db      	ldr	r3, [r3, #28]
 800e516:	6878      	ldr	r0, [r7, #4]
 800e518:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e51a:	2300      	movs	r3, #0
}
 800e51c:	4618      	mov	r0, r3
 800e51e:	3708      	adds	r7, #8
 800e520:	46bd      	mov	sp, r7
 800e522:	bd80      	pop	{r7, pc}

0800e524 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e524:	b480      	push	{r7}
 800e526:	b083      	sub	sp, #12
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
 800e52c:	460b      	mov	r3, r1
 800e52e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e530:	2300      	movs	r3, #0
}
 800e532:	4618      	mov	r0, r3
 800e534:	370c      	adds	r7, #12
 800e536:	46bd      	mov	sp, r7
 800e538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e53c:	4770      	bx	lr

0800e53e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e53e:	b480      	push	{r7}
 800e540:	b083      	sub	sp, #12
 800e542:	af00      	add	r7, sp, #0
 800e544:	6078      	str	r0, [r7, #4]
 800e546:	460b      	mov	r3, r1
 800e548:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e54a:	2300      	movs	r3, #0
}
 800e54c:	4618      	mov	r0, r3
 800e54e:	370c      	adds	r7, #12
 800e550:	46bd      	mov	sp, r7
 800e552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e556:	4770      	bx	lr

0800e558 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e558:	b480      	push	{r7}
 800e55a:	b083      	sub	sp, #12
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e560:	2300      	movs	r3, #0
}
 800e562:	4618      	mov	r0, r3
 800e564:	370c      	adds	r7, #12
 800e566:	46bd      	mov	sp, r7
 800e568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56c:	4770      	bx	lr

0800e56e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e56e:	b580      	push	{r7, lr}
 800e570:	b082      	sub	sp, #8
 800e572:	af00      	add	r7, sp, #0
 800e574:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2201      	movs	r2, #1
 800e57a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e584:	2b00      	cmp	r3, #0
 800e586:	d009      	beq.n	800e59c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e588:	687b      	ldr	r3, [r7, #4]
 800e58a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e58e:	685b      	ldr	r3, [r3, #4]
 800e590:	687a      	ldr	r2, [r7, #4]
 800e592:	6852      	ldr	r2, [r2, #4]
 800e594:	b2d2      	uxtb	r2, r2
 800e596:	4611      	mov	r1, r2
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	4798      	blx	r3
  }

  return USBD_OK;
 800e59c:	2300      	movs	r3, #0
}
 800e59e:	4618      	mov	r0, r3
 800e5a0:	3708      	adds	r7, #8
 800e5a2:	46bd      	mov	sp, r7
 800e5a4:	bd80      	pop	{r7, pc}

0800e5a6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e5a6:	b480      	push	{r7}
 800e5a8:	b087      	sub	sp, #28
 800e5aa:	af00      	add	r7, sp, #0
 800e5ac:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e5b2:	697b      	ldr	r3, [r7, #20]
 800e5b4:	781b      	ldrb	r3, [r3, #0]
 800e5b6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e5b8:	697b      	ldr	r3, [r7, #20]
 800e5ba:	3301      	adds	r3, #1
 800e5bc:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e5be:	697b      	ldr	r3, [r7, #20]
 800e5c0:	781b      	ldrb	r3, [r3, #0]
 800e5c2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e5c4:	8a3b      	ldrh	r3, [r7, #16]
 800e5c6:	021b      	lsls	r3, r3, #8
 800e5c8:	b21a      	sxth	r2, r3
 800e5ca:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e5ce:	4313      	orrs	r3, r2
 800e5d0:	b21b      	sxth	r3, r3
 800e5d2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e5d4:	89fb      	ldrh	r3, [r7, #14]
}
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	371c      	adds	r7, #28
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5e0:	4770      	bx	lr
	...

0800e5e4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b084      	sub	sp, #16
 800e5e8:	af00      	add	r7, sp, #0
 800e5ea:	6078      	str	r0, [r7, #4]
 800e5ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	781b      	ldrb	r3, [r3, #0]
 800e5f6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e5fa:	2b20      	cmp	r3, #32
 800e5fc:	d004      	beq.n	800e608 <USBD_StdDevReq+0x24>
 800e5fe:	2b40      	cmp	r3, #64	; 0x40
 800e600:	d002      	beq.n	800e608 <USBD_StdDevReq+0x24>
 800e602:	2b00      	cmp	r3, #0
 800e604:	d00a      	beq.n	800e61c <USBD_StdDevReq+0x38>
 800e606:	e050      	b.n	800e6aa <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e608:	687b      	ldr	r3, [r7, #4]
 800e60a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e60e:	689b      	ldr	r3, [r3, #8]
 800e610:	6839      	ldr	r1, [r7, #0]
 800e612:	6878      	ldr	r0, [r7, #4]
 800e614:	4798      	blx	r3
 800e616:	4603      	mov	r3, r0
 800e618:	73fb      	strb	r3, [r7, #15]
    break;
 800e61a:	e04b      	b.n	800e6b4 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800e61c:	683b      	ldr	r3, [r7, #0]
 800e61e:	785b      	ldrb	r3, [r3, #1]
 800e620:	2b09      	cmp	r3, #9
 800e622:	d83c      	bhi.n	800e69e <USBD_StdDevReq+0xba>
 800e624:	a201      	add	r2, pc, #4	; (adr r2, 800e62c <USBD_StdDevReq+0x48>)
 800e626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e62a:	bf00      	nop
 800e62c:	0800e681 	.word	0x0800e681
 800e630:	0800e695 	.word	0x0800e695
 800e634:	0800e69f 	.word	0x0800e69f
 800e638:	0800e68b 	.word	0x0800e68b
 800e63c:	0800e69f 	.word	0x0800e69f
 800e640:	0800e65f 	.word	0x0800e65f
 800e644:	0800e655 	.word	0x0800e655
 800e648:	0800e69f 	.word	0x0800e69f
 800e64c:	0800e677 	.word	0x0800e677
 800e650:	0800e669 	.word	0x0800e669
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800e654:	6839      	ldr	r1, [r7, #0]
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f000 f9ce 	bl	800e9f8 <USBD_GetDescriptor>
      break;
 800e65c:	e024      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800e65e:	6839      	ldr	r1, [r7, #0]
 800e660:	6878      	ldr	r0, [r7, #4]
 800e662:	f000 fb5d 	bl	800ed20 <USBD_SetAddress>
      break;
 800e666:	e01f      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800e668:	6839      	ldr	r1, [r7, #0]
 800e66a:	6878      	ldr	r0, [r7, #4]
 800e66c:	f000 fb9a 	bl	800eda4 <USBD_SetConfig>
 800e670:	4603      	mov	r3, r0
 800e672:	73fb      	strb	r3, [r7, #15]
      break;
 800e674:	e018      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800e676:	6839      	ldr	r1, [r7, #0]
 800e678:	6878      	ldr	r0, [r7, #4]
 800e67a:	f000 fc37 	bl	800eeec <USBD_GetConfig>
      break;
 800e67e:	e013      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800e680:	6839      	ldr	r1, [r7, #0]
 800e682:	6878      	ldr	r0, [r7, #4]
 800e684:	f000 fc66 	bl	800ef54 <USBD_GetStatus>
      break;
 800e688:	e00e      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800e68a:	6839      	ldr	r1, [r7, #0]
 800e68c:	6878      	ldr	r0, [r7, #4]
 800e68e:	f000 fc94 	bl	800efba <USBD_SetFeature>
      break;
 800e692:	e009      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800e694:	6839      	ldr	r1, [r7, #0]
 800e696:	6878      	ldr	r0, [r7, #4]
 800e698:	f000 fca3 	bl	800efe2 <USBD_ClrFeature>
      break;
 800e69c:	e004      	b.n	800e6a8 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800e69e:	6839      	ldr	r1, [r7, #0]
 800e6a0:	6878      	ldr	r0, [r7, #4]
 800e6a2:	f000 fcf9 	bl	800f098 <USBD_CtlError>
      break;
 800e6a6:	bf00      	nop
    }
    break;
 800e6a8:	e004      	b.n	800e6b4 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800e6aa:	6839      	ldr	r1, [r7, #0]
 800e6ac:	6878      	ldr	r0, [r7, #4]
 800e6ae:	f000 fcf3 	bl	800f098 <USBD_CtlError>
    break;
 800e6b2:	bf00      	nop
  }

  return ret;
 800e6b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	3710      	adds	r7, #16
 800e6ba:	46bd      	mov	sp, r7
 800e6bc:	bd80      	pop	{r7, pc}
 800e6be:	bf00      	nop

0800e6c0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	b084      	sub	sp, #16
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
 800e6c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e6ca:	2300      	movs	r3, #0
 800e6cc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e6ce:	683b      	ldr	r3, [r7, #0]
 800e6d0:	781b      	ldrb	r3, [r3, #0]
 800e6d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e6d6:	2b20      	cmp	r3, #32
 800e6d8:	d003      	beq.n	800e6e2 <USBD_StdItfReq+0x22>
 800e6da:	2b40      	cmp	r3, #64	; 0x40
 800e6dc:	d001      	beq.n	800e6e2 <USBD_StdItfReq+0x22>
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d12a      	bne.n	800e738 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e6e8:	3b01      	subs	r3, #1
 800e6ea:	2b02      	cmp	r3, #2
 800e6ec:	d81d      	bhi.n	800e72a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e6ee:	683b      	ldr	r3, [r7, #0]
 800e6f0:	889b      	ldrh	r3, [r3, #4]
 800e6f2:	b2db      	uxtb	r3, r3
 800e6f4:	2b01      	cmp	r3, #1
 800e6f6:	d813      	bhi.n	800e720 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e6fe:	689b      	ldr	r3, [r3, #8]
 800e700:	6839      	ldr	r1, [r7, #0]
 800e702:	6878      	ldr	r0, [r7, #4]
 800e704:	4798      	blx	r3
 800e706:	4603      	mov	r3, r0
 800e708:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800e70a:	683b      	ldr	r3, [r7, #0]
 800e70c:	88db      	ldrh	r3, [r3, #6]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d110      	bne.n	800e734 <USBD_StdItfReq+0x74>
 800e712:	7bfb      	ldrb	r3, [r7, #15]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d10d      	bne.n	800e734 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800e718:	6878      	ldr	r0, [r7, #4]
 800e71a:	f000 fd88 	bl	800f22e <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800e71e:	e009      	b.n	800e734 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800e720:	6839      	ldr	r1, [r7, #0]
 800e722:	6878      	ldr	r0, [r7, #4]
 800e724:	f000 fcb8 	bl	800f098 <USBD_CtlError>
      break;
 800e728:	e004      	b.n	800e734 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800e72a:	6839      	ldr	r1, [r7, #0]
 800e72c:	6878      	ldr	r0, [r7, #4]
 800e72e:	f000 fcb3 	bl	800f098 <USBD_CtlError>
      break;
 800e732:	e000      	b.n	800e736 <USBD_StdItfReq+0x76>
      break;
 800e734:	bf00      	nop
    }
    break;
 800e736:	e004      	b.n	800e742 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800e738:	6839      	ldr	r1, [r7, #0]
 800e73a:	6878      	ldr	r0, [r7, #4]
 800e73c:	f000 fcac 	bl	800f098 <USBD_CtlError>
    break;
 800e740:	bf00      	nop
  }

  return ret;
 800e742:	7bfb      	ldrb	r3, [r7, #15]
}
 800e744:	4618      	mov	r0, r3
 800e746:	3710      	adds	r7, #16
 800e748:	46bd      	mov	sp, r7
 800e74a:	bd80      	pop	{r7, pc}

0800e74c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e74c:	b580      	push	{r7, lr}
 800e74e:	b084      	sub	sp, #16
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
 800e754:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e756:	2300      	movs	r3, #0
 800e758:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800e75a:	683b      	ldr	r3, [r7, #0]
 800e75c:	889b      	ldrh	r3, [r3, #4]
 800e75e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e760:	683b      	ldr	r3, [r7, #0]
 800e762:	781b      	ldrb	r3, [r3, #0]
 800e764:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e768:	2b20      	cmp	r3, #32
 800e76a:	d004      	beq.n	800e776 <USBD_StdEPReq+0x2a>
 800e76c:	2b40      	cmp	r3, #64	; 0x40
 800e76e:	d002      	beq.n	800e776 <USBD_StdEPReq+0x2a>
 800e770:	2b00      	cmp	r3, #0
 800e772:	d00a      	beq.n	800e78a <USBD_StdEPReq+0x3e>
 800e774:	e135      	b.n	800e9e2 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e77c:	689b      	ldr	r3, [r3, #8]
 800e77e:	6839      	ldr	r1, [r7, #0]
 800e780:	6878      	ldr	r0, [r7, #4]
 800e782:	4798      	blx	r3
 800e784:	4603      	mov	r3, r0
 800e786:	73fb      	strb	r3, [r7, #15]
    break;
 800e788:	e130      	b.n	800e9ec <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800e78a:	683b      	ldr	r3, [r7, #0]
 800e78c:	785b      	ldrb	r3, [r3, #1]
 800e78e:	2b01      	cmp	r3, #1
 800e790:	d03e      	beq.n	800e810 <USBD_StdEPReq+0xc4>
 800e792:	2b03      	cmp	r3, #3
 800e794:	d002      	beq.n	800e79c <USBD_StdEPReq+0x50>
 800e796:	2b00      	cmp	r3, #0
 800e798:	d077      	beq.n	800e88a <USBD_StdEPReq+0x13e>
 800e79a:	e11c      	b.n	800e9d6 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7a2:	2b02      	cmp	r3, #2
 800e7a4:	d002      	beq.n	800e7ac <USBD_StdEPReq+0x60>
 800e7a6:	2b03      	cmp	r3, #3
 800e7a8:	d015      	beq.n	800e7d6 <USBD_StdEPReq+0x8a>
 800e7aa:	e02b      	b.n	800e804 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e7ac:	7bbb      	ldrb	r3, [r7, #14]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d00c      	beq.n	800e7cc <USBD_StdEPReq+0x80>
 800e7b2:	7bbb      	ldrb	r3, [r7, #14]
 800e7b4:	2b80      	cmp	r3, #128	; 0x80
 800e7b6:	d009      	beq.n	800e7cc <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800e7b8:	7bbb      	ldrb	r3, [r7, #14]
 800e7ba:	4619      	mov	r1, r3
 800e7bc:	6878      	ldr	r0, [r7, #4]
 800e7be:	f008 f8e1 	bl	8016984 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e7c2:	2180      	movs	r1, #128	; 0x80
 800e7c4:	6878      	ldr	r0, [r7, #4]
 800e7c6:	f008 f8dd 	bl	8016984 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e7ca:	e020      	b.n	800e80e <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800e7cc:	6839      	ldr	r1, [r7, #0]
 800e7ce:	6878      	ldr	r0, [r7, #4]
 800e7d0:	f000 fc62 	bl	800f098 <USBD_CtlError>
        break;
 800e7d4:	e01b      	b.n	800e80e <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e7d6:	683b      	ldr	r3, [r7, #0]
 800e7d8:	885b      	ldrh	r3, [r3, #2]
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d10e      	bne.n	800e7fc <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e7de:	7bbb      	ldrb	r3, [r7, #14]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	d00b      	beq.n	800e7fc <USBD_StdEPReq+0xb0>
 800e7e4:	7bbb      	ldrb	r3, [r7, #14]
 800e7e6:	2b80      	cmp	r3, #128	; 0x80
 800e7e8:	d008      	beq.n	800e7fc <USBD_StdEPReq+0xb0>
 800e7ea:	683b      	ldr	r3, [r7, #0]
 800e7ec:	88db      	ldrh	r3, [r3, #6]
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d104      	bne.n	800e7fc <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800e7f2:	7bbb      	ldrb	r3, [r7, #14]
 800e7f4:	4619      	mov	r1, r3
 800e7f6:	6878      	ldr	r0, [r7, #4]
 800e7f8:	f008 f8c4 	bl	8016984 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800e7fc:	6878      	ldr	r0, [r7, #4]
 800e7fe:	f000 fd16 	bl	800f22e <USBD_CtlSendStatus>

        break;
 800e802:	e004      	b.n	800e80e <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800e804:	6839      	ldr	r1, [r7, #0]
 800e806:	6878      	ldr	r0, [r7, #4]
 800e808:	f000 fc46 	bl	800f098 <USBD_CtlError>
        break;
 800e80c:	bf00      	nop
      }
      break;
 800e80e:	e0e7      	b.n	800e9e0 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e816:	2b02      	cmp	r3, #2
 800e818:	d002      	beq.n	800e820 <USBD_StdEPReq+0xd4>
 800e81a:	2b03      	cmp	r3, #3
 800e81c:	d015      	beq.n	800e84a <USBD_StdEPReq+0xfe>
 800e81e:	e02d      	b.n	800e87c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e820:	7bbb      	ldrb	r3, [r7, #14]
 800e822:	2b00      	cmp	r3, #0
 800e824:	d00c      	beq.n	800e840 <USBD_StdEPReq+0xf4>
 800e826:	7bbb      	ldrb	r3, [r7, #14]
 800e828:	2b80      	cmp	r3, #128	; 0x80
 800e82a:	d009      	beq.n	800e840 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800e82c:	7bbb      	ldrb	r3, [r7, #14]
 800e82e:	4619      	mov	r1, r3
 800e830:	6878      	ldr	r0, [r7, #4]
 800e832:	f008 f8a7 	bl	8016984 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800e836:	2180      	movs	r1, #128	; 0x80
 800e838:	6878      	ldr	r0, [r7, #4]
 800e83a:	f008 f8a3 	bl	8016984 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800e83e:	e023      	b.n	800e888 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800e840:	6839      	ldr	r1, [r7, #0]
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f000 fc28 	bl	800f098 <USBD_CtlError>
        break;
 800e848:	e01e      	b.n	800e888 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800e84a:	683b      	ldr	r3, [r7, #0]
 800e84c:	885b      	ldrh	r3, [r3, #2]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d119      	bne.n	800e886 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800e852:	7bbb      	ldrb	r3, [r7, #14]
 800e854:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d004      	beq.n	800e866 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e85c:	7bbb      	ldrb	r3, [r7, #14]
 800e85e:	4619      	mov	r1, r3
 800e860:	6878      	ldr	r0, [r7, #4]
 800e862:	f008 f8ae 	bl	80169c2 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800e866:	6878      	ldr	r0, [r7, #4]
 800e868:	f000 fce1 	bl	800f22e <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800e872:	689b      	ldr	r3, [r3, #8]
 800e874:	6839      	ldr	r1, [r7, #0]
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	4798      	blx	r3
        }
        break;
 800e87a:	e004      	b.n	800e886 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800e87c:	6839      	ldr	r1, [r7, #0]
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f000 fc0a 	bl	800f098 <USBD_CtlError>
        break;
 800e884:	e000      	b.n	800e888 <USBD_StdEPReq+0x13c>
        break;
 800e886:	bf00      	nop
      }
      break;
 800e888:	e0aa      	b.n	800e9e0 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e890:	2b02      	cmp	r3, #2
 800e892:	d002      	beq.n	800e89a <USBD_StdEPReq+0x14e>
 800e894:	2b03      	cmp	r3, #3
 800e896:	d032      	beq.n	800e8fe <USBD_StdEPReq+0x1b2>
 800e898:	e097      	b.n	800e9ca <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e89a:	7bbb      	ldrb	r3, [r7, #14]
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d007      	beq.n	800e8b0 <USBD_StdEPReq+0x164>
 800e8a0:	7bbb      	ldrb	r3, [r7, #14]
 800e8a2:	2b80      	cmp	r3, #128	; 0x80
 800e8a4:	d004      	beq.n	800e8b0 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800e8a6:	6839      	ldr	r1, [r7, #0]
 800e8a8:	6878      	ldr	r0, [r7, #4]
 800e8aa:	f000 fbf5 	bl	800f098 <USBD_CtlError>
          break;
 800e8ae:	e091      	b.n	800e9d4 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e8b0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	da0b      	bge.n	800e8d0 <USBD_StdEPReq+0x184>
 800e8b8:	7bbb      	ldrb	r3, [r7, #14]
 800e8ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e8be:	4613      	mov	r3, r2
 800e8c0:	009b      	lsls	r3, r3, #2
 800e8c2:	4413      	add	r3, r2
 800e8c4:	009b      	lsls	r3, r3, #2
 800e8c6:	3310      	adds	r3, #16
 800e8c8:	687a      	ldr	r2, [r7, #4]
 800e8ca:	4413      	add	r3, r2
 800e8cc:	3304      	adds	r3, #4
 800e8ce:	e00b      	b.n	800e8e8 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800e8d0:	7bbb      	ldrb	r3, [r7, #14]
 800e8d2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e8d6:	4613      	mov	r3, r2
 800e8d8:	009b      	lsls	r3, r3, #2
 800e8da:	4413      	add	r3, r2
 800e8dc:	009b      	lsls	r3, r3, #2
 800e8de:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e8e2:	687a      	ldr	r2, [r7, #4]
 800e8e4:	4413      	add	r3, r2
 800e8e6:	3304      	adds	r3, #4
 800e8e8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800e8ea:	68bb      	ldr	r3, [r7, #8]
 800e8ec:	2200      	movs	r2, #0
 800e8ee:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e8f0:	68bb      	ldr	r3, [r7, #8]
 800e8f2:	2202      	movs	r2, #2
 800e8f4:	4619      	mov	r1, r3
 800e8f6:	6878      	ldr	r0, [r7, #4]
 800e8f8:	f000 fc3f 	bl	800f17a <USBD_CtlSendData>
        break;
 800e8fc:	e06a      	b.n	800e9d4 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800e8fe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e902:	2b00      	cmp	r3, #0
 800e904:	da11      	bge.n	800e92a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e906:	7bbb      	ldrb	r3, [r7, #14]
 800e908:	f003 020f 	and.w	r2, r3, #15
 800e90c:	6879      	ldr	r1, [r7, #4]
 800e90e:	4613      	mov	r3, r2
 800e910:	009b      	lsls	r3, r3, #2
 800e912:	4413      	add	r3, r2
 800e914:	009b      	lsls	r3, r3, #2
 800e916:	440b      	add	r3, r1
 800e918:	3324      	adds	r3, #36	; 0x24
 800e91a:	881b      	ldrh	r3, [r3, #0]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d117      	bne.n	800e950 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800e920:	6839      	ldr	r1, [r7, #0]
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f000 fbb8 	bl	800f098 <USBD_CtlError>
            break;
 800e928:	e054      	b.n	800e9d4 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e92a:	7bbb      	ldrb	r3, [r7, #14]
 800e92c:	f003 020f 	and.w	r2, r3, #15
 800e930:	6879      	ldr	r1, [r7, #4]
 800e932:	4613      	mov	r3, r2
 800e934:	009b      	lsls	r3, r3, #2
 800e936:	4413      	add	r3, r2
 800e938:	009b      	lsls	r3, r3, #2
 800e93a:	440b      	add	r3, r1
 800e93c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800e940:	881b      	ldrh	r3, [r3, #0]
 800e942:	2b00      	cmp	r3, #0
 800e944:	d104      	bne.n	800e950 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800e946:	6839      	ldr	r1, [r7, #0]
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f000 fba5 	bl	800f098 <USBD_CtlError>
            break;
 800e94e:	e041      	b.n	800e9d4 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e950:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e954:	2b00      	cmp	r3, #0
 800e956:	da0b      	bge.n	800e970 <USBD_StdEPReq+0x224>
 800e958:	7bbb      	ldrb	r3, [r7, #14]
 800e95a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e95e:	4613      	mov	r3, r2
 800e960:	009b      	lsls	r3, r3, #2
 800e962:	4413      	add	r3, r2
 800e964:	009b      	lsls	r3, r3, #2
 800e966:	3310      	adds	r3, #16
 800e968:	687a      	ldr	r2, [r7, #4]
 800e96a:	4413      	add	r3, r2
 800e96c:	3304      	adds	r3, #4
 800e96e:	e00b      	b.n	800e988 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800e970:	7bbb      	ldrb	r3, [r7, #14]
 800e972:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e976:	4613      	mov	r3, r2
 800e978:	009b      	lsls	r3, r3, #2
 800e97a:	4413      	add	r3, r2
 800e97c:	009b      	lsls	r3, r3, #2
 800e97e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	4413      	add	r3, r2
 800e986:	3304      	adds	r3, #4
 800e988:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e98a:	7bbb      	ldrb	r3, [r7, #14]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	d002      	beq.n	800e996 <USBD_StdEPReq+0x24a>
 800e990:	7bbb      	ldrb	r3, [r7, #14]
 800e992:	2b80      	cmp	r3, #128	; 0x80
 800e994:	d103      	bne.n	800e99e <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	2200      	movs	r2, #0
 800e99a:	601a      	str	r2, [r3, #0]
 800e99c:	e00e      	b.n	800e9bc <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e99e:	7bbb      	ldrb	r3, [r7, #14]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f008 f82c 	bl	8016a00 <USBD_LL_IsStallEP>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d003      	beq.n	800e9b6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800e9ae:	68bb      	ldr	r3, [r7, #8]
 800e9b0:	2201      	movs	r2, #1
 800e9b2:	601a      	str	r2, [r3, #0]
 800e9b4:	e002      	b.n	800e9bc <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800e9b6:	68bb      	ldr	r3, [r7, #8]
 800e9b8:	2200      	movs	r2, #0
 800e9ba:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e9bc:	68bb      	ldr	r3, [r7, #8]
 800e9be:	2202      	movs	r2, #2
 800e9c0:	4619      	mov	r1, r3
 800e9c2:	6878      	ldr	r0, [r7, #4]
 800e9c4:	f000 fbd9 	bl	800f17a <USBD_CtlSendData>
          break;
 800e9c8:	e004      	b.n	800e9d4 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800e9ca:	6839      	ldr	r1, [r7, #0]
 800e9cc:	6878      	ldr	r0, [r7, #4]
 800e9ce:	f000 fb63 	bl	800f098 <USBD_CtlError>
        break;
 800e9d2:	bf00      	nop
      }
      break;
 800e9d4:	e004      	b.n	800e9e0 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800e9d6:	6839      	ldr	r1, [r7, #0]
 800e9d8:	6878      	ldr	r0, [r7, #4]
 800e9da:	f000 fb5d 	bl	800f098 <USBD_CtlError>
      break;
 800e9de:	bf00      	nop
    }
    break;
 800e9e0:	e004      	b.n	800e9ec <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800e9e2:	6839      	ldr	r1, [r7, #0]
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f000 fb57 	bl	800f098 <USBD_CtlError>
    break;
 800e9ea:	bf00      	nop
  }

  return ret;
 800e9ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	3710      	adds	r7, #16
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}
	...

0800e9f8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b084      	sub	sp, #16
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	6078      	str	r0, [r7, #4]
 800ea00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ea02:	2300      	movs	r3, #0
 800ea04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ea06:	2300      	movs	r3, #0
 800ea08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ea0e:	683b      	ldr	r3, [r7, #0]
 800ea10:	885b      	ldrh	r3, [r3, #2]
 800ea12:	0a1b      	lsrs	r3, r3, #8
 800ea14:	b29b      	uxth	r3, r3
 800ea16:	3b01      	subs	r3, #1
 800ea18:	2b0e      	cmp	r3, #14
 800ea1a:	f200 8152 	bhi.w	800ecc2 <USBD_GetDescriptor+0x2ca>
 800ea1e:	a201      	add	r2, pc, #4	; (adr r2, 800ea24 <USBD_GetDescriptor+0x2c>)
 800ea20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea24:	0800ea95 	.word	0x0800ea95
 800ea28:	0800eaad 	.word	0x0800eaad
 800ea2c:	0800eaed 	.word	0x0800eaed
 800ea30:	0800ecc3 	.word	0x0800ecc3
 800ea34:	0800ecc3 	.word	0x0800ecc3
 800ea38:	0800ec63 	.word	0x0800ec63
 800ea3c:	0800ec8f 	.word	0x0800ec8f
 800ea40:	0800ecc3 	.word	0x0800ecc3
 800ea44:	0800ecc3 	.word	0x0800ecc3
 800ea48:	0800ecc3 	.word	0x0800ecc3
 800ea4c:	0800ecc3 	.word	0x0800ecc3
 800ea50:	0800ecc3 	.word	0x0800ecc3
 800ea54:	0800ecc3 	.word	0x0800ecc3
 800ea58:	0800ecc3 	.word	0x0800ecc3
 800ea5c:	0800ea61 	.word	0x0800ea61
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800ea60:	687b      	ldr	r3, [r7, #4]
 800ea62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea66:	69db      	ldr	r3, [r3, #28]
 800ea68:	2b00      	cmp	r3, #0
 800ea6a:	d00b      	beq.n	800ea84 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea72:	69db      	ldr	r3, [r3, #28]
 800ea74:	687a      	ldr	r2, [r7, #4]
 800ea76:	7c12      	ldrb	r2, [r2, #16]
 800ea78:	f107 0108 	add.w	r1, r7, #8
 800ea7c:	4610      	mov	r0, r2
 800ea7e:	4798      	blx	r3
 800ea80:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800ea82:	e126      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800ea84:	6839      	ldr	r1, [r7, #0]
 800ea86:	6878      	ldr	r0, [r7, #4]
 800ea88:	f000 fb06 	bl	800f098 <USBD_CtlError>
      err++;
 800ea8c:	7afb      	ldrb	r3, [r7, #11]
 800ea8e:	3301      	adds	r3, #1
 800ea90:	72fb      	strb	r3, [r7, #11]
    break;
 800ea92:	e11e      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	687a      	ldr	r2, [r7, #4]
 800ea9e:	7c12      	ldrb	r2, [r2, #16]
 800eaa0:	f107 0108 	add.w	r1, r7, #8
 800eaa4:	4610      	mov	r0, r2
 800eaa6:	4798      	blx	r3
 800eaa8:	60f8      	str	r0, [r7, #12]
    break;
 800eaaa:	e112      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	7c1b      	ldrb	r3, [r3, #16]
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d10d      	bne.n	800ead0 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800eab4:	687b      	ldr	r3, [r7, #4]
 800eab6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eaba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eabc:	f107 0208 	add.w	r2, r7, #8
 800eac0:	4610      	mov	r0, r2
 800eac2:	4798      	blx	r3
 800eac4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	3301      	adds	r3, #1
 800eaca:	2202      	movs	r2, #2
 800eacc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800eace:	e100      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ead6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ead8:	f107 0208 	add.w	r2, r7, #8
 800eadc:	4610      	mov	r0, r2
 800eade:	4798      	blx	r3
 800eae0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800eae2:	68fb      	ldr	r3, [r7, #12]
 800eae4:	3301      	adds	r3, #1
 800eae6:	2202      	movs	r2, #2
 800eae8:	701a      	strb	r2, [r3, #0]
    break;
 800eaea:	e0f2      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	885b      	ldrh	r3, [r3, #2]
 800eaf0:	b2db      	uxtb	r3, r3
 800eaf2:	2b05      	cmp	r3, #5
 800eaf4:	f200 80ac 	bhi.w	800ec50 <USBD_GetDescriptor+0x258>
 800eaf8:	a201      	add	r2, pc, #4	; (adr r2, 800eb00 <USBD_GetDescriptor+0x108>)
 800eafa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eafe:	bf00      	nop
 800eb00:	0800eb19 	.word	0x0800eb19
 800eb04:	0800eb4d 	.word	0x0800eb4d
 800eb08:	0800eb81 	.word	0x0800eb81
 800eb0c:	0800ebb5 	.word	0x0800ebb5
 800eb10:	0800ebe9 	.word	0x0800ebe9
 800eb14:	0800ec1d 	.word	0x0800ec1d
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb1e:	685b      	ldr	r3, [r3, #4]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d00b      	beq.n	800eb3c <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb2a:	685b      	ldr	r3, [r3, #4]
 800eb2c:	687a      	ldr	r2, [r7, #4]
 800eb2e:	7c12      	ldrb	r2, [r2, #16]
 800eb30:	f107 0108 	add.w	r1, r7, #8
 800eb34:	4610      	mov	r0, r2
 800eb36:	4798      	blx	r3
 800eb38:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eb3a:	e091      	b.n	800ec60 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800eb3c:	6839      	ldr	r1, [r7, #0]
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 faaa 	bl	800f098 <USBD_CtlError>
        err++;
 800eb44:	7afb      	ldrb	r3, [r7, #11]
 800eb46:	3301      	adds	r3, #1
 800eb48:	72fb      	strb	r3, [r7, #11]
      break;
 800eb4a:	e089      	b.n	800ec60 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb52:	689b      	ldr	r3, [r3, #8]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d00b      	beq.n	800eb70 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb5e:	689b      	ldr	r3, [r3, #8]
 800eb60:	687a      	ldr	r2, [r7, #4]
 800eb62:	7c12      	ldrb	r2, [r2, #16]
 800eb64:	f107 0108 	add.w	r1, r7, #8
 800eb68:	4610      	mov	r0, r2
 800eb6a:	4798      	blx	r3
 800eb6c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eb6e:	e077      	b.n	800ec60 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800eb70:	6839      	ldr	r1, [r7, #0]
 800eb72:	6878      	ldr	r0, [r7, #4]
 800eb74:	f000 fa90 	bl	800f098 <USBD_CtlError>
        err++;
 800eb78:	7afb      	ldrb	r3, [r7, #11]
 800eb7a:	3301      	adds	r3, #1
 800eb7c:	72fb      	strb	r3, [r7, #11]
      break;
 800eb7e:	e06f      	b.n	800ec60 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb86:	68db      	ldr	r3, [r3, #12]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d00b      	beq.n	800eba4 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800eb92:	68db      	ldr	r3, [r3, #12]
 800eb94:	687a      	ldr	r2, [r7, #4]
 800eb96:	7c12      	ldrb	r2, [r2, #16]
 800eb98:	f107 0108 	add.w	r1, r7, #8
 800eb9c:	4610      	mov	r0, r2
 800eb9e:	4798      	blx	r3
 800eba0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eba2:	e05d      	b.n	800ec60 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800eba4:	6839      	ldr	r1, [r7, #0]
 800eba6:	6878      	ldr	r0, [r7, #4]
 800eba8:	f000 fa76 	bl	800f098 <USBD_CtlError>
        err++;
 800ebac:	7afb      	ldrb	r3, [r7, #11]
 800ebae:	3301      	adds	r3, #1
 800ebb0:	72fb      	strb	r3, [r7, #11]
      break;
 800ebb2:	e055      	b.n	800ec60 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebba:	691b      	ldr	r3, [r3, #16]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d00b      	beq.n	800ebd8 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebc6:	691b      	ldr	r3, [r3, #16]
 800ebc8:	687a      	ldr	r2, [r7, #4]
 800ebca:	7c12      	ldrb	r2, [r2, #16]
 800ebcc:	f107 0108 	add.w	r1, r7, #8
 800ebd0:	4610      	mov	r0, r2
 800ebd2:	4798      	blx	r3
 800ebd4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ebd6:	e043      	b.n	800ec60 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800ebd8:	6839      	ldr	r1, [r7, #0]
 800ebda:	6878      	ldr	r0, [r7, #4]
 800ebdc:	f000 fa5c 	bl	800f098 <USBD_CtlError>
        err++;
 800ebe0:	7afb      	ldrb	r3, [r7, #11]
 800ebe2:	3301      	adds	r3, #1
 800ebe4:	72fb      	strb	r3, [r7, #11]
      break;
 800ebe6:	e03b      	b.n	800ec60 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebee:	695b      	ldr	r3, [r3, #20]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d00b      	beq.n	800ec0c <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ebfa:	695b      	ldr	r3, [r3, #20]
 800ebfc:	687a      	ldr	r2, [r7, #4]
 800ebfe:	7c12      	ldrb	r2, [r2, #16]
 800ec00:	f107 0108 	add.w	r1, r7, #8
 800ec04:	4610      	mov	r0, r2
 800ec06:	4798      	blx	r3
 800ec08:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ec0a:	e029      	b.n	800ec60 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800ec0c:	6839      	ldr	r1, [r7, #0]
 800ec0e:	6878      	ldr	r0, [r7, #4]
 800ec10:	f000 fa42 	bl	800f098 <USBD_CtlError>
        err++;
 800ec14:	7afb      	ldrb	r3, [r7, #11]
 800ec16:	3301      	adds	r3, #1
 800ec18:	72fb      	strb	r3, [r7, #11]
      break;
 800ec1a:	e021      	b.n	800ec60 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec22:	699b      	ldr	r3, [r3, #24]
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d00b      	beq.n	800ec40 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ec2e:	699b      	ldr	r3, [r3, #24]
 800ec30:	687a      	ldr	r2, [r7, #4]
 800ec32:	7c12      	ldrb	r2, [r2, #16]
 800ec34:	f107 0108 	add.w	r1, r7, #8
 800ec38:	4610      	mov	r0, r2
 800ec3a:	4798      	blx	r3
 800ec3c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ec3e:	e00f      	b.n	800ec60 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800ec40:	6839      	ldr	r1, [r7, #0]
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f000 fa28 	bl	800f098 <USBD_CtlError>
        err++;
 800ec48:	7afb      	ldrb	r3, [r7, #11]
 800ec4a:	3301      	adds	r3, #1
 800ec4c:	72fb      	strb	r3, [r7, #11]
      break;
 800ec4e:	e007      	b.n	800ec60 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800ec50:	6839      	ldr	r1, [r7, #0]
 800ec52:	6878      	ldr	r0, [r7, #4]
 800ec54:	f000 fa20 	bl	800f098 <USBD_CtlError>
      err++;
 800ec58:	7afb      	ldrb	r3, [r7, #11]
 800ec5a:	3301      	adds	r3, #1
 800ec5c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800ec5e:	bf00      	nop
    }
    break;
 800ec60:	e037      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	7c1b      	ldrb	r3, [r3, #16]
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d109      	bne.n	800ec7e <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ec72:	f107 0208 	add.w	r2, r7, #8
 800ec76:	4610      	mov	r0, r2
 800ec78:	4798      	blx	r3
 800ec7a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800ec7c:	e029      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800ec7e:	6839      	ldr	r1, [r7, #0]
 800ec80:	6878      	ldr	r0, [r7, #4]
 800ec82:	f000 fa09 	bl	800f098 <USBD_CtlError>
      err++;
 800ec86:	7afb      	ldrb	r3, [r7, #11]
 800ec88:	3301      	adds	r3, #1
 800ec8a:	72fb      	strb	r3, [r7, #11]
    break;
 800ec8c:	e021      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	7c1b      	ldrb	r3, [r3, #16]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d10d      	bne.n	800ecb2 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ec9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec9e:	f107 0208 	add.w	r2, r7, #8
 800eca2:	4610      	mov	r0, r2
 800eca4:	4798      	blx	r3
 800eca6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800eca8:	68fb      	ldr	r3, [r7, #12]
 800ecaa:	3301      	adds	r3, #1
 800ecac:	2207      	movs	r2, #7
 800ecae:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800ecb0:	e00f      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800ecb2:	6839      	ldr	r1, [r7, #0]
 800ecb4:	6878      	ldr	r0, [r7, #4]
 800ecb6:	f000 f9ef 	bl	800f098 <USBD_CtlError>
      err++;
 800ecba:	7afb      	ldrb	r3, [r7, #11]
 800ecbc:	3301      	adds	r3, #1
 800ecbe:	72fb      	strb	r3, [r7, #11]
    break;
 800ecc0:	e007      	b.n	800ecd2 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800ecc2:	6839      	ldr	r1, [r7, #0]
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f000 f9e7 	bl	800f098 <USBD_CtlError>
    err++;
 800ecca:	7afb      	ldrb	r3, [r7, #11]
 800eccc:	3301      	adds	r3, #1
 800ecce:	72fb      	strb	r3, [r7, #11]
    break;
 800ecd0:	bf00      	nop
  }

  if (err != 0U)
 800ecd2:	7afb      	ldrb	r3, [r7, #11]
 800ecd4:	2b00      	cmp	r3, #0
 800ecd6:	d11e      	bne.n	800ed16 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800ecd8:	683b      	ldr	r3, [r7, #0]
 800ecda:	88db      	ldrh	r3, [r3, #6]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d016      	beq.n	800ed0e <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800ece0:	893b      	ldrh	r3, [r7, #8]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d00e      	beq.n	800ed04 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	88da      	ldrh	r2, [r3, #6]
 800ecea:	893b      	ldrh	r3, [r7, #8]
 800ecec:	4293      	cmp	r3, r2
 800ecee:	bf28      	it	cs
 800ecf0:	4613      	movcs	r3, r2
 800ecf2:	b29b      	uxth	r3, r3
 800ecf4:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800ecf6:	893b      	ldrh	r3, [r7, #8]
 800ecf8:	461a      	mov	r2, r3
 800ecfa:	68f9      	ldr	r1, [r7, #12]
 800ecfc:	6878      	ldr	r0, [r7, #4]
 800ecfe:	f000 fa3c 	bl	800f17a <USBD_CtlSendData>
 800ed02:	e009      	b.n	800ed18 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800ed04:	6839      	ldr	r1, [r7, #0]
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f000 f9c6 	bl	800f098 <USBD_CtlError>
 800ed0c:	e004      	b.n	800ed18 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f000 fa8d 	bl	800f22e <USBD_CtlSendStatus>
 800ed14:	e000      	b.n	800ed18 <USBD_GetDescriptor+0x320>
    return;
 800ed16:	bf00      	nop
    }
  }
}
 800ed18:	3710      	adds	r7, #16
 800ed1a:	46bd      	mov	sp, r7
 800ed1c:	bd80      	pop	{r7, pc}
 800ed1e:	bf00      	nop

0800ed20 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	b084      	sub	sp, #16
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
 800ed28:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ed2a:	683b      	ldr	r3, [r7, #0]
 800ed2c:	889b      	ldrh	r3, [r3, #4]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	d130      	bne.n	800ed94 <USBD_SetAddress+0x74>
 800ed32:	683b      	ldr	r3, [r7, #0]
 800ed34:	88db      	ldrh	r3, [r3, #6]
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d12c      	bne.n	800ed94 <USBD_SetAddress+0x74>
 800ed3a:	683b      	ldr	r3, [r7, #0]
 800ed3c:	885b      	ldrh	r3, [r3, #2]
 800ed3e:	2b7f      	cmp	r3, #127	; 0x7f
 800ed40:	d828      	bhi.n	800ed94 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ed42:	683b      	ldr	r3, [r7, #0]
 800ed44:	885b      	ldrh	r3, [r3, #2]
 800ed46:	b2db      	uxtb	r3, r3
 800ed48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ed4c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ed54:	2b03      	cmp	r3, #3
 800ed56:	d104      	bne.n	800ed62 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ed58:	6839      	ldr	r1, [r7, #0]
 800ed5a:	6878      	ldr	r0, [r7, #4]
 800ed5c:	f000 f99c 	bl	800f098 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed60:	e01c      	b.n	800ed9c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	7bfa      	ldrb	r2, [r7, #15]
 800ed66:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ed6a:	7bfb      	ldrb	r3, [r7, #15]
 800ed6c:	4619      	mov	r1, r3
 800ed6e:	6878      	ldr	r0, [r7, #4]
 800ed70:	f007 fe72 	bl	8016a58 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ed74:	6878      	ldr	r0, [r7, #4]
 800ed76:	f000 fa5a 	bl	800f22e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ed7a:	7bfb      	ldrb	r3, [r7, #15]
 800ed7c:	2b00      	cmp	r3, #0
 800ed7e:	d004      	beq.n	800ed8a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	2202      	movs	r2, #2
 800ed84:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed88:	e008      	b.n	800ed9c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2201      	movs	r2, #1
 800ed8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ed92:	e003      	b.n	800ed9c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ed94:	6839      	ldr	r1, [r7, #0]
 800ed96:	6878      	ldr	r0, [r7, #4]
 800ed98:	f000 f97e 	bl	800f098 <USBD_CtlError>
  }
}
 800ed9c:	bf00      	nop
 800ed9e:	3710      	adds	r7, #16
 800eda0:	46bd      	mov	sp, r7
 800eda2:	bd80      	pop	{r7, pc}

0800eda4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eda4:	b580      	push	{r7, lr}
 800eda6:	b084      	sub	sp, #16
 800eda8:	af00      	add	r7, sp, #0
 800edaa:	6078      	str	r0, [r7, #4]
 800edac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800edae:	2300      	movs	r3, #0
 800edb0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800edb2:	683b      	ldr	r3, [r7, #0]
 800edb4:	885b      	ldrh	r3, [r3, #2]
 800edb6:	b2da      	uxtb	r2, r3
 800edb8:	4b4b      	ldr	r3, [pc, #300]	; (800eee8 <USBD_SetConfig+0x144>)
 800edba:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800edbc:	4b4a      	ldr	r3, [pc, #296]	; (800eee8 <USBD_SetConfig+0x144>)
 800edbe:	781b      	ldrb	r3, [r3, #0]
 800edc0:	2b01      	cmp	r3, #1
 800edc2:	d905      	bls.n	800edd0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800edc4:	6839      	ldr	r1, [r7, #0]
 800edc6:	6878      	ldr	r0, [r7, #4]
 800edc8:	f000 f966 	bl	800f098 <USBD_CtlError>
    return USBD_FAIL;
 800edcc:	2303      	movs	r3, #3
 800edce:	e087      	b.n	800eee0 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800edd6:	2b02      	cmp	r3, #2
 800edd8:	d002      	beq.n	800ede0 <USBD_SetConfig+0x3c>
 800edda:	2b03      	cmp	r3, #3
 800eddc:	d025      	beq.n	800ee2a <USBD_SetConfig+0x86>
 800edde:	e071      	b.n	800eec4 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800ede0:	4b41      	ldr	r3, [pc, #260]	; (800eee8 <USBD_SetConfig+0x144>)
 800ede2:	781b      	ldrb	r3, [r3, #0]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d01c      	beq.n	800ee22 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800ede8:	4b3f      	ldr	r3, [pc, #252]	; (800eee8 <USBD_SetConfig+0x144>)
 800edea:	781b      	ldrb	r3, [r3, #0]
 800edec:	461a      	mov	r2, r3
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800edf2:	4b3d      	ldr	r3, [pc, #244]	; (800eee8 <USBD_SetConfig+0x144>)
 800edf4:	781b      	ldrb	r3, [r3, #0]
 800edf6:	4619      	mov	r1, r3
 800edf8:	6878      	ldr	r0, [r7, #4]
 800edfa:	f7ff f97d 	bl	800e0f8 <USBD_SetClassConfig>
 800edfe:	4603      	mov	r3, r0
 800ee00:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800ee02:	7bfb      	ldrb	r3, [r7, #15]
 800ee04:	2b00      	cmp	r3, #0
 800ee06:	d004      	beq.n	800ee12 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800ee08:	6839      	ldr	r1, [r7, #0]
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	f000 f944 	bl	800f098 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800ee10:	e065      	b.n	800eede <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	f000 fa0b 	bl	800f22e <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	2203      	movs	r2, #3
 800ee1c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800ee20:	e05d      	b.n	800eede <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800ee22:	6878      	ldr	r0, [r7, #4]
 800ee24:	f000 fa03 	bl	800f22e <USBD_CtlSendStatus>
    break;
 800ee28:	e059      	b.n	800eede <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800ee2a:	4b2f      	ldr	r3, [pc, #188]	; (800eee8 <USBD_SetConfig+0x144>)
 800ee2c:	781b      	ldrb	r3, [r3, #0]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d112      	bne.n	800ee58 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2202      	movs	r2, #2
 800ee36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800ee3a:	4b2b      	ldr	r3, [pc, #172]	; (800eee8 <USBD_SetConfig+0x144>)
 800ee3c:	781b      	ldrb	r3, [r3, #0]
 800ee3e:	461a      	mov	r2, r3
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ee44:	4b28      	ldr	r3, [pc, #160]	; (800eee8 <USBD_SetConfig+0x144>)
 800ee46:	781b      	ldrb	r3, [r3, #0]
 800ee48:	4619      	mov	r1, r3
 800ee4a:	6878      	ldr	r0, [r7, #4]
 800ee4c:	f7ff f970 	bl	800e130 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800ee50:	6878      	ldr	r0, [r7, #4]
 800ee52:	f000 f9ec 	bl	800f22e <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800ee56:	e042      	b.n	800eede <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800ee58:	4b23      	ldr	r3, [pc, #140]	; (800eee8 <USBD_SetConfig+0x144>)
 800ee5a:	781b      	ldrb	r3, [r3, #0]
 800ee5c:	461a      	mov	r2, r3
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	685b      	ldr	r3, [r3, #4]
 800ee62:	429a      	cmp	r2, r3
 800ee64:	d02a      	beq.n	800eebc <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	685b      	ldr	r3, [r3, #4]
 800ee6a:	b2db      	uxtb	r3, r3
 800ee6c:	4619      	mov	r1, r3
 800ee6e:	6878      	ldr	r0, [r7, #4]
 800ee70:	f7ff f95e 	bl	800e130 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800ee74:	4b1c      	ldr	r3, [pc, #112]	; (800eee8 <USBD_SetConfig+0x144>)
 800ee76:	781b      	ldrb	r3, [r3, #0]
 800ee78:	461a      	mov	r2, r3
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800ee7e:	4b1a      	ldr	r3, [pc, #104]	; (800eee8 <USBD_SetConfig+0x144>)
 800ee80:	781b      	ldrb	r3, [r3, #0]
 800ee82:	4619      	mov	r1, r3
 800ee84:	6878      	ldr	r0, [r7, #4]
 800ee86:	f7ff f937 	bl	800e0f8 <USBD_SetClassConfig>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800ee8e:	7bfb      	ldrb	r3, [r7, #15]
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d00f      	beq.n	800eeb4 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800ee94:	6839      	ldr	r1, [r7, #0]
 800ee96:	6878      	ldr	r0, [r7, #4]
 800ee98:	f000 f8fe 	bl	800f098 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	685b      	ldr	r3, [r3, #4]
 800eea0:	b2db      	uxtb	r3, r3
 800eea2:	4619      	mov	r1, r3
 800eea4:	6878      	ldr	r0, [r7, #4]
 800eea6:	f7ff f943 	bl	800e130 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	2202      	movs	r2, #2
 800eeae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800eeb2:	e014      	b.n	800eede <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800eeb4:	6878      	ldr	r0, [r7, #4]
 800eeb6:	f000 f9ba 	bl	800f22e <USBD_CtlSendStatus>
    break;
 800eeba:	e010      	b.n	800eede <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800eebc:	6878      	ldr	r0, [r7, #4]
 800eebe:	f000 f9b6 	bl	800f22e <USBD_CtlSendStatus>
    break;
 800eec2:	e00c      	b.n	800eede <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800eec4:	6839      	ldr	r1, [r7, #0]
 800eec6:	6878      	ldr	r0, [r7, #4]
 800eec8:	f000 f8e6 	bl	800f098 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800eecc:	4b06      	ldr	r3, [pc, #24]	; (800eee8 <USBD_SetConfig+0x144>)
 800eece:	781b      	ldrb	r3, [r3, #0]
 800eed0:	4619      	mov	r1, r3
 800eed2:	6878      	ldr	r0, [r7, #4]
 800eed4:	f7ff f92c 	bl	800e130 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800eed8:	2303      	movs	r3, #3
 800eeda:	73fb      	strb	r3, [r7, #15]
    break;
 800eedc:	bf00      	nop
  }

  return ret;
 800eede:	7bfb      	ldrb	r3, [r7, #15]
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3710      	adds	r7, #16
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd80      	pop	{r7, pc}
 800eee8:	20000330 	.word	0x20000330

0800eeec <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b082      	sub	sp, #8
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
 800eef4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	88db      	ldrh	r3, [r3, #6]
 800eefa:	2b01      	cmp	r3, #1
 800eefc:	d004      	beq.n	800ef08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800eefe:	6839      	ldr	r1, [r7, #0]
 800ef00:	6878      	ldr	r0, [r7, #4]
 800ef02:	f000 f8c9 	bl	800f098 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800ef06:	e021      	b.n	800ef4c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef0e:	2b01      	cmp	r3, #1
 800ef10:	db17      	blt.n	800ef42 <USBD_GetConfig+0x56>
 800ef12:	2b02      	cmp	r3, #2
 800ef14:	dd02      	ble.n	800ef1c <USBD_GetConfig+0x30>
 800ef16:	2b03      	cmp	r3, #3
 800ef18:	d00b      	beq.n	800ef32 <USBD_GetConfig+0x46>
 800ef1a:	e012      	b.n	800ef42 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800ef1c:	687b      	ldr	r3, [r7, #4]
 800ef1e:	2200      	movs	r2, #0
 800ef20:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	3308      	adds	r3, #8
 800ef26:	2201      	movs	r2, #1
 800ef28:	4619      	mov	r1, r3
 800ef2a:	6878      	ldr	r0, [r7, #4]
 800ef2c:	f000 f925 	bl	800f17a <USBD_CtlSendData>
      break;
 800ef30:	e00c      	b.n	800ef4c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	3304      	adds	r3, #4
 800ef36:	2201      	movs	r2, #1
 800ef38:	4619      	mov	r1, r3
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f000 f91d 	bl	800f17a <USBD_CtlSendData>
      break;
 800ef40:	e004      	b.n	800ef4c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800ef42:	6839      	ldr	r1, [r7, #0]
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	f000 f8a7 	bl	800f098 <USBD_CtlError>
      break;
 800ef4a:	bf00      	nop
}
 800ef4c:	bf00      	nop
 800ef4e:	3708      	adds	r7, #8
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}

0800ef54 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b082      	sub	sp, #8
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
 800ef5c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef64:	3b01      	subs	r3, #1
 800ef66:	2b02      	cmp	r3, #2
 800ef68:	d81e      	bhi.n	800efa8 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800ef6a:	683b      	ldr	r3, [r7, #0]
 800ef6c:	88db      	ldrh	r3, [r3, #6]
 800ef6e:	2b02      	cmp	r3, #2
 800ef70:	d004      	beq.n	800ef7c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800ef72:	6839      	ldr	r1, [r7, #0]
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f000 f88f 	bl	800f098 <USBD_CtlError>
      break;
 800ef7a:	e01a      	b.n	800efb2 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	2201      	movs	r2, #1
 800ef80:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800ef88:	2b00      	cmp	r3, #0
 800ef8a:	d005      	beq.n	800ef98 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	68db      	ldr	r3, [r3, #12]
 800ef90:	f043 0202 	orr.w	r2, r3, #2
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	330c      	adds	r3, #12
 800ef9c:	2202      	movs	r2, #2
 800ef9e:	4619      	mov	r1, r3
 800efa0:	6878      	ldr	r0, [r7, #4]
 800efa2:	f000 f8ea 	bl	800f17a <USBD_CtlSendData>
    break;
 800efa6:	e004      	b.n	800efb2 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800efa8:	6839      	ldr	r1, [r7, #0]
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f000 f874 	bl	800f098 <USBD_CtlError>
    break;
 800efb0:	bf00      	nop
  }
}
 800efb2:	bf00      	nop
 800efb4:	3708      	adds	r7, #8
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}

0800efba <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efba:	b580      	push	{r7, lr}
 800efbc:	b082      	sub	sp, #8
 800efbe:	af00      	add	r7, sp, #0
 800efc0:	6078      	str	r0, [r7, #4]
 800efc2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800efc4:	683b      	ldr	r3, [r7, #0]
 800efc6:	885b      	ldrh	r3, [r3, #2]
 800efc8:	2b01      	cmp	r3, #1
 800efca:	d106      	bne.n	800efda <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2201      	movs	r2, #1
 800efd0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800efd4:	6878      	ldr	r0, [r7, #4]
 800efd6:	f000 f92a 	bl	800f22e <USBD_CtlSendStatus>
  }
}
 800efda:	bf00      	nop
 800efdc:	3708      	adds	r7, #8
 800efde:	46bd      	mov	sp, r7
 800efe0:	bd80      	pop	{r7, pc}

0800efe2 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800efe2:	b580      	push	{r7, lr}
 800efe4:	b082      	sub	sp, #8
 800efe6:	af00      	add	r7, sp, #0
 800efe8:	6078      	str	r0, [r7, #4]
 800efea:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eff2:	3b01      	subs	r3, #1
 800eff4:	2b02      	cmp	r3, #2
 800eff6:	d80b      	bhi.n	800f010 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	885b      	ldrh	r3, [r3, #2]
 800effc:	2b01      	cmp	r3, #1
 800effe:	d10c      	bne.n	800f01a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	2200      	movs	r2, #0
 800f004:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800f008:	6878      	ldr	r0, [r7, #4]
 800f00a:	f000 f910 	bl	800f22e <USBD_CtlSendStatus>
      }
      break;
 800f00e:	e004      	b.n	800f01a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800f010:	6839      	ldr	r1, [r7, #0]
 800f012:	6878      	ldr	r0, [r7, #4]
 800f014:	f000 f840 	bl	800f098 <USBD_CtlError>
      break;
 800f018:	e000      	b.n	800f01c <USBD_ClrFeature+0x3a>
      break;
 800f01a:	bf00      	nop
  }
}
 800f01c:	bf00      	nop
 800f01e:	3708      	adds	r7, #8
 800f020:	46bd      	mov	sp, r7
 800f022:	bd80      	pop	{r7, pc}

0800f024 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b084      	sub	sp, #16
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]
 800f02c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800f02e:	683b      	ldr	r3, [r7, #0]
 800f030:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800f032:	68fb      	ldr	r3, [r7, #12]
 800f034:	781a      	ldrb	r2, [r3, #0]
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	3301      	adds	r3, #1
 800f03e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	781a      	ldrb	r2, [r3, #0]
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	3301      	adds	r3, #1
 800f04c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800f04e:	68f8      	ldr	r0, [r7, #12]
 800f050:	f7ff faa9 	bl	800e5a6 <SWAPBYTE>
 800f054:	4603      	mov	r3, r0
 800f056:	461a      	mov	r2, r3
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800f05c:	68fb      	ldr	r3, [r7, #12]
 800f05e:	3301      	adds	r3, #1
 800f060:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f062:	68fb      	ldr	r3, [r7, #12]
 800f064:	3301      	adds	r3, #1
 800f066:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800f068:	68f8      	ldr	r0, [r7, #12]
 800f06a:	f7ff fa9c 	bl	800e5a6 <SWAPBYTE>
 800f06e:	4603      	mov	r3, r0
 800f070:	461a      	mov	r2, r3
 800f072:	687b      	ldr	r3, [r7, #4]
 800f074:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	3301      	adds	r3, #1
 800f07a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	3301      	adds	r3, #1
 800f080:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800f082:	68f8      	ldr	r0, [r7, #12]
 800f084:	f7ff fa8f 	bl	800e5a6 <SWAPBYTE>
 800f088:	4603      	mov	r3, r0
 800f08a:	461a      	mov	r2, r3
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	80da      	strh	r2, [r3, #6]
}
 800f090:	bf00      	nop
 800f092:	3710      	adds	r7, #16
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}

0800f098 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b082      	sub	sp, #8
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
 800f0a0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800f0a2:	2180      	movs	r1, #128	; 0x80
 800f0a4:	6878      	ldr	r0, [r7, #4]
 800f0a6:	f007 fc6d 	bl	8016984 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800f0aa:	2100      	movs	r1, #0
 800f0ac:	6878      	ldr	r0, [r7, #4]
 800f0ae:	f007 fc69 	bl	8016984 <USBD_LL_StallEP>
}
 800f0b2:	bf00      	nop
 800f0b4:	3708      	adds	r7, #8
 800f0b6:	46bd      	mov	sp, r7
 800f0b8:	bd80      	pop	{r7, pc}

0800f0ba <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800f0ba:	b580      	push	{r7, lr}
 800f0bc:	b086      	sub	sp, #24
 800f0be:	af00      	add	r7, sp, #0
 800f0c0:	60f8      	str	r0, [r7, #12]
 800f0c2:	60b9      	str	r1, [r7, #8]
 800f0c4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d036      	beq.n	800f13e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800f0d0:	68fb      	ldr	r3, [r7, #12]
 800f0d2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800f0d4:	6938      	ldr	r0, [r7, #16]
 800f0d6:	f000 f836 	bl	800f146 <USBD_GetLen>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	3301      	adds	r3, #1
 800f0de:	b29b      	uxth	r3, r3
 800f0e0:	005b      	lsls	r3, r3, #1
 800f0e2:	b29a      	uxth	r2, r3
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800f0e8:	7dfb      	ldrb	r3, [r7, #23]
 800f0ea:	68ba      	ldr	r2, [r7, #8]
 800f0ec:	4413      	add	r3, r2
 800f0ee:	687a      	ldr	r2, [r7, #4]
 800f0f0:	7812      	ldrb	r2, [r2, #0]
 800f0f2:	701a      	strb	r2, [r3, #0]
  idx++;
 800f0f4:	7dfb      	ldrb	r3, [r7, #23]
 800f0f6:	3301      	adds	r3, #1
 800f0f8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800f0fa:	7dfb      	ldrb	r3, [r7, #23]
 800f0fc:	68ba      	ldr	r2, [r7, #8]
 800f0fe:	4413      	add	r3, r2
 800f100:	2203      	movs	r2, #3
 800f102:	701a      	strb	r2, [r3, #0]
  idx++;
 800f104:	7dfb      	ldrb	r3, [r7, #23]
 800f106:	3301      	adds	r3, #1
 800f108:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800f10a:	e013      	b.n	800f134 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800f10c:	7dfb      	ldrb	r3, [r7, #23]
 800f10e:	68ba      	ldr	r2, [r7, #8]
 800f110:	4413      	add	r3, r2
 800f112:	693a      	ldr	r2, [r7, #16]
 800f114:	7812      	ldrb	r2, [r2, #0]
 800f116:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800f118:	693b      	ldr	r3, [r7, #16]
 800f11a:	3301      	adds	r3, #1
 800f11c:	613b      	str	r3, [r7, #16]
    idx++;
 800f11e:	7dfb      	ldrb	r3, [r7, #23]
 800f120:	3301      	adds	r3, #1
 800f122:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800f124:	7dfb      	ldrb	r3, [r7, #23]
 800f126:	68ba      	ldr	r2, [r7, #8]
 800f128:	4413      	add	r3, r2
 800f12a:	2200      	movs	r2, #0
 800f12c:	701a      	strb	r2, [r3, #0]
    idx++;
 800f12e:	7dfb      	ldrb	r3, [r7, #23]
 800f130:	3301      	adds	r3, #1
 800f132:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800f134:	693b      	ldr	r3, [r7, #16]
 800f136:	781b      	ldrb	r3, [r3, #0]
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d1e7      	bne.n	800f10c <USBD_GetString+0x52>
 800f13c:	e000      	b.n	800f140 <USBD_GetString+0x86>
    return;
 800f13e:	bf00      	nop
  }
}
 800f140:	3718      	adds	r7, #24
 800f142:	46bd      	mov	sp, r7
 800f144:	bd80      	pop	{r7, pc}

0800f146 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800f146:	b480      	push	{r7}
 800f148:	b085      	sub	sp, #20
 800f14a:	af00      	add	r7, sp, #0
 800f14c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800f14e:	2300      	movs	r3, #0
 800f150:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800f156:	e005      	b.n	800f164 <USBD_GetLen+0x1e>
  {
    len++;
 800f158:	7bfb      	ldrb	r3, [r7, #15]
 800f15a:	3301      	adds	r3, #1
 800f15c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	3301      	adds	r3, #1
 800f162:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800f164:	68bb      	ldr	r3, [r7, #8]
 800f166:	781b      	ldrb	r3, [r3, #0]
 800f168:	2b00      	cmp	r3, #0
 800f16a:	d1f5      	bne.n	800f158 <USBD_GetLen+0x12>
  }

  return len;
 800f16c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3714      	adds	r7, #20
 800f172:	46bd      	mov	sp, r7
 800f174:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f178:	4770      	bx	lr

0800f17a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800f17a:	b580      	push	{r7, lr}
 800f17c:	b084      	sub	sp, #16
 800f17e:	af00      	add	r7, sp, #0
 800f180:	60f8      	str	r0, [r7, #12]
 800f182:	60b9      	str	r1, [r7, #8]
 800f184:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	2202      	movs	r2, #2
 800f18a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	687a      	ldr	r2, [r7, #4]
 800f192:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	687a      	ldr	r2, [r7, #4]
 800f198:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	68ba      	ldr	r2, [r7, #8]
 800f19e:	2100      	movs	r1, #0
 800f1a0:	68f8      	ldr	r0, [r7, #12]
 800f1a2:	f007 fc78 	bl	8016a96 <USBD_LL_Transmit>

  return USBD_OK;
 800f1a6:	2300      	movs	r3, #0
}
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	3710      	adds	r7, #16
 800f1ac:	46bd      	mov	sp, r7
 800f1ae:	bd80      	pop	{r7, pc}

0800f1b0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f1b0:	b580      	push	{r7, lr}
 800f1b2:	b084      	sub	sp, #16
 800f1b4:	af00      	add	r7, sp, #0
 800f1b6:	60f8      	str	r0, [r7, #12]
 800f1b8:	60b9      	str	r1, [r7, #8]
 800f1ba:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	68ba      	ldr	r2, [r7, #8]
 800f1c0:	2100      	movs	r1, #0
 800f1c2:	68f8      	ldr	r0, [r7, #12]
 800f1c4:	f007 fc67 	bl	8016a96 <USBD_LL_Transmit>

  return USBD_OK;
 800f1c8:	2300      	movs	r3, #0
}
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	3710      	adds	r7, #16
 800f1ce:	46bd      	mov	sp, r7
 800f1d0:	bd80      	pop	{r7, pc}

0800f1d2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f1d2:	b580      	push	{r7, lr}
 800f1d4:	b084      	sub	sp, #16
 800f1d6:	af00      	add	r7, sp, #0
 800f1d8:	60f8      	str	r0, [r7, #12]
 800f1da:	60b9      	str	r1, [r7, #8]
 800f1dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	2203      	movs	r2, #3
 800f1e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	687a      	ldr	r2, [r7, #4]
 800f1ea:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	687a      	ldr	r2, [r7, #4]
 800f1f2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	68ba      	ldr	r2, [r7, #8]
 800f1fa:	2100      	movs	r1, #0
 800f1fc:	68f8      	ldr	r0, [r7, #12]
 800f1fe:	f007 fc6b 	bl	8016ad8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f202:	2300      	movs	r3, #0
}
 800f204:	4618      	mov	r0, r3
 800f206:	3710      	adds	r7, #16
 800f208:	46bd      	mov	sp, r7
 800f20a:	bd80      	pop	{r7, pc}

0800f20c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b084      	sub	sp, #16
 800f210:	af00      	add	r7, sp, #0
 800f212:	60f8      	str	r0, [r7, #12]
 800f214:	60b9      	str	r1, [r7, #8]
 800f216:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	68ba      	ldr	r2, [r7, #8]
 800f21c:	2100      	movs	r1, #0
 800f21e:	68f8      	ldr	r0, [r7, #12]
 800f220:	f007 fc5a 	bl	8016ad8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f224:	2300      	movs	r3, #0
}
 800f226:	4618      	mov	r0, r3
 800f228:	3710      	adds	r7, #16
 800f22a:	46bd      	mov	sp, r7
 800f22c:	bd80      	pop	{r7, pc}

0800f22e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f22e:	b580      	push	{r7, lr}
 800f230:	b082      	sub	sp, #8
 800f232:	af00      	add	r7, sp, #0
 800f234:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	2204      	movs	r2, #4
 800f23a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f23e:	2300      	movs	r3, #0
 800f240:	2200      	movs	r2, #0
 800f242:	2100      	movs	r1, #0
 800f244:	6878      	ldr	r0, [r7, #4]
 800f246:	f007 fc26 	bl	8016a96 <USBD_LL_Transmit>

  return USBD_OK;
 800f24a:	2300      	movs	r3, #0
}
 800f24c:	4618      	mov	r0, r3
 800f24e:	3708      	adds	r7, #8
 800f250:	46bd      	mov	sp, r7
 800f252:	bd80      	pop	{r7, pc}

0800f254 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f254:	b580      	push	{r7, lr}
 800f256:	b082      	sub	sp, #8
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	2205      	movs	r2, #5
 800f260:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f264:	2300      	movs	r3, #0
 800f266:	2200      	movs	r2, #0
 800f268:	2100      	movs	r1, #0
 800f26a:	6878      	ldr	r0, [r7, #4]
 800f26c:	f007 fc34 	bl	8016ad8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f270:	2300      	movs	r3, #0
}
 800f272:	4618      	mov	r0, r3
 800f274:	3708      	adds	r7, #8
 800f276:	46bd      	mov	sp, r7
 800f278:	bd80      	pop	{r7, pc}
	...

0800f27c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b084      	sub	sp, #16
 800f280:	af00      	add	r7, sp, #0
 800f282:	4603      	mov	r3, r0
 800f284:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800f286:	79fb      	ldrb	r3, [r7, #7]
 800f288:	4a08      	ldr	r2, [pc, #32]	; (800f2ac <disk_status+0x30>)
 800f28a:	009b      	lsls	r3, r3, #2
 800f28c:	4413      	add	r3, r2
 800f28e:	685b      	ldr	r3, [r3, #4]
 800f290:	685b      	ldr	r3, [r3, #4]
 800f292:	79fa      	ldrb	r2, [r7, #7]
 800f294:	4905      	ldr	r1, [pc, #20]	; (800f2ac <disk_status+0x30>)
 800f296:	440a      	add	r2, r1
 800f298:	7a12      	ldrb	r2, [r2, #8]
 800f29a:	4610      	mov	r0, r2
 800f29c:	4798      	blx	r3
 800f29e:	4603      	mov	r3, r0
 800f2a0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800f2a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2a4:	4618      	mov	r0, r3
 800f2a6:	3710      	adds	r7, #16
 800f2a8:	46bd      	mov	sp, r7
 800f2aa:	bd80      	pop	{r7, pc}
 800f2ac:	2000035c 	.word	0x2000035c

0800f2b0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b084      	sub	sp, #16
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	4603      	mov	r3, r0
 800f2b8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800f2ba:	2300      	movs	r3, #0
 800f2bc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800f2be:	79fb      	ldrb	r3, [r7, #7]
 800f2c0:	4a0d      	ldr	r2, [pc, #52]	; (800f2f8 <disk_initialize+0x48>)
 800f2c2:	5cd3      	ldrb	r3, [r2, r3]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d111      	bne.n	800f2ec <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800f2c8:	79fb      	ldrb	r3, [r7, #7]
 800f2ca:	4a0b      	ldr	r2, [pc, #44]	; (800f2f8 <disk_initialize+0x48>)
 800f2cc:	2101      	movs	r1, #1
 800f2ce:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800f2d0:	79fb      	ldrb	r3, [r7, #7]
 800f2d2:	4a09      	ldr	r2, [pc, #36]	; (800f2f8 <disk_initialize+0x48>)
 800f2d4:	009b      	lsls	r3, r3, #2
 800f2d6:	4413      	add	r3, r2
 800f2d8:	685b      	ldr	r3, [r3, #4]
 800f2da:	681b      	ldr	r3, [r3, #0]
 800f2dc:	79fa      	ldrb	r2, [r7, #7]
 800f2de:	4906      	ldr	r1, [pc, #24]	; (800f2f8 <disk_initialize+0x48>)
 800f2e0:	440a      	add	r2, r1
 800f2e2:	7a12      	ldrb	r2, [r2, #8]
 800f2e4:	4610      	mov	r0, r2
 800f2e6:	4798      	blx	r3
 800f2e8:	4603      	mov	r3, r0
 800f2ea:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800f2ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2ee:	4618      	mov	r0, r3
 800f2f0:	3710      	adds	r7, #16
 800f2f2:	46bd      	mov	sp, r7
 800f2f4:	bd80      	pop	{r7, pc}
 800f2f6:	bf00      	nop
 800f2f8:	2000035c 	.word	0x2000035c

0800f2fc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800f2fc:	b590      	push	{r4, r7, lr}
 800f2fe:	b087      	sub	sp, #28
 800f300:	af00      	add	r7, sp, #0
 800f302:	60b9      	str	r1, [r7, #8]
 800f304:	607a      	str	r2, [r7, #4]
 800f306:	603b      	str	r3, [r7, #0]
 800f308:	4603      	mov	r3, r0
 800f30a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800f30c:	7bfb      	ldrb	r3, [r7, #15]
 800f30e:	4a0a      	ldr	r2, [pc, #40]	; (800f338 <disk_read+0x3c>)
 800f310:	009b      	lsls	r3, r3, #2
 800f312:	4413      	add	r3, r2
 800f314:	685b      	ldr	r3, [r3, #4]
 800f316:	689c      	ldr	r4, [r3, #8]
 800f318:	7bfb      	ldrb	r3, [r7, #15]
 800f31a:	4a07      	ldr	r2, [pc, #28]	; (800f338 <disk_read+0x3c>)
 800f31c:	4413      	add	r3, r2
 800f31e:	7a18      	ldrb	r0, [r3, #8]
 800f320:	683b      	ldr	r3, [r7, #0]
 800f322:	687a      	ldr	r2, [r7, #4]
 800f324:	68b9      	ldr	r1, [r7, #8]
 800f326:	47a0      	blx	r4
 800f328:	4603      	mov	r3, r0
 800f32a:	75fb      	strb	r3, [r7, #23]
  return res;
 800f32c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f32e:	4618      	mov	r0, r3
 800f330:	371c      	adds	r7, #28
 800f332:	46bd      	mov	sp, r7
 800f334:	bd90      	pop	{r4, r7, pc}
 800f336:	bf00      	nop
 800f338:	2000035c 	.word	0x2000035c

0800f33c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800f33c:	b590      	push	{r4, r7, lr}
 800f33e:	b087      	sub	sp, #28
 800f340:	af00      	add	r7, sp, #0
 800f342:	60b9      	str	r1, [r7, #8]
 800f344:	607a      	str	r2, [r7, #4]
 800f346:	603b      	str	r3, [r7, #0]
 800f348:	4603      	mov	r3, r0
 800f34a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800f34c:	7bfb      	ldrb	r3, [r7, #15]
 800f34e:	4a0a      	ldr	r2, [pc, #40]	; (800f378 <disk_write+0x3c>)
 800f350:	009b      	lsls	r3, r3, #2
 800f352:	4413      	add	r3, r2
 800f354:	685b      	ldr	r3, [r3, #4]
 800f356:	68dc      	ldr	r4, [r3, #12]
 800f358:	7bfb      	ldrb	r3, [r7, #15]
 800f35a:	4a07      	ldr	r2, [pc, #28]	; (800f378 <disk_write+0x3c>)
 800f35c:	4413      	add	r3, r2
 800f35e:	7a18      	ldrb	r0, [r3, #8]
 800f360:	683b      	ldr	r3, [r7, #0]
 800f362:	687a      	ldr	r2, [r7, #4]
 800f364:	68b9      	ldr	r1, [r7, #8]
 800f366:	47a0      	blx	r4
 800f368:	4603      	mov	r3, r0
 800f36a:	75fb      	strb	r3, [r7, #23]
  return res;
 800f36c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f36e:	4618      	mov	r0, r3
 800f370:	371c      	adds	r7, #28
 800f372:	46bd      	mov	sp, r7
 800f374:	bd90      	pop	{r4, r7, pc}
 800f376:	bf00      	nop
 800f378:	2000035c 	.word	0x2000035c

0800f37c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b084      	sub	sp, #16
 800f380:	af00      	add	r7, sp, #0
 800f382:	4603      	mov	r3, r0
 800f384:	603a      	str	r2, [r7, #0]
 800f386:	71fb      	strb	r3, [r7, #7]
 800f388:	460b      	mov	r3, r1
 800f38a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800f38c:	79fb      	ldrb	r3, [r7, #7]
 800f38e:	4a09      	ldr	r2, [pc, #36]	; (800f3b4 <disk_ioctl+0x38>)
 800f390:	009b      	lsls	r3, r3, #2
 800f392:	4413      	add	r3, r2
 800f394:	685b      	ldr	r3, [r3, #4]
 800f396:	691b      	ldr	r3, [r3, #16]
 800f398:	79fa      	ldrb	r2, [r7, #7]
 800f39a:	4906      	ldr	r1, [pc, #24]	; (800f3b4 <disk_ioctl+0x38>)
 800f39c:	440a      	add	r2, r1
 800f39e:	7a10      	ldrb	r0, [r2, #8]
 800f3a0:	79b9      	ldrb	r1, [r7, #6]
 800f3a2:	683a      	ldr	r2, [r7, #0]
 800f3a4:	4798      	blx	r3
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	73fb      	strb	r3, [r7, #15]
  return res;
 800f3aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3ac:	4618      	mov	r0, r3
 800f3ae:	3710      	adds	r7, #16
 800f3b0:	46bd      	mov	sp, r7
 800f3b2:	bd80      	pop	{r7, pc}
 800f3b4:	2000035c 	.word	0x2000035c

0800f3b8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b085      	sub	sp, #20
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	3301      	adds	r3, #1
 800f3c4:	781b      	ldrb	r3, [r3, #0]
 800f3c6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800f3c8:	89fb      	ldrh	r3, [r7, #14]
 800f3ca:	021b      	lsls	r3, r3, #8
 800f3cc:	b21a      	sxth	r2, r3
 800f3ce:	687b      	ldr	r3, [r7, #4]
 800f3d0:	781b      	ldrb	r3, [r3, #0]
 800f3d2:	b21b      	sxth	r3, r3
 800f3d4:	4313      	orrs	r3, r2
 800f3d6:	b21b      	sxth	r3, r3
 800f3d8:	81fb      	strh	r3, [r7, #14]
	return rv;
 800f3da:	89fb      	ldrh	r3, [r7, #14]
}
 800f3dc:	4618      	mov	r0, r3
 800f3de:	3714      	adds	r7, #20
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e6:	4770      	bx	lr

0800f3e8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800f3e8:	b480      	push	{r7}
 800f3ea:	b085      	sub	sp, #20
 800f3ec:	af00      	add	r7, sp, #0
 800f3ee:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	3303      	adds	r3, #3
 800f3f4:	781b      	ldrb	r3, [r3, #0]
 800f3f6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800f3f8:	68fb      	ldr	r3, [r7, #12]
 800f3fa:	021b      	lsls	r3, r3, #8
 800f3fc:	687a      	ldr	r2, [r7, #4]
 800f3fe:	3202      	adds	r2, #2
 800f400:	7812      	ldrb	r2, [r2, #0]
 800f402:	4313      	orrs	r3, r2
 800f404:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800f406:	68fb      	ldr	r3, [r7, #12]
 800f408:	021b      	lsls	r3, r3, #8
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	3201      	adds	r2, #1
 800f40e:	7812      	ldrb	r2, [r2, #0]
 800f410:	4313      	orrs	r3, r2
 800f412:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	021b      	lsls	r3, r3, #8
 800f418:	687a      	ldr	r2, [r7, #4]
 800f41a:	7812      	ldrb	r2, [r2, #0]
 800f41c:	4313      	orrs	r3, r2
 800f41e:	60fb      	str	r3, [r7, #12]
	return rv;
 800f420:	68fb      	ldr	r3, [r7, #12]
}
 800f422:	4618      	mov	r0, r3
 800f424:	3714      	adds	r7, #20
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr

0800f42e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800f42e:	b480      	push	{r7}
 800f430:	b083      	sub	sp, #12
 800f432:	af00      	add	r7, sp, #0
 800f434:	6078      	str	r0, [r7, #4]
 800f436:	460b      	mov	r3, r1
 800f438:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	1c5a      	adds	r2, r3, #1
 800f43e:	607a      	str	r2, [r7, #4]
 800f440:	887a      	ldrh	r2, [r7, #2]
 800f442:	b2d2      	uxtb	r2, r2
 800f444:	701a      	strb	r2, [r3, #0]
 800f446:	887b      	ldrh	r3, [r7, #2]
 800f448:	0a1b      	lsrs	r3, r3, #8
 800f44a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	1c5a      	adds	r2, r3, #1
 800f450:	607a      	str	r2, [r7, #4]
 800f452:	887a      	ldrh	r2, [r7, #2]
 800f454:	b2d2      	uxtb	r2, r2
 800f456:	701a      	strb	r2, [r3, #0]
}
 800f458:	bf00      	nop
 800f45a:	370c      	adds	r7, #12
 800f45c:	46bd      	mov	sp, r7
 800f45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f462:	4770      	bx	lr

0800f464 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800f464:	b480      	push	{r7}
 800f466:	b083      	sub	sp, #12
 800f468:	af00      	add	r7, sp, #0
 800f46a:	6078      	str	r0, [r7, #4]
 800f46c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	1c5a      	adds	r2, r3, #1
 800f472:	607a      	str	r2, [r7, #4]
 800f474:	683a      	ldr	r2, [r7, #0]
 800f476:	b2d2      	uxtb	r2, r2
 800f478:	701a      	strb	r2, [r3, #0]
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	0a1b      	lsrs	r3, r3, #8
 800f47e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	1c5a      	adds	r2, r3, #1
 800f484:	607a      	str	r2, [r7, #4]
 800f486:	683a      	ldr	r2, [r7, #0]
 800f488:	b2d2      	uxtb	r2, r2
 800f48a:	701a      	strb	r2, [r3, #0]
 800f48c:	683b      	ldr	r3, [r7, #0]
 800f48e:	0a1b      	lsrs	r3, r3, #8
 800f490:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	1c5a      	adds	r2, r3, #1
 800f496:	607a      	str	r2, [r7, #4]
 800f498:	683a      	ldr	r2, [r7, #0]
 800f49a:	b2d2      	uxtb	r2, r2
 800f49c:	701a      	strb	r2, [r3, #0]
 800f49e:	683b      	ldr	r3, [r7, #0]
 800f4a0:	0a1b      	lsrs	r3, r3, #8
 800f4a2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	1c5a      	adds	r2, r3, #1
 800f4a8:	607a      	str	r2, [r7, #4]
 800f4aa:	683a      	ldr	r2, [r7, #0]
 800f4ac:	b2d2      	uxtb	r2, r2
 800f4ae:	701a      	strb	r2, [r3, #0]
}
 800f4b0:	bf00      	nop
 800f4b2:	370c      	adds	r7, #12
 800f4b4:	46bd      	mov	sp, r7
 800f4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ba:	4770      	bx	lr

0800f4bc <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800f4bc:	b480      	push	{r7}
 800f4be:	b087      	sub	sp, #28
 800f4c0:	af00      	add	r7, sp, #0
 800f4c2:	60f8      	str	r0, [r7, #12]
 800f4c4:	60b9      	str	r1, [r7, #8]
 800f4c6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d00d      	beq.n	800f4f2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800f4d6:	693a      	ldr	r2, [r7, #16]
 800f4d8:	1c53      	adds	r3, r2, #1
 800f4da:	613b      	str	r3, [r7, #16]
 800f4dc:	697b      	ldr	r3, [r7, #20]
 800f4de:	1c59      	adds	r1, r3, #1
 800f4e0:	6179      	str	r1, [r7, #20]
 800f4e2:	7812      	ldrb	r2, [r2, #0]
 800f4e4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	3b01      	subs	r3, #1
 800f4ea:	607b      	str	r3, [r7, #4]
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	d1f1      	bne.n	800f4d6 <mem_cpy+0x1a>
	}
}
 800f4f2:	bf00      	nop
 800f4f4:	371c      	adds	r7, #28
 800f4f6:	46bd      	mov	sp, r7
 800f4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4fc:	4770      	bx	lr

0800f4fe <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800f4fe:	b480      	push	{r7}
 800f500:	b087      	sub	sp, #28
 800f502:	af00      	add	r7, sp, #0
 800f504:	60f8      	str	r0, [r7, #12]
 800f506:	60b9      	str	r1, [r7, #8]
 800f508:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800f50e:	697b      	ldr	r3, [r7, #20]
 800f510:	1c5a      	adds	r2, r3, #1
 800f512:	617a      	str	r2, [r7, #20]
 800f514:	68ba      	ldr	r2, [r7, #8]
 800f516:	b2d2      	uxtb	r2, r2
 800f518:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	3b01      	subs	r3, #1
 800f51e:	607b      	str	r3, [r7, #4]
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	2b00      	cmp	r3, #0
 800f524:	d1f3      	bne.n	800f50e <mem_set+0x10>
}
 800f526:	bf00      	nop
 800f528:	371c      	adds	r7, #28
 800f52a:	46bd      	mov	sp, r7
 800f52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f530:	4770      	bx	lr

0800f532 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800f532:	b480      	push	{r7}
 800f534:	b089      	sub	sp, #36	; 0x24
 800f536:	af00      	add	r7, sp, #0
 800f538:	60f8      	str	r0, [r7, #12]
 800f53a:	60b9      	str	r1, [r7, #8]
 800f53c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800f53e:	68fb      	ldr	r3, [r7, #12]
 800f540:	61fb      	str	r3, [r7, #28]
 800f542:	68bb      	ldr	r3, [r7, #8]
 800f544:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800f546:	2300      	movs	r3, #0
 800f548:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800f54a:	69fb      	ldr	r3, [r7, #28]
 800f54c:	1c5a      	adds	r2, r3, #1
 800f54e:	61fa      	str	r2, [r7, #28]
 800f550:	781b      	ldrb	r3, [r3, #0]
 800f552:	4619      	mov	r1, r3
 800f554:	69bb      	ldr	r3, [r7, #24]
 800f556:	1c5a      	adds	r2, r3, #1
 800f558:	61ba      	str	r2, [r7, #24]
 800f55a:	781b      	ldrb	r3, [r3, #0]
 800f55c:	1acb      	subs	r3, r1, r3
 800f55e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	3b01      	subs	r3, #1
 800f564:	607b      	str	r3, [r7, #4]
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d002      	beq.n	800f572 <mem_cmp+0x40>
 800f56c:	697b      	ldr	r3, [r7, #20]
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d0eb      	beq.n	800f54a <mem_cmp+0x18>

	return r;
 800f572:	697b      	ldr	r3, [r7, #20]
}
 800f574:	4618      	mov	r0, r3
 800f576:	3724      	adds	r7, #36	; 0x24
 800f578:	46bd      	mov	sp, r7
 800f57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f57e:	4770      	bx	lr

0800f580 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800f580:	b480      	push	{r7}
 800f582:	b083      	sub	sp, #12
 800f584:	af00      	add	r7, sp, #0
 800f586:	6078      	str	r0, [r7, #4]
 800f588:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800f58a:	e002      	b.n	800f592 <chk_chr+0x12>
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	3301      	adds	r3, #1
 800f590:	607b      	str	r3, [r7, #4]
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	781b      	ldrb	r3, [r3, #0]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d005      	beq.n	800f5a6 <chk_chr+0x26>
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	781b      	ldrb	r3, [r3, #0]
 800f59e:	461a      	mov	r2, r3
 800f5a0:	683b      	ldr	r3, [r7, #0]
 800f5a2:	4293      	cmp	r3, r2
 800f5a4:	d1f2      	bne.n	800f58c <chk_chr+0xc>
	return *str;
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	781b      	ldrb	r3, [r3, #0]
}
 800f5aa:	4618      	mov	r0, r3
 800f5ac:	370c      	adds	r7, #12
 800f5ae:	46bd      	mov	sp, r7
 800f5b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b4:	4770      	bx	lr

0800f5b6 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800f5b6:	b580      	push	{r7, lr}
 800f5b8:	b082      	sub	sp, #8
 800f5ba:	af00      	add	r7, sp, #0
 800f5bc:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d009      	beq.n	800f5d8 <lock_fs+0x22>
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	68db      	ldr	r3, [r3, #12]
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	f002 fd8d 	bl	80120e8 <ff_req_grant>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	2b00      	cmp	r3, #0
 800f5d2:	d001      	beq.n	800f5d8 <lock_fs+0x22>
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	e000      	b.n	800f5da <lock_fs+0x24>
 800f5d8:	2300      	movs	r3, #0
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	3708      	adds	r7, #8
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}

0800f5e2 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800f5e2:	b580      	push	{r7, lr}
 800f5e4:	b082      	sub	sp, #8
 800f5e6:	af00      	add	r7, sp, #0
 800f5e8:	6078      	str	r0, [r7, #4]
 800f5ea:	460b      	mov	r3, r1
 800f5ec:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	2b00      	cmp	r3, #0
 800f5f2:	d00d      	beq.n	800f610 <unlock_fs+0x2e>
 800f5f4:	78fb      	ldrb	r3, [r7, #3]
 800f5f6:	2b0c      	cmp	r3, #12
 800f5f8:	d00a      	beq.n	800f610 <unlock_fs+0x2e>
 800f5fa:	78fb      	ldrb	r3, [r7, #3]
 800f5fc:	2b0b      	cmp	r3, #11
 800f5fe:	d007      	beq.n	800f610 <unlock_fs+0x2e>
 800f600:	78fb      	ldrb	r3, [r7, #3]
 800f602:	2b0f      	cmp	r3, #15
 800f604:	d004      	beq.n	800f610 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	68db      	ldr	r3, [r3, #12]
 800f60a:	4618      	mov	r0, r3
 800f60c:	f002 fd81 	bl	8012112 <ff_rel_grant>
	}
}
 800f610:	bf00      	nop
 800f612:	3708      	adds	r7, #8
 800f614:	46bd      	mov	sp, r7
 800f616:	bd80      	pop	{r7, pc}

0800f618 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f618:	b480      	push	{r7}
 800f61a:	b085      	sub	sp, #20
 800f61c:	af00      	add	r7, sp, #0
 800f61e:	6078      	str	r0, [r7, #4]
 800f620:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f622:	2300      	movs	r3, #0
 800f624:	60bb      	str	r3, [r7, #8]
 800f626:	68bb      	ldr	r3, [r7, #8]
 800f628:	60fb      	str	r3, [r7, #12]
 800f62a:	e029      	b.n	800f680 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800f62c:	4a27      	ldr	r2, [pc, #156]	; (800f6cc <chk_lock+0xb4>)
 800f62e:	68fb      	ldr	r3, [r7, #12]
 800f630:	011b      	lsls	r3, r3, #4
 800f632:	4413      	add	r3, r2
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	2b00      	cmp	r3, #0
 800f638:	d01d      	beq.n	800f676 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f63a:	4a24      	ldr	r2, [pc, #144]	; (800f6cc <chk_lock+0xb4>)
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	011b      	lsls	r3, r3, #4
 800f640:	4413      	add	r3, r2
 800f642:	681a      	ldr	r2, [r3, #0]
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	681b      	ldr	r3, [r3, #0]
 800f648:	429a      	cmp	r2, r3
 800f64a:	d116      	bne.n	800f67a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800f64c:	4a1f      	ldr	r2, [pc, #124]	; (800f6cc <chk_lock+0xb4>)
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	011b      	lsls	r3, r3, #4
 800f652:	4413      	add	r3, r2
 800f654:	3304      	adds	r3, #4
 800f656:	681a      	ldr	r2, [r3, #0]
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800f65c:	429a      	cmp	r2, r3
 800f65e:	d10c      	bne.n	800f67a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f660:	4a1a      	ldr	r2, [pc, #104]	; (800f6cc <chk_lock+0xb4>)
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	011b      	lsls	r3, r3, #4
 800f666:	4413      	add	r3, r2
 800f668:	3308      	adds	r3, #8
 800f66a:	681a      	ldr	r2, [r3, #0]
 800f66c:	687b      	ldr	r3, [r7, #4]
 800f66e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800f670:	429a      	cmp	r2, r3
 800f672:	d102      	bne.n	800f67a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800f674:	e007      	b.n	800f686 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800f676:	2301      	movs	r3, #1
 800f678:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800f67a:	68fb      	ldr	r3, [r7, #12]
 800f67c:	3301      	adds	r3, #1
 800f67e:	60fb      	str	r3, [r7, #12]
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	2b01      	cmp	r3, #1
 800f684:	d9d2      	bls.n	800f62c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	2b02      	cmp	r3, #2
 800f68a:	d109      	bne.n	800f6a0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d102      	bne.n	800f698 <chk_lock+0x80>
 800f692:	683b      	ldr	r3, [r7, #0]
 800f694:	2b02      	cmp	r3, #2
 800f696:	d101      	bne.n	800f69c <chk_lock+0x84>
 800f698:	2300      	movs	r3, #0
 800f69a:	e010      	b.n	800f6be <chk_lock+0xa6>
 800f69c:	2312      	movs	r3, #18
 800f69e:	e00e      	b.n	800f6be <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800f6a0:	683b      	ldr	r3, [r7, #0]
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d108      	bne.n	800f6b8 <chk_lock+0xa0>
 800f6a6:	4a09      	ldr	r2, [pc, #36]	; (800f6cc <chk_lock+0xb4>)
 800f6a8:	68fb      	ldr	r3, [r7, #12]
 800f6aa:	011b      	lsls	r3, r3, #4
 800f6ac:	4413      	add	r3, r2
 800f6ae:	330c      	adds	r3, #12
 800f6b0:	881b      	ldrh	r3, [r3, #0]
 800f6b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f6b6:	d101      	bne.n	800f6bc <chk_lock+0xa4>
 800f6b8:	2310      	movs	r3, #16
 800f6ba:	e000      	b.n	800f6be <chk_lock+0xa6>
 800f6bc:	2300      	movs	r3, #0
}
 800f6be:	4618      	mov	r0, r3
 800f6c0:	3714      	adds	r7, #20
 800f6c2:	46bd      	mov	sp, r7
 800f6c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6c8:	4770      	bx	lr
 800f6ca:	bf00      	nop
 800f6cc:	2000033c 	.word	0x2000033c

0800f6d0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800f6d0:	b480      	push	{r7}
 800f6d2:	b083      	sub	sp, #12
 800f6d4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	607b      	str	r3, [r7, #4]
 800f6da:	e002      	b.n	800f6e2 <enq_lock+0x12>
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	3301      	adds	r3, #1
 800f6e0:	607b      	str	r3, [r7, #4]
 800f6e2:	687b      	ldr	r3, [r7, #4]
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	d806      	bhi.n	800f6f6 <enq_lock+0x26>
 800f6e8:	4a09      	ldr	r2, [pc, #36]	; (800f710 <enq_lock+0x40>)
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	011b      	lsls	r3, r3, #4
 800f6ee:	4413      	add	r3, r2
 800f6f0:	681b      	ldr	r3, [r3, #0]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d1f2      	bne.n	800f6dc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	2b02      	cmp	r3, #2
 800f6fa:	bf14      	ite	ne
 800f6fc:	2301      	movne	r3, #1
 800f6fe:	2300      	moveq	r3, #0
 800f700:	b2db      	uxtb	r3, r3
}
 800f702:	4618      	mov	r0, r3
 800f704:	370c      	adds	r7, #12
 800f706:	46bd      	mov	sp, r7
 800f708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f70c:	4770      	bx	lr
 800f70e:	bf00      	nop
 800f710:	2000033c 	.word	0x2000033c

0800f714 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800f714:	b480      	push	{r7}
 800f716:	b085      	sub	sp, #20
 800f718:	af00      	add	r7, sp, #0
 800f71a:	6078      	str	r0, [r7, #4]
 800f71c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f71e:	2300      	movs	r3, #0
 800f720:	60fb      	str	r3, [r7, #12]
 800f722:	e01f      	b.n	800f764 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800f724:	4a41      	ldr	r2, [pc, #260]	; (800f82c <inc_lock+0x118>)
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	011b      	lsls	r3, r3, #4
 800f72a:	4413      	add	r3, r2
 800f72c:	681a      	ldr	r2, [r3, #0]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	429a      	cmp	r2, r3
 800f734:	d113      	bne.n	800f75e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800f736:	4a3d      	ldr	r2, [pc, #244]	; (800f82c <inc_lock+0x118>)
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	011b      	lsls	r3, r3, #4
 800f73c:	4413      	add	r3, r2
 800f73e:	3304      	adds	r3, #4
 800f740:	681a      	ldr	r2, [r3, #0]
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800f746:	429a      	cmp	r2, r3
 800f748:	d109      	bne.n	800f75e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800f74a:	4a38      	ldr	r2, [pc, #224]	; (800f82c <inc_lock+0x118>)
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	011b      	lsls	r3, r3, #4
 800f750:	4413      	add	r3, r2
 800f752:	3308      	adds	r3, #8
 800f754:	681a      	ldr	r2, [r3, #0]
 800f756:	687b      	ldr	r3, [r7, #4]
 800f758:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800f75a:	429a      	cmp	r2, r3
 800f75c:	d006      	beq.n	800f76c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800f75e:	68fb      	ldr	r3, [r7, #12]
 800f760:	3301      	adds	r3, #1
 800f762:	60fb      	str	r3, [r7, #12]
 800f764:	68fb      	ldr	r3, [r7, #12]
 800f766:	2b01      	cmp	r3, #1
 800f768:	d9dc      	bls.n	800f724 <inc_lock+0x10>
 800f76a:	e000      	b.n	800f76e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800f76c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	2b02      	cmp	r3, #2
 800f772:	d132      	bne.n	800f7da <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800f774:	2300      	movs	r3, #0
 800f776:	60fb      	str	r3, [r7, #12]
 800f778:	e002      	b.n	800f780 <inc_lock+0x6c>
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	3301      	adds	r3, #1
 800f77e:	60fb      	str	r3, [r7, #12]
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	2b01      	cmp	r3, #1
 800f784:	d806      	bhi.n	800f794 <inc_lock+0x80>
 800f786:	4a29      	ldr	r2, [pc, #164]	; (800f82c <inc_lock+0x118>)
 800f788:	68fb      	ldr	r3, [r7, #12]
 800f78a:	011b      	lsls	r3, r3, #4
 800f78c:	4413      	add	r3, r2
 800f78e:	681b      	ldr	r3, [r3, #0]
 800f790:	2b00      	cmp	r3, #0
 800f792:	d1f2      	bne.n	800f77a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	2b02      	cmp	r3, #2
 800f798:	d101      	bne.n	800f79e <inc_lock+0x8a>
 800f79a:	2300      	movs	r3, #0
 800f79c:	e040      	b.n	800f820 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	681a      	ldr	r2, [r3, #0]
 800f7a2:	4922      	ldr	r1, [pc, #136]	; (800f82c <inc_lock+0x118>)
 800f7a4:	68fb      	ldr	r3, [r7, #12]
 800f7a6:	011b      	lsls	r3, r3, #4
 800f7a8:	440b      	add	r3, r1
 800f7aa:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	689a      	ldr	r2, [r3, #8]
 800f7b0:	491e      	ldr	r1, [pc, #120]	; (800f82c <inc_lock+0x118>)
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	011b      	lsls	r3, r3, #4
 800f7b6:	440b      	add	r3, r1
 800f7b8:	3304      	adds	r3, #4
 800f7ba:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	695a      	ldr	r2, [r3, #20]
 800f7c0:	491a      	ldr	r1, [pc, #104]	; (800f82c <inc_lock+0x118>)
 800f7c2:	68fb      	ldr	r3, [r7, #12]
 800f7c4:	011b      	lsls	r3, r3, #4
 800f7c6:	440b      	add	r3, r1
 800f7c8:	3308      	adds	r3, #8
 800f7ca:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800f7cc:	4a17      	ldr	r2, [pc, #92]	; (800f82c <inc_lock+0x118>)
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	011b      	lsls	r3, r3, #4
 800f7d2:	4413      	add	r3, r2
 800f7d4:	330c      	adds	r3, #12
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800f7da:	683b      	ldr	r3, [r7, #0]
 800f7dc:	2b00      	cmp	r3, #0
 800f7de:	d009      	beq.n	800f7f4 <inc_lock+0xe0>
 800f7e0:	4a12      	ldr	r2, [pc, #72]	; (800f82c <inc_lock+0x118>)
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	011b      	lsls	r3, r3, #4
 800f7e6:	4413      	add	r3, r2
 800f7e8:	330c      	adds	r3, #12
 800f7ea:	881b      	ldrh	r3, [r3, #0]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d001      	beq.n	800f7f4 <inc_lock+0xe0>
 800f7f0:	2300      	movs	r3, #0
 800f7f2:	e015      	b.n	800f820 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800f7f4:	683b      	ldr	r3, [r7, #0]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d108      	bne.n	800f80c <inc_lock+0xf8>
 800f7fa:	4a0c      	ldr	r2, [pc, #48]	; (800f82c <inc_lock+0x118>)
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	011b      	lsls	r3, r3, #4
 800f800:	4413      	add	r3, r2
 800f802:	330c      	adds	r3, #12
 800f804:	881b      	ldrh	r3, [r3, #0]
 800f806:	3301      	adds	r3, #1
 800f808:	b29a      	uxth	r2, r3
 800f80a:	e001      	b.n	800f810 <inc_lock+0xfc>
 800f80c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f810:	4906      	ldr	r1, [pc, #24]	; (800f82c <inc_lock+0x118>)
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	011b      	lsls	r3, r3, #4
 800f816:	440b      	add	r3, r1
 800f818:	330c      	adds	r3, #12
 800f81a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	3301      	adds	r3, #1
}
 800f820:	4618      	mov	r0, r3
 800f822:	3714      	adds	r7, #20
 800f824:	46bd      	mov	sp, r7
 800f826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f82a:	4770      	bx	lr
 800f82c:	2000033c 	.word	0x2000033c

0800f830 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800f830:	b480      	push	{r7}
 800f832:	b085      	sub	sp, #20
 800f834:	af00      	add	r7, sp, #0
 800f836:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	3b01      	subs	r3, #1
 800f83c:	607b      	str	r3, [r7, #4]
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	2b01      	cmp	r3, #1
 800f842:	d825      	bhi.n	800f890 <dec_lock+0x60>
		n = Files[i].ctr;
 800f844:	4a17      	ldr	r2, [pc, #92]	; (800f8a4 <dec_lock+0x74>)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	011b      	lsls	r3, r3, #4
 800f84a:	4413      	add	r3, r2
 800f84c:	330c      	adds	r3, #12
 800f84e:	881b      	ldrh	r3, [r3, #0]
 800f850:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800f852:	89fb      	ldrh	r3, [r7, #14]
 800f854:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f858:	d101      	bne.n	800f85e <dec_lock+0x2e>
 800f85a:	2300      	movs	r3, #0
 800f85c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800f85e:	89fb      	ldrh	r3, [r7, #14]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d002      	beq.n	800f86a <dec_lock+0x3a>
 800f864:	89fb      	ldrh	r3, [r7, #14]
 800f866:	3b01      	subs	r3, #1
 800f868:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800f86a:	4a0e      	ldr	r2, [pc, #56]	; (800f8a4 <dec_lock+0x74>)
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	011b      	lsls	r3, r3, #4
 800f870:	4413      	add	r3, r2
 800f872:	330c      	adds	r3, #12
 800f874:	89fa      	ldrh	r2, [r7, #14]
 800f876:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800f878:	89fb      	ldrh	r3, [r7, #14]
 800f87a:	2b00      	cmp	r3, #0
 800f87c:	d105      	bne.n	800f88a <dec_lock+0x5a>
 800f87e:	4a09      	ldr	r2, [pc, #36]	; (800f8a4 <dec_lock+0x74>)
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	011b      	lsls	r3, r3, #4
 800f884:	4413      	add	r3, r2
 800f886:	2200      	movs	r2, #0
 800f888:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800f88a:	2300      	movs	r3, #0
 800f88c:	737b      	strb	r3, [r7, #13]
 800f88e:	e001      	b.n	800f894 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800f890:	2302      	movs	r3, #2
 800f892:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800f894:	7b7b      	ldrb	r3, [r7, #13]
}
 800f896:	4618      	mov	r0, r3
 800f898:	3714      	adds	r7, #20
 800f89a:	46bd      	mov	sp, r7
 800f89c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8a0:	4770      	bx	lr
 800f8a2:	bf00      	nop
 800f8a4:	2000033c 	.word	0x2000033c

0800f8a8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800f8a8:	b480      	push	{r7}
 800f8aa:	b085      	sub	sp, #20
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800f8b0:	2300      	movs	r3, #0
 800f8b2:	60fb      	str	r3, [r7, #12]
 800f8b4:	e010      	b.n	800f8d8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800f8b6:	4a0d      	ldr	r2, [pc, #52]	; (800f8ec <clear_lock+0x44>)
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	011b      	lsls	r3, r3, #4
 800f8bc:	4413      	add	r3, r2
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	687a      	ldr	r2, [r7, #4]
 800f8c2:	429a      	cmp	r2, r3
 800f8c4:	d105      	bne.n	800f8d2 <clear_lock+0x2a>
 800f8c6:	4a09      	ldr	r2, [pc, #36]	; (800f8ec <clear_lock+0x44>)
 800f8c8:	68fb      	ldr	r3, [r7, #12]
 800f8ca:	011b      	lsls	r3, r3, #4
 800f8cc:	4413      	add	r3, r2
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	3301      	adds	r3, #1
 800f8d6:	60fb      	str	r3, [r7, #12]
 800f8d8:	68fb      	ldr	r3, [r7, #12]
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	d9eb      	bls.n	800f8b6 <clear_lock+0xe>
	}
}
 800f8de:	bf00      	nop
 800f8e0:	3714      	adds	r7, #20
 800f8e2:	46bd      	mov	sp, r7
 800f8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8e8:	4770      	bx	lr
 800f8ea:	bf00      	nop
 800f8ec:	2000033c 	.word	0x2000033c

0800f8f0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b086      	sub	sp, #24
 800f8f4:	af00      	add	r7, sp, #0
 800f8f6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800f8f8:	2300      	movs	r3, #0
 800f8fa:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	78db      	ldrb	r3, [r3, #3]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d034      	beq.n	800f96e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f908:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	7858      	ldrb	r0, [r3, #1]
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f914:	2301      	movs	r3, #1
 800f916:	697a      	ldr	r2, [r7, #20]
 800f918:	f7ff fd10 	bl	800f33c <disk_write>
 800f91c:	4603      	mov	r3, r0
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d002      	beq.n	800f928 <sync_window+0x38>
			res = FR_DISK_ERR;
 800f922:	2301      	movs	r3, #1
 800f924:	73fb      	strb	r3, [r7, #15]
 800f926:	e022      	b.n	800f96e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800f928:	687b      	ldr	r3, [r7, #4]
 800f92a:	2200      	movs	r2, #0
 800f92c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f932:	697a      	ldr	r2, [r7, #20]
 800f934:	1ad2      	subs	r2, r2, r3
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	69db      	ldr	r3, [r3, #28]
 800f93a:	429a      	cmp	r2, r3
 800f93c:	d217      	bcs.n	800f96e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	789b      	ldrb	r3, [r3, #2]
 800f942:	613b      	str	r3, [r7, #16]
 800f944:	e010      	b.n	800f968 <sync_window+0x78>
					wsect += fs->fsize;
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	69db      	ldr	r3, [r3, #28]
 800f94a:	697a      	ldr	r2, [r7, #20]
 800f94c:	4413      	add	r3, r2
 800f94e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	7858      	ldrb	r0, [r3, #1]
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f95a:	2301      	movs	r3, #1
 800f95c:	697a      	ldr	r2, [r7, #20]
 800f95e:	f7ff fced 	bl	800f33c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800f962:	693b      	ldr	r3, [r7, #16]
 800f964:	3b01      	subs	r3, #1
 800f966:	613b      	str	r3, [r7, #16]
 800f968:	693b      	ldr	r3, [r7, #16]
 800f96a:	2b01      	cmp	r3, #1
 800f96c:	d8eb      	bhi.n	800f946 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800f96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f970:	4618      	mov	r0, r3
 800f972:	3718      	adds	r7, #24
 800f974:	46bd      	mov	sp, r7
 800f976:	bd80      	pop	{r7, pc}

0800f978 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800f978:	b580      	push	{r7, lr}
 800f97a:	b084      	sub	sp, #16
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
 800f980:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800f982:	2300      	movs	r3, #0
 800f984:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f98a:	683a      	ldr	r2, [r7, #0]
 800f98c:	429a      	cmp	r2, r3
 800f98e:	d01b      	beq.n	800f9c8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f7ff ffad 	bl	800f8f0 <sync_window>
 800f996:	4603      	mov	r3, r0
 800f998:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800f99a:	7bfb      	ldrb	r3, [r7, #15]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d113      	bne.n	800f9c8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	7858      	ldrb	r0, [r3, #1]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f9aa:	2301      	movs	r3, #1
 800f9ac:	683a      	ldr	r2, [r7, #0]
 800f9ae:	f7ff fca5 	bl	800f2fc <disk_read>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d004      	beq.n	800f9c2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800f9b8:	f04f 33ff 	mov.w	r3, #4294967295
 800f9bc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800f9be:	2301      	movs	r3, #1
 800f9c0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	683a      	ldr	r2, [r7, #0]
 800f9c6:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800f9c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	3710      	adds	r7, #16
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	bd80      	pop	{r7, pc}
	...

0800f9d4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b084      	sub	sp, #16
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800f9dc:	6878      	ldr	r0, [r7, #4]
 800f9de:	f7ff ff87 	bl	800f8f0 <sync_window>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f9e6:	7bfb      	ldrb	r3, [r7, #15]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d158      	bne.n	800fa9e <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	781b      	ldrb	r3, [r3, #0]
 800f9f0:	2b03      	cmp	r3, #3
 800f9f2:	d148      	bne.n	800fa86 <sync_fs+0xb2>
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	791b      	ldrb	r3, [r3, #4]
 800f9f8:	2b01      	cmp	r3, #1
 800f9fa:	d144      	bne.n	800fa86 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	3334      	adds	r3, #52	; 0x34
 800fa00:	f44f 7200 	mov.w	r2, #512	; 0x200
 800fa04:	2100      	movs	r1, #0
 800fa06:	4618      	mov	r0, r3
 800fa08:	f7ff fd79 	bl	800f4fe <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	3334      	adds	r3, #52	; 0x34
 800fa10:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fa14:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f7ff fd08 	bl	800f42e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	3334      	adds	r3, #52	; 0x34
 800fa22:	4921      	ldr	r1, [pc, #132]	; (800faa8 <sync_fs+0xd4>)
 800fa24:	4618      	mov	r0, r3
 800fa26:	f7ff fd1d 	bl	800f464 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	3334      	adds	r3, #52	; 0x34
 800fa2e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fa32:	491e      	ldr	r1, [pc, #120]	; (800faac <sync_fs+0xd8>)
 800fa34:	4618      	mov	r0, r3
 800fa36:	f7ff fd15 	bl	800f464 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	3334      	adds	r3, #52	; 0x34
 800fa3e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800fa42:	687b      	ldr	r3, [r7, #4]
 800fa44:	695b      	ldr	r3, [r3, #20]
 800fa46:	4619      	mov	r1, r3
 800fa48:	4610      	mov	r0, r2
 800fa4a:	f7ff fd0b 	bl	800f464 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	3334      	adds	r3, #52	; 0x34
 800fa52:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	691b      	ldr	r3, [r3, #16]
 800fa5a:	4619      	mov	r1, r3
 800fa5c:	4610      	mov	r0, r2
 800fa5e:	f7ff fd01 	bl	800f464 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	6a1b      	ldr	r3, [r3, #32]
 800fa66:	1c5a      	adds	r2, r3, #1
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	7858      	ldrb	r0, [r3, #1]
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fa7a:	2301      	movs	r3, #1
 800fa7c:	f7ff fc5e 	bl	800f33c <disk_write>
			fs->fsi_flag = 0;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	2200      	movs	r2, #0
 800fa84:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	785b      	ldrb	r3, [r3, #1]
 800fa8a:	2200      	movs	r2, #0
 800fa8c:	2100      	movs	r1, #0
 800fa8e:	4618      	mov	r0, r3
 800fa90:	f7ff fc74 	bl	800f37c <disk_ioctl>
 800fa94:	4603      	mov	r3, r0
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d001      	beq.n	800fa9e <sync_fs+0xca>
 800fa9a:	2301      	movs	r3, #1
 800fa9c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800fa9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3710      	adds	r7, #16
 800faa4:	46bd      	mov	sp, r7
 800faa6:	bd80      	pop	{r7, pc}
 800faa8:	41615252 	.word	0x41615252
 800faac:	61417272 	.word	0x61417272

0800fab0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800fab0:	b480      	push	{r7}
 800fab2:	b083      	sub	sp, #12
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	6078      	str	r0, [r7, #4]
 800fab8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	3b02      	subs	r3, #2
 800fabe:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	699b      	ldr	r3, [r3, #24]
 800fac4:	3b02      	subs	r3, #2
 800fac6:	683a      	ldr	r2, [r7, #0]
 800fac8:	429a      	cmp	r2, r3
 800faca:	d301      	bcc.n	800fad0 <clust2sect+0x20>
 800facc:	2300      	movs	r3, #0
 800face:	e008      	b.n	800fae2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	895b      	ldrh	r3, [r3, #10]
 800fad4:	461a      	mov	r2, r3
 800fad6:	683b      	ldr	r3, [r7, #0]
 800fad8:	fb03 f202 	mul.w	r2, r3, r2
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fae0:	4413      	add	r3, r2
}
 800fae2:	4618      	mov	r0, r3
 800fae4:	370c      	adds	r7, #12
 800fae6:	46bd      	mov	sp, r7
 800fae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faec:	4770      	bx	lr

0800faee <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800faee:	b580      	push	{r7, lr}
 800faf0:	b086      	sub	sp, #24
 800faf2:	af00      	add	r7, sp, #0
 800faf4:	6078      	str	r0, [r7, #4]
 800faf6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	681b      	ldr	r3, [r3, #0]
 800fafc:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	2b01      	cmp	r3, #1
 800fb02:	d904      	bls.n	800fb0e <get_fat+0x20>
 800fb04:	693b      	ldr	r3, [r7, #16]
 800fb06:	699b      	ldr	r3, [r3, #24]
 800fb08:	683a      	ldr	r2, [r7, #0]
 800fb0a:	429a      	cmp	r2, r3
 800fb0c:	d302      	bcc.n	800fb14 <get_fat+0x26>
		val = 1;	/* Internal error */
 800fb0e:	2301      	movs	r3, #1
 800fb10:	617b      	str	r3, [r7, #20]
 800fb12:	e08c      	b.n	800fc2e <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800fb14:	f04f 33ff 	mov.w	r3, #4294967295
 800fb18:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800fb1a:	693b      	ldr	r3, [r7, #16]
 800fb1c:	781b      	ldrb	r3, [r3, #0]
 800fb1e:	2b02      	cmp	r3, #2
 800fb20:	d045      	beq.n	800fbae <get_fat+0xc0>
 800fb22:	2b03      	cmp	r3, #3
 800fb24:	d05d      	beq.n	800fbe2 <get_fat+0xf4>
 800fb26:	2b01      	cmp	r3, #1
 800fb28:	d177      	bne.n	800fc1a <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	60fb      	str	r3, [r7, #12]
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	085b      	lsrs	r3, r3, #1
 800fb32:	68fa      	ldr	r2, [r7, #12]
 800fb34:	4413      	add	r3, r2
 800fb36:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fb38:	693b      	ldr	r3, [r7, #16]
 800fb3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	0a5b      	lsrs	r3, r3, #9
 800fb40:	4413      	add	r3, r2
 800fb42:	4619      	mov	r1, r3
 800fb44:	6938      	ldr	r0, [r7, #16]
 800fb46:	f7ff ff17 	bl	800f978 <move_window>
 800fb4a:	4603      	mov	r3, r0
 800fb4c:	2b00      	cmp	r3, #0
 800fb4e:	d167      	bne.n	800fc20 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	1c5a      	adds	r2, r3, #1
 800fb54:	60fa      	str	r2, [r7, #12]
 800fb56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb5a:	693a      	ldr	r2, [r7, #16]
 800fb5c:	4413      	add	r3, r2
 800fb5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fb62:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fb64:	693b      	ldr	r3, [r7, #16]
 800fb66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	0a5b      	lsrs	r3, r3, #9
 800fb6c:	4413      	add	r3, r2
 800fb6e:	4619      	mov	r1, r3
 800fb70:	6938      	ldr	r0, [r7, #16]
 800fb72:	f7ff ff01 	bl	800f978 <move_window>
 800fb76:	4603      	mov	r3, r0
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d153      	bne.n	800fc24 <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 800fb7c:	68fb      	ldr	r3, [r7, #12]
 800fb7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fb82:	693a      	ldr	r2, [r7, #16]
 800fb84:	4413      	add	r3, r2
 800fb86:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800fb8a:	021b      	lsls	r3, r3, #8
 800fb8c:	461a      	mov	r2, r3
 800fb8e:	68bb      	ldr	r3, [r7, #8]
 800fb90:	4313      	orrs	r3, r2
 800fb92:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	f003 0301 	and.w	r3, r3, #1
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d002      	beq.n	800fba4 <get_fat+0xb6>
 800fb9e:	68bb      	ldr	r3, [r7, #8]
 800fba0:	091b      	lsrs	r3, r3, #4
 800fba2:	e002      	b.n	800fbaa <get_fat+0xbc>
 800fba4:	68bb      	ldr	r3, [r7, #8]
 800fba6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800fbaa:	617b      	str	r3, [r7, #20]
			break;
 800fbac:	e03f      	b.n	800fc2e <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fbae:	693b      	ldr	r3, [r7, #16]
 800fbb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	0a1b      	lsrs	r3, r3, #8
 800fbb6:	4413      	add	r3, r2
 800fbb8:	4619      	mov	r1, r3
 800fbba:	6938      	ldr	r0, [r7, #16]
 800fbbc:	f7ff fedc 	bl	800f978 <move_window>
 800fbc0:	4603      	mov	r3, r0
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d130      	bne.n	800fc28 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800fbc6:	693b      	ldr	r3, [r7, #16]
 800fbc8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fbcc:	683b      	ldr	r3, [r7, #0]
 800fbce:	005b      	lsls	r3, r3, #1
 800fbd0:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800fbd4:	4413      	add	r3, r2
 800fbd6:	4618      	mov	r0, r3
 800fbd8:	f7ff fbee 	bl	800f3b8 <ld_word>
 800fbdc:	4603      	mov	r3, r0
 800fbde:	617b      	str	r3, [r7, #20]
			break;
 800fbe0:	e025      	b.n	800fc2e <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fbe2:	693b      	ldr	r3, [r7, #16]
 800fbe4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fbe6:	683b      	ldr	r3, [r7, #0]
 800fbe8:	09db      	lsrs	r3, r3, #7
 800fbea:	4413      	add	r3, r2
 800fbec:	4619      	mov	r1, r3
 800fbee:	6938      	ldr	r0, [r7, #16]
 800fbf0:	f7ff fec2 	bl	800f978 <move_window>
 800fbf4:	4603      	mov	r3, r0
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d118      	bne.n	800fc2c <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800fbfa:	693b      	ldr	r3, [r7, #16]
 800fbfc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fc00:	683b      	ldr	r3, [r7, #0]
 800fc02:	009b      	lsls	r3, r3, #2
 800fc04:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800fc08:	4413      	add	r3, r2
 800fc0a:	4618      	mov	r0, r3
 800fc0c:	f7ff fbec 	bl	800f3e8 <ld_dword>
 800fc10:	4603      	mov	r3, r0
 800fc12:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800fc16:	617b      	str	r3, [r7, #20]
			break;
 800fc18:	e009      	b.n	800fc2e <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800fc1a:	2301      	movs	r3, #1
 800fc1c:	617b      	str	r3, [r7, #20]
 800fc1e:	e006      	b.n	800fc2e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fc20:	bf00      	nop
 800fc22:	e004      	b.n	800fc2e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800fc24:	bf00      	nop
 800fc26:	e002      	b.n	800fc2e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800fc28:	bf00      	nop
 800fc2a:	e000      	b.n	800fc2e <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800fc2c:	bf00      	nop
		}
	}

	return val;
 800fc2e:	697b      	ldr	r3, [r7, #20]
}
 800fc30:	4618      	mov	r0, r3
 800fc32:	3718      	adds	r7, #24
 800fc34:	46bd      	mov	sp, r7
 800fc36:	bd80      	pop	{r7, pc}

0800fc38 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800fc38:	b590      	push	{r4, r7, lr}
 800fc3a:	b089      	sub	sp, #36	; 0x24
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	60f8      	str	r0, [r7, #12]
 800fc40:	60b9      	str	r1, [r7, #8]
 800fc42:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800fc44:	2302      	movs	r3, #2
 800fc46:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	2b01      	cmp	r3, #1
 800fc4c:	f240 80d6 	bls.w	800fdfc <put_fat+0x1c4>
 800fc50:	68fb      	ldr	r3, [r7, #12]
 800fc52:	699b      	ldr	r3, [r3, #24]
 800fc54:	68ba      	ldr	r2, [r7, #8]
 800fc56:	429a      	cmp	r2, r3
 800fc58:	f080 80d0 	bcs.w	800fdfc <put_fat+0x1c4>
		switch (fs->fs_type) {
 800fc5c:	68fb      	ldr	r3, [r7, #12]
 800fc5e:	781b      	ldrb	r3, [r3, #0]
 800fc60:	2b02      	cmp	r3, #2
 800fc62:	d073      	beq.n	800fd4c <put_fat+0x114>
 800fc64:	2b03      	cmp	r3, #3
 800fc66:	f000 8091 	beq.w	800fd8c <put_fat+0x154>
 800fc6a:	2b01      	cmp	r3, #1
 800fc6c:	f040 80c6 	bne.w	800fdfc <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800fc70:	68bb      	ldr	r3, [r7, #8]
 800fc72:	61bb      	str	r3, [r7, #24]
 800fc74:	69bb      	ldr	r3, [r7, #24]
 800fc76:	085b      	lsrs	r3, r3, #1
 800fc78:	69ba      	ldr	r2, [r7, #24]
 800fc7a:	4413      	add	r3, r2
 800fc7c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fc7e:	68fb      	ldr	r3, [r7, #12]
 800fc80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fc82:	69bb      	ldr	r3, [r7, #24]
 800fc84:	0a5b      	lsrs	r3, r3, #9
 800fc86:	4413      	add	r3, r2
 800fc88:	4619      	mov	r1, r3
 800fc8a:	68f8      	ldr	r0, [r7, #12]
 800fc8c:	f7ff fe74 	bl	800f978 <move_window>
 800fc90:	4603      	mov	r3, r0
 800fc92:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fc94:	7ffb      	ldrb	r3, [r7, #31]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	f040 80a9 	bne.w	800fdee <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fca2:	69bb      	ldr	r3, [r7, #24]
 800fca4:	1c59      	adds	r1, r3, #1
 800fca6:	61b9      	str	r1, [r7, #24]
 800fca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fcac:	4413      	add	r3, r2
 800fcae:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800fcb0:	68bb      	ldr	r3, [r7, #8]
 800fcb2:	f003 0301 	and.w	r3, r3, #1
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d00d      	beq.n	800fcd6 <put_fat+0x9e>
 800fcba:	697b      	ldr	r3, [r7, #20]
 800fcbc:	781b      	ldrb	r3, [r3, #0]
 800fcbe:	b25b      	sxtb	r3, r3
 800fcc0:	f003 030f 	and.w	r3, r3, #15
 800fcc4:	b25a      	sxtb	r2, r3
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	b2db      	uxtb	r3, r3
 800fcca:	011b      	lsls	r3, r3, #4
 800fccc:	b25b      	sxtb	r3, r3
 800fcce:	4313      	orrs	r3, r2
 800fcd0:	b25b      	sxtb	r3, r3
 800fcd2:	b2db      	uxtb	r3, r3
 800fcd4:	e001      	b.n	800fcda <put_fat+0xa2>
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	b2db      	uxtb	r3, r3
 800fcda:	697a      	ldr	r2, [r7, #20]
 800fcdc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fcde:	68fb      	ldr	r3, [r7, #12]
 800fce0:	2201      	movs	r2, #1
 800fce2:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800fce4:	68fb      	ldr	r3, [r7, #12]
 800fce6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fce8:	69bb      	ldr	r3, [r7, #24]
 800fcea:	0a5b      	lsrs	r3, r3, #9
 800fcec:	4413      	add	r3, r2
 800fcee:	4619      	mov	r1, r3
 800fcf0:	68f8      	ldr	r0, [r7, #12]
 800fcf2:	f7ff fe41 	bl	800f978 <move_window>
 800fcf6:	4603      	mov	r3, r0
 800fcf8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fcfa:	7ffb      	ldrb	r3, [r7, #31]
 800fcfc:	2b00      	cmp	r3, #0
 800fcfe:	d178      	bne.n	800fdf2 <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 800fd00:	68fb      	ldr	r3, [r7, #12]
 800fd02:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fd0c:	4413      	add	r3, r2
 800fd0e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800fd10:	68bb      	ldr	r3, [r7, #8]
 800fd12:	f003 0301 	and.w	r3, r3, #1
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d003      	beq.n	800fd22 <put_fat+0xea>
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	091b      	lsrs	r3, r3, #4
 800fd1e:	b2db      	uxtb	r3, r3
 800fd20:	e00e      	b.n	800fd40 <put_fat+0x108>
 800fd22:	697b      	ldr	r3, [r7, #20]
 800fd24:	781b      	ldrb	r3, [r3, #0]
 800fd26:	b25b      	sxtb	r3, r3
 800fd28:	f023 030f 	bic.w	r3, r3, #15
 800fd2c:	b25a      	sxtb	r2, r3
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	0a1b      	lsrs	r3, r3, #8
 800fd32:	b25b      	sxtb	r3, r3
 800fd34:	f003 030f 	and.w	r3, r3, #15
 800fd38:	b25b      	sxtb	r3, r3
 800fd3a:	4313      	orrs	r3, r2
 800fd3c:	b25b      	sxtb	r3, r3
 800fd3e:	b2db      	uxtb	r3, r3
 800fd40:	697a      	ldr	r2, [r7, #20]
 800fd42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800fd44:	68fb      	ldr	r3, [r7, #12]
 800fd46:	2201      	movs	r2, #1
 800fd48:	70da      	strb	r2, [r3, #3]
			break;
 800fd4a:	e057      	b.n	800fdfc <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd50:	68bb      	ldr	r3, [r7, #8]
 800fd52:	0a1b      	lsrs	r3, r3, #8
 800fd54:	4413      	add	r3, r2
 800fd56:	4619      	mov	r1, r3
 800fd58:	68f8      	ldr	r0, [r7, #12]
 800fd5a:	f7ff fe0d 	bl	800f978 <move_window>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fd62:	7ffb      	ldrb	r3, [r7, #31]
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	d146      	bne.n	800fdf6 <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fd6e:	68bb      	ldr	r3, [r7, #8]
 800fd70:	005b      	lsls	r3, r3, #1
 800fd72:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800fd76:	4413      	add	r3, r2
 800fd78:	687a      	ldr	r2, [r7, #4]
 800fd7a:	b292      	uxth	r2, r2
 800fd7c:	4611      	mov	r1, r2
 800fd7e:	4618      	mov	r0, r3
 800fd80:	f7ff fb55 	bl	800f42e <st_word>
			fs->wflag = 1;
 800fd84:	68fb      	ldr	r3, [r7, #12]
 800fd86:	2201      	movs	r2, #1
 800fd88:	70da      	strb	r2, [r3, #3]
			break;
 800fd8a:	e037      	b.n	800fdfc <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd90:	68bb      	ldr	r3, [r7, #8]
 800fd92:	09db      	lsrs	r3, r3, #7
 800fd94:	4413      	add	r3, r2
 800fd96:	4619      	mov	r1, r3
 800fd98:	68f8      	ldr	r0, [r7, #12]
 800fd9a:	f7ff fded 	bl	800f978 <move_window>
 800fd9e:	4603      	mov	r3, r0
 800fda0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800fda2:	7ffb      	ldrb	r3, [r7, #31]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	d128      	bne.n	800fdfa <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800fdae:	68fb      	ldr	r3, [r7, #12]
 800fdb0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fdb4:	68bb      	ldr	r3, [r7, #8]
 800fdb6:	009b      	lsls	r3, r3, #2
 800fdb8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800fdbc:	4413      	add	r3, r2
 800fdbe:	4618      	mov	r0, r3
 800fdc0:	f7ff fb12 	bl	800f3e8 <ld_dword>
 800fdc4:	4603      	mov	r3, r0
 800fdc6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800fdca:	4323      	orrs	r3, r4
 800fdcc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800fdd4:	68bb      	ldr	r3, [r7, #8]
 800fdd6:	009b      	lsls	r3, r3, #2
 800fdd8:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800fddc:	4413      	add	r3, r2
 800fdde:	6879      	ldr	r1, [r7, #4]
 800fde0:	4618      	mov	r0, r3
 800fde2:	f7ff fb3f 	bl	800f464 <st_dword>
			fs->wflag = 1;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	2201      	movs	r2, #1
 800fdea:	70da      	strb	r2, [r3, #3]
			break;
 800fdec:	e006      	b.n	800fdfc <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fdee:	bf00      	nop
 800fdf0:	e004      	b.n	800fdfc <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fdf2:	bf00      	nop
 800fdf4:	e002      	b.n	800fdfc <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fdf6:	bf00      	nop
 800fdf8:	e000      	b.n	800fdfc <put_fat+0x1c4>
			if (res != FR_OK) break;
 800fdfa:	bf00      	nop
		}
	}
	return res;
 800fdfc:	7ffb      	ldrb	r3, [r7, #31]
}
 800fdfe:	4618      	mov	r0, r3
 800fe00:	3724      	adds	r7, #36	; 0x24
 800fe02:	46bd      	mov	sp, r7
 800fe04:	bd90      	pop	{r4, r7, pc}

0800fe06 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800fe06:	b580      	push	{r7, lr}
 800fe08:	b088      	sub	sp, #32
 800fe0a:	af00      	add	r7, sp, #0
 800fe0c:	60f8      	str	r0, [r7, #12]
 800fe0e:	60b9      	str	r1, [r7, #8]
 800fe10:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800fe12:	2300      	movs	r3, #0
 800fe14:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800fe1c:	68bb      	ldr	r3, [r7, #8]
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d904      	bls.n	800fe2c <remove_chain+0x26>
 800fe22:	69bb      	ldr	r3, [r7, #24]
 800fe24:	699b      	ldr	r3, [r3, #24]
 800fe26:	68ba      	ldr	r2, [r7, #8]
 800fe28:	429a      	cmp	r2, r3
 800fe2a:	d301      	bcc.n	800fe30 <remove_chain+0x2a>
 800fe2c:	2302      	movs	r3, #2
 800fe2e:	e04b      	b.n	800fec8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d00c      	beq.n	800fe50 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800fe36:	f04f 32ff 	mov.w	r2, #4294967295
 800fe3a:	6879      	ldr	r1, [r7, #4]
 800fe3c:	69b8      	ldr	r0, [r7, #24]
 800fe3e:	f7ff fefb 	bl	800fc38 <put_fat>
 800fe42:	4603      	mov	r3, r0
 800fe44:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800fe46:	7ffb      	ldrb	r3, [r7, #31]
 800fe48:	2b00      	cmp	r3, #0
 800fe4a:	d001      	beq.n	800fe50 <remove_chain+0x4a>
 800fe4c:	7ffb      	ldrb	r3, [r7, #31]
 800fe4e:	e03b      	b.n	800fec8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800fe50:	68b9      	ldr	r1, [r7, #8]
 800fe52:	68f8      	ldr	r0, [r7, #12]
 800fe54:	f7ff fe4b 	bl	800faee <get_fat>
 800fe58:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800fe5a:	697b      	ldr	r3, [r7, #20]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d031      	beq.n	800fec4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800fe60:	697b      	ldr	r3, [r7, #20]
 800fe62:	2b01      	cmp	r3, #1
 800fe64:	d101      	bne.n	800fe6a <remove_chain+0x64>
 800fe66:	2302      	movs	r3, #2
 800fe68:	e02e      	b.n	800fec8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800fe6a:	697b      	ldr	r3, [r7, #20]
 800fe6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe70:	d101      	bne.n	800fe76 <remove_chain+0x70>
 800fe72:	2301      	movs	r3, #1
 800fe74:	e028      	b.n	800fec8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800fe76:	2200      	movs	r2, #0
 800fe78:	68b9      	ldr	r1, [r7, #8]
 800fe7a:	69b8      	ldr	r0, [r7, #24]
 800fe7c:	f7ff fedc 	bl	800fc38 <put_fat>
 800fe80:	4603      	mov	r3, r0
 800fe82:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800fe84:	7ffb      	ldrb	r3, [r7, #31]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d001      	beq.n	800fe8e <remove_chain+0x88>
 800fe8a:	7ffb      	ldrb	r3, [r7, #31]
 800fe8c:	e01c      	b.n	800fec8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800fe8e:	69bb      	ldr	r3, [r7, #24]
 800fe90:	695a      	ldr	r2, [r3, #20]
 800fe92:	69bb      	ldr	r3, [r7, #24]
 800fe94:	699b      	ldr	r3, [r3, #24]
 800fe96:	3b02      	subs	r3, #2
 800fe98:	429a      	cmp	r2, r3
 800fe9a:	d20b      	bcs.n	800feb4 <remove_chain+0xae>
			fs->free_clst++;
 800fe9c:	69bb      	ldr	r3, [r7, #24]
 800fe9e:	695b      	ldr	r3, [r3, #20]
 800fea0:	1c5a      	adds	r2, r3, #1
 800fea2:	69bb      	ldr	r3, [r7, #24]
 800fea4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800fea6:	69bb      	ldr	r3, [r7, #24]
 800fea8:	791b      	ldrb	r3, [r3, #4]
 800feaa:	f043 0301 	orr.w	r3, r3, #1
 800feae:	b2da      	uxtb	r2, r3
 800feb0:	69bb      	ldr	r3, [r7, #24]
 800feb2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800feb4:	697b      	ldr	r3, [r7, #20]
 800feb6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800feb8:	69bb      	ldr	r3, [r7, #24]
 800feba:	699b      	ldr	r3, [r3, #24]
 800febc:	68ba      	ldr	r2, [r7, #8]
 800febe:	429a      	cmp	r2, r3
 800fec0:	d3c6      	bcc.n	800fe50 <remove_chain+0x4a>
 800fec2:	e000      	b.n	800fec6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800fec4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800fec6:	2300      	movs	r3, #0
}
 800fec8:	4618      	mov	r0, r3
 800feca:	3720      	adds	r7, #32
 800fecc:	46bd      	mov	sp, r7
 800fece:	bd80      	pop	{r7, pc}

0800fed0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800fed0:	b580      	push	{r7, lr}
 800fed2:	b088      	sub	sp, #32
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
 800fed8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800fee0:	683b      	ldr	r3, [r7, #0]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d10d      	bne.n	800ff02 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800fee6:	693b      	ldr	r3, [r7, #16]
 800fee8:	691b      	ldr	r3, [r3, #16]
 800feea:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800feec:	69bb      	ldr	r3, [r7, #24]
 800feee:	2b00      	cmp	r3, #0
 800fef0:	d004      	beq.n	800fefc <create_chain+0x2c>
 800fef2:	693b      	ldr	r3, [r7, #16]
 800fef4:	699b      	ldr	r3, [r3, #24]
 800fef6:	69ba      	ldr	r2, [r7, #24]
 800fef8:	429a      	cmp	r2, r3
 800fefa:	d31b      	bcc.n	800ff34 <create_chain+0x64>
 800fefc:	2301      	movs	r3, #1
 800fefe:	61bb      	str	r3, [r7, #24]
 800ff00:	e018      	b.n	800ff34 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ff02:	6839      	ldr	r1, [r7, #0]
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f7ff fdf2 	bl	800faee <get_fat>
 800ff0a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	2b01      	cmp	r3, #1
 800ff10:	d801      	bhi.n	800ff16 <create_chain+0x46>
 800ff12:	2301      	movs	r3, #1
 800ff14:	e070      	b.n	800fff8 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff1c:	d101      	bne.n	800ff22 <create_chain+0x52>
 800ff1e:	68fb      	ldr	r3, [r7, #12]
 800ff20:	e06a      	b.n	800fff8 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ff22:	693b      	ldr	r3, [r7, #16]
 800ff24:	699b      	ldr	r3, [r3, #24]
 800ff26:	68fa      	ldr	r2, [r7, #12]
 800ff28:	429a      	cmp	r2, r3
 800ff2a:	d201      	bcs.n	800ff30 <create_chain+0x60>
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	e063      	b.n	800fff8 <create_chain+0x128>
		scl = clst;
 800ff30:	683b      	ldr	r3, [r7, #0]
 800ff32:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ff38:	69fb      	ldr	r3, [r7, #28]
 800ff3a:	3301      	adds	r3, #1
 800ff3c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ff3e:	693b      	ldr	r3, [r7, #16]
 800ff40:	699b      	ldr	r3, [r3, #24]
 800ff42:	69fa      	ldr	r2, [r7, #28]
 800ff44:	429a      	cmp	r2, r3
 800ff46:	d307      	bcc.n	800ff58 <create_chain+0x88>
				ncl = 2;
 800ff48:	2302      	movs	r3, #2
 800ff4a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ff4c:	69fa      	ldr	r2, [r7, #28]
 800ff4e:	69bb      	ldr	r3, [r7, #24]
 800ff50:	429a      	cmp	r2, r3
 800ff52:	d901      	bls.n	800ff58 <create_chain+0x88>
 800ff54:	2300      	movs	r3, #0
 800ff56:	e04f      	b.n	800fff8 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ff58:	69f9      	ldr	r1, [r7, #28]
 800ff5a:	6878      	ldr	r0, [r7, #4]
 800ff5c:	f7ff fdc7 	bl	800faee <get_fat>
 800ff60:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d00e      	beq.n	800ff86 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ff68:	68fb      	ldr	r3, [r7, #12]
 800ff6a:	2b01      	cmp	r3, #1
 800ff6c:	d003      	beq.n	800ff76 <create_chain+0xa6>
 800ff6e:	68fb      	ldr	r3, [r7, #12]
 800ff70:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff74:	d101      	bne.n	800ff7a <create_chain+0xaa>
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	e03e      	b.n	800fff8 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ff7a:	69fa      	ldr	r2, [r7, #28]
 800ff7c:	69bb      	ldr	r3, [r7, #24]
 800ff7e:	429a      	cmp	r2, r3
 800ff80:	d1da      	bne.n	800ff38 <create_chain+0x68>
 800ff82:	2300      	movs	r3, #0
 800ff84:	e038      	b.n	800fff8 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ff86:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ff88:	f04f 32ff 	mov.w	r2, #4294967295
 800ff8c:	69f9      	ldr	r1, [r7, #28]
 800ff8e:	6938      	ldr	r0, [r7, #16]
 800ff90:	f7ff fe52 	bl	800fc38 <put_fat>
 800ff94:	4603      	mov	r3, r0
 800ff96:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ff98:	7dfb      	ldrb	r3, [r7, #23]
 800ff9a:	2b00      	cmp	r3, #0
 800ff9c:	d109      	bne.n	800ffb2 <create_chain+0xe2>
 800ff9e:	683b      	ldr	r3, [r7, #0]
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d006      	beq.n	800ffb2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ffa4:	69fa      	ldr	r2, [r7, #28]
 800ffa6:	6839      	ldr	r1, [r7, #0]
 800ffa8:	6938      	ldr	r0, [r7, #16]
 800ffaa:	f7ff fe45 	bl	800fc38 <put_fat>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ffb2:	7dfb      	ldrb	r3, [r7, #23]
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	d116      	bne.n	800ffe6 <create_chain+0x116>
		fs->last_clst = ncl;
 800ffb8:	693b      	ldr	r3, [r7, #16]
 800ffba:	69fa      	ldr	r2, [r7, #28]
 800ffbc:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ffbe:	693b      	ldr	r3, [r7, #16]
 800ffc0:	695a      	ldr	r2, [r3, #20]
 800ffc2:	693b      	ldr	r3, [r7, #16]
 800ffc4:	699b      	ldr	r3, [r3, #24]
 800ffc6:	3b02      	subs	r3, #2
 800ffc8:	429a      	cmp	r2, r3
 800ffca:	d804      	bhi.n	800ffd6 <create_chain+0x106>
 800ffcc:	693b      	ldr	r3, [r7, #16]
 800ffce:	695b      	ldr	r3, [r3, #20]
 800ffd0:	1e5a      	subs	r2, r3, #1
 800ffd2:	693b      	ldr	r3, [r7, #16]
 800ffd4:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800ffd6:	693b      	ldr	r3, [r7, #16]
 800ffd8:	791b      	ldrb	r3, [r3, #4]
 800ffda:	f043 0301 	orr.w	r3, r3, #1
 800ffde:	b2da      	uxtb	r2, r3
 800ffe0:	693b      	ldr	r3, [r7, #16]
 800ffe2:	711a      	strb	r2, [r3, #4]
 800ffe4:	e007      	b.n	800fff6 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ffe6:	7dfb      	ldrb	r3, [r7, #23]
 800ffe8:	2b01      	cmp	r3, #1
 800ffea:	d102      	bne.n	800fff2 <create_chain+0x122>
 800ffec:	f04f 33ff 	mov.w	r3, #4294967295
 800fff0:	e000      	b.n	800fff4 <create_chain+0x124>
 800fff2:	2301      	movs	r3, #1
 800fff4:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800fff6:	69fb      	ldr	r3, [r7, #28]
}
 800fff8:	4618      	mov	r0, r3
 800fffa:	3720      	adds	r7, #32
 800fffc:	46bd      	mov	sp, r7
 800fffe:	bd80      	pop	{r7, pc}

08010000 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8010000:	b480      	push	{r7}
 8010002:	b087      	sub	sp, #28
 8010004:	af00      	add	r7, sp, #0
 8010006:	6078      	str	r0, [r7, #4]
 8010008:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010014:	3304      	adds	r3, #4
 8010016:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8010018:	683b      	ldr	r3, [r7, #0]
 801001a:	0a5b      	lsrs	r3, r3, #9
 801001c:	68fa      	ldr	r2, [r7, #12]
 801001e:	8952      	ldrh	r2, [r2, #10]
 8010020:	fbb3 f3f2 	udiv	r3, r3, r2
 8010024:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010026:	693b      	ldr	r3, [r7, #16]
 8010028:	1d1a      	adds	r2, r3, #4
 801002a:	613a      	str	r2, [r7, #16]
 801002c:	681b      	ldr	r3, [r3, #0]
 801002e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d101      	bne.n	801003a <clmt_clust+0x3a>
 8010036:	2300      	movs	r3, #0
 8010038:	e010      	b.n	801005c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 801003a:	697a      	ldr	r2, [r7, #20]
 801003c:	68bb      	ldr	r3, [r7, #8]
 801003e:	429a      	cmp	r2, r3
 8010040:	d307      	bcc.n	8010052 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8010042:	697a      	ldr	r2, [r7, #20]
 8010044:	68bb      	ldr	r3, [r7, #8]
 8010046:	1ad3      	subs	r3, r2, r3
 8010048:	617b      	str	r3, [r7, #20]
 801004a:	693b      	ldr	r3, [r7, #16]
 801004c:	3304      	adds	r3, #4
 801004e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8010050:	e7e9      	b.n	8010026 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8010052:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8010054:	693b      	ldr	r3, [r7, #16]
 8010056:	681a      	ldr	r2, [r3, #0]
 8010058:	697b      	ldr	r3, [r7, #20]
 801005a:	4413      	add	r3, r2
}
 801005c:	4618      	mov	r0, r3
 801005e:	371c      	adds	r7, #28
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr

08010068 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8010068:	b580      	push	{r7, lr}
 801006a:	b086      	sub	sp, #24
 801006c:	af00      	add	r7, sp, #0
 801006e:	6078      	str	r0, [r7, #4]
 8010070:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801007e:	d204      	bcs.n	801008a <dir_sdi+0x22>
 8010080:	683b      	ldr	r3, [r7, #0]
 8010082:	f003 031f 	and.w	r3, r3, #31
 8010086:	2b00      	cmp	r3, #0
 8010088:	d001      	beq.n	801008e <dir_sdi+0x26>
		return FR_INT_ERR;
 801008a:	2302      	movs	r3, #2
 801008c:	e063      	b.n	8010156 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	683a      	ldr	r2, [r7, #0]
 8010092:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8010094:	687b      	ldr	r3, [r7, #4]
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 801009a:	697b      	ldr	r3, [r7, #20]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d106      	bne.n	80100ae <dir_sdi+0x46>
 80100a0:	693b      	ldr	r3, [r7, #16]
 80100a2:	781b      	ldrb	r3, [r3, #0]
 80100a4:	2b02      	cmp	r3, #2
 80100a6:	d902      	bls.n	80100ae <dir_sdi+0x46>
		clst = fs->dirbase;
 80100a8:	693b      	ldr	r3, [r7, #16]
 80100aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100ac:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80100ae:	697b      	ldr	r3, [r7, #20]
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d10c      	bne.n	80100ce <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80100b4:	683b      	ldr	r3, [r7, #0]
 80100b6:	095b      	lsrs	r3, r3, #5
 80100b8:	693a      	ldr	r2, [r7, #16]
 80100ba:	8912      	ldrh	r2, [r2, #8]
 80100bc:	4293      	cmp	r3, r2
 80100be:	d301      	bcc.n	80100c4 <dir_sdi+0x5c>
 80100c0:	2302      	movs	r3, #2
 80100c2:	e048      	b.n	8010156 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80100c4:	693b      	ldr	r3, [r7, #16]
 80100c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	61da      	str	r2, [r3, #28]
 80100cc:	e029      	b.n	8010122 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80100ce:	693b      	ldr	r3, [r7, #16]
 80100d0:	895b      	ldrh	r3, [r3, #10]
 80100d2:	025b      	lsls	r3, r3, #9
 80100d4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80100d6:	e019      	b.n	801010c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	6979      	ldr	r1, [r7, #20]
 80100dc:	4618      	mov	r0, r3
 80100de:	f7ff fd06 	bl	800faee <get_fat>
 80100e2:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80100e4:	697b      	ldr	r3, [r7, #20]
 80100e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100ea:	d101      	bne.n	80100f0 <dir_sdi+0x88>
 80100ec:	2301      	movs	r3, #1
 80100ee:	e032      	b.n	8010156 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80100f0:	697b      	ldr	r3, [r7, #20]
 80100f2:	2b01      	cmp	r3, #1
 80100f4:	d904      	bls.n	8010100 <dir_sdi+0x98>
 80100f6:	693b      	ldr	r3, [r7, #16]
 80100f8:	699b      	ldr	r3, [r3, #24]
 80100fa:	697a      	ldr	r2, [r7, #20]
 80100fc:	429a      	cmp	r2, r3
 80100fe:	d301      	bcc.n	8010104 <dir_sdi+0x9c>
 8010100:	2302      	movs	r3, #2
 8010102:	e028      	b.n	8010156 <dir_sdi+0xee>
			ofs -= csz;
 8010104:	683a      	ldr	r2, [r7, #0]
 8010106:	68fb      	ldr	r3, [r7, #12]
 8010108:	1ad3      	subs	r3, r2, r3
 801010a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 801010c:	683a      	ldr	r2, [r7, #0]
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	429a      	cmp	r2, r3
 8010112:	d2e1      	bcs.n	80100d8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8010114:	6979      	ldr	r1, [r7, #20]
 8010116:	6938      	ldr	r0, [r7, #16]
 8010118:	f7ff fcca 	bl	800fab0 <clust2sect>
 801011c:	4602      	mov	r2, r0
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	697a      	ldr	r2, [r7, #20]
 8010126:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	69db      	ldr	r3, [r3, #28]
 801012c:	2b00      	cmp	r3, #0
 801012e:	d101      	bne.n	8010134 <dir_sdi+0xcc>
 8010130:	2302      	movs	r3, #2
 8010132:	e010      	b.n	8010156 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	69da      	ldr	r2, [r3, #28]
 8010138:	683b      	ldr	r3, [r7, #0]
 801013a:	0a5b      	lsrs	r3, r3, #9
 801013c:	441a      	add	r2, r3
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8010142:	693b      	ldr	r3, [r7, #16]
 8010144:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010148:	683b      	ldr	r3, [r7, #0]
 801014a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801014e:	441a      	add	r2, r3
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8010154:	2300      	movs	r3, #0
}
 8010156:	4618      	mov	r0, r3
 8010158:	3718      	adds	r7, #24
 801015a:	46bd      	mov	sp, r7
 801015c:	bd80      	pop	{r7, pc}

0801015e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 801015e:	b580      	push	{r7, lr}
 8010160:	b086      	sub	sp, #24
 8010162:	af00      	add	r7, sp, #0
 8010164:	6078      	str	r0, [r7, #4]
 8010166:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	695b      	ldr	r3, [r3, #20]
 8010172:	3320      	adds	r3, #32
 8010174:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	69db      	ldr	r3, [r3, #28]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d003      	beq.n	8010186 <dir_next+0x28>
 801017e:	68bb      	ldr	r3, [r7, #8]
 8010180:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8010184:	d301      	bcc.n	801018a <dir_next+0x2c>
 8010186:	2304      	movs	r3, #4
 8010188:	e0aa      	b.n	80102e0 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010190:	2b00      	cmp	r3, #0
 8010192:	f040 8098 	bne.w	80102c6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	69db      	ldr	r3, [r3, #28]
 801019a:	1c5a      	adds	r2, r3, #1
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	699b      	ldr	r3, [r3, #24]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d10b      	bne.n	80101c0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80101a8:	68bb      	ldr	r3, [r7, #8]
 80101aa:	095b      	lsrs	r3, r3, #5
 80101ac:	68fa      	ldr	r2, [r7, #12]
 80101ae:	8912      	ldrh	r2, [r2, #8]
 80101b0:	4293      	cmp	r3, r2
 80101b2:	f0c0 8088 	bcc.w	80102c6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80101b6:	687b      	ldr	r3, [r7, #4]
 80101b8:	2200      	movs	r2, #0
 80101ba:	61da      	str	r2, [r3, #28]
 80101bc:	2304      	movs	r3, #4
 80101be:	e08f      	b.n	80102e0 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80101c0:	68bb      	ldr	r3, [r7, #8]
 80101c2:	0a5b      	lsrs	r3, r3, #9
 80101c4:	68fa      	ldr	r2, [r7, #12]
 80101c6:	8952      	ldrh	r2, [r2, #10]
 80101c8:	3a01      	subs	r2, #1
 80101ca:	4013      	ands	r3, r2
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d17a      	bne.n	80102c6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80101d0:	687a      	ldr	r2, [r7, #4]
 80101d2:	687b      	ldr	r3, [r7, #4]
 80101d4:	699b      	ldr	r3, [r3, #24]
 80101d6:	4619      	mov	r1, r3
 80101d8:	4610      	mov	r0, r2
 80101da:	f7ff fc88 	bl	800faee <get_fat>
 80101de:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80101e0:	697b      	ldr	r3, [r7, #20]
 80101e2:	2b01      	cmp	r3, #1
 80101e4:	d801      	bhi.n	80101ea <dir_next+0x8c>
 80101e6:	2302      	movs	r3, #2
 80101e8:	e07a      	b.n	80102e0 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80101ea:	697b      	ldr	r3, [r7, #20]
 80101ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101f0:	d101      	bne.n	80101f6 <dir_next+0x98>
 80101f2:	2301      	movs	r3, #1
 80101f4:	e074      	b.n	80102e0 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	699b      	ldr	r3, [r3, #24]
 80101fa:	697a      	ldr	r2, [r7, #20]
 80101fc:	429a      	cmp	r2, r3
 80101fe:	d358      	bcc.n	80102b2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8010200:	683b      	ldr	r3, [r7, #0]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d104      	bne.n	8010210 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8010206:	687b      	ldr	r3, [r7, #4]
 8010208:	2200      	movs	r2, #0
 801020a:	61da      	str	r2, [r3, #28]
 801020c:	2304      	movs	r3, #4
 801020e:	e067      	b.n	80102e0 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8010210:	687a      	ldr	r2, [r7, #4]
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	699b      	ldr	r3, [r3, #24]
 8010216:	4619      	mov	r1, r3
 8010218:	4610      	mov	r0, r2
 801021a:	f7ff fe59 	bl	800fed0 <create_chain>
 801021e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d101      	bne.n	801022a <dir_next+0xcc>
 8010226:	2307      	movs	r3, #7
 8010228:	e05a      	b.n	80102e0 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 801022a:	697b      	ldr	r3, [r7, #20]
 801022c:	2b01      	cmp	r3, #1
 801022e:	d101      	bne.n	8010234 <dir_next+0xd6>
 8010230:	2302      	movs	r3, #2
 8010232:	e055      	b.n	80102e0 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8010234:	697b      	ldr	r3, [r7, #20]
 8010236:	f1b3 3fff 	cmp.w	r3, #4294967295
 801023a:	d101      	bne.n	8010240 <dir_next+0xe2>
 801023c:	2301      	movs	r3, #1
 801023e:	e04f      	b.n	80102e0 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8010240:	68f8      	ldr	r0, [r7, #12]
 8010242:	f7ff fb55 	bl	800f8f0 <sync_window>
 8010246:	4603      	mov	r3, r0
 8010248:	2b00      	cmp	r3, #0
 801024a:	d001      	beq.n	8010250 <dir_next+0xf2>
 801024c:	2301      	movs	r3, #1
 801024e:	e047      	b.n	80102e0 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8010250:	68fb      	ldr	r3, [r7, #12]
 8010252:	3334      	adds	r3, #52	; 0x34
 8010254:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010258:	2100      	movs	r1, #0
 801025a:	4618      	mov	r0, r3
 801025c:	f7ff f94f 	bl	800f4fe <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8010260:	2300      	movs	r3, #0
 8010262:	613b      	str	r3, [r7, #16]
 8010264:	6979      	ldr	r1, [r7, #20]
 8010266:	68f8      	ldr	r0, [r7, #12]
 8010268:	f7ff fc22 	bl	800fab0 <clust2sect>
 801026c:	4602      	mov	r2, r0
 801026e:	68fb      	ldr	r3, [r7, #12]
 8010270:	631a      	str	r2, [r3, #48]	; 0x30
 8010272:	e012      	b.n	801029a <dir_next+0x13c>
						fs->wflag = 1;
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	2201      	movs	r2, #1
 8010278:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 801027a:	68f8      	ldr	r0, [r7, #12]
 801027c:	f7ff fb38 	bl	800f8f0 <sync_window>
 8010280:	4603      	mov	r3, r0
 8010282:	2b00      	cmp	r3, #0
 8010284:	d001      	beq.n	801028a <dir_next+0x12c>
 8010286:	2301      	movs	r3, #1
 8010288:	e02a      	b.n	80102e0 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 801028a:	693b      	ldr	r3, [r7, #16]
 801028c:	3301      	adds	r3, #1
 801028e:	613b      	str	r3, [r7, #16]
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010294:	1c5a      	adds	r2, r3, #1
 8010296:	68fb      	ldr	r3, [r7, #12]
 8010298:	631a      	str	r2, [r3, #48]	; 0x30
 801029a:	68fb      	ldr	r3, [r7, #12]
 801029c:	895b      	ldrh	r3, [r3, #10]
 801029e:	461a      	mov	r2, r3
 80102a0:	693b      	ldr	r3, [r7, #16]
 80102a2:	4293      	cmp	r3, r2
 80102a4:	d3e6      	bcc.n	8010274 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 80102a6:	68fb      	ldr	r3, [r7, #12]
 80102a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80102aa:	693b      	ldr	r3, [r7, #16]
 80102ac:	1ad2      	subs	r2, r2, r3
 80102ae:	68fb      	ldr	r3, [r7, #12]
 80102b0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	697a      	ldr	r2, [r7, #20]
 80102b6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80102b8:	6979      	ldr	r1, [r7, #20]
 80102ba:	68f8      	ldr	r0, [r7, #12]
 80102bc:	f7ff fbf8 	bl	800fab0 <clust2sect>
 80102c0:	4602      	mov	r2, r0
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	68ba      	ldr	r2, [r7, #8]
 80102ca:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80102d2:	68bb      	ldr	r3, [r7, #8]
 80102d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102d8:	441a      	add	r2, r3
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80102de:	2300      	movs	r3, #0
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3718      	adds	r7, #24
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}

080102e8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b086      	sub	sp, #24
 80102ec:	af00      	add	r7, sp, #0
 80102ee:	6078      	str	r0, [r7, #4]
 80102f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80102f8:	2100      	movs	r1, #0
 80102fa:	6878      	ldr	r0, [r7, #4]
 80102fc:	f7ff feb4 	bl	8010068 <dir_sdi>
 8010300:	4603      	mov	r3, r0
 8010302:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010304:	7dfb      	ldrb	r3, [r7, #23]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d12b      	bne.n	8010362 <dir_alloc+0x7a>
		n = 0;
 801030a:	2300      	movs	r3, #0
 801030c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 801030e:	687b      	ldr	r3, [r7, #4]
 8010310:	69db      	ldr	r3, [r3, #28]
 8010312:	4619      	mov	r1, r3
 8010314:	68f8      	ldr	r0, [r7, #12]
 8010316:	f7ff fb2f 	bl	800f978 <move_window>
 801031a:	4603      	mov	r3, r0
 801031c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801031e:	7dfb      	ldrb	r3, [r7, #23]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d11d      	bne.n	8010360 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	6a1b      	ldr	r3, [r3, #32]
 8010328:	781b      	ldrb	r3, [r3, #0]
 801032a:	2be5      	cmp	r3, #229	; 0xe5
 801032c:	d004      	beq.n	8010338 <dir_alloc+0x50>
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	6a1b      	ldr	r3, [r3, #32]
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d107      	bne.n	8010348 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8010338:	693b      	ldr	r3, [r7, #16]
 801033a:	3301      	adds	r3, #1
 801033c:	613b      	str	r3, [r7, #16]
 801033e:	693a      	ldr	r2, [r7, #16]
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	429a      	cmp	r2, r3
 8010344:	d102      	bne.n	801034c <dir_alloc+0x64>
 8010346:	e00c      	b.n	8010362 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8010348:	2300      	movs	r3, #0
 801034a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 801034c:	2101      	movs	r1, #1
 801034e:	6878      	ldr	r0, [r7, #4]
 8010350:	f7ff ff05 	bl	801015e <dir_next>
 8010354:	4603      	mov	r3, r0
 8010356:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8010358:	7dfb      	ldrb	r3, [r7, #23]
 801035a:	2b00      	cmp	r3, #0
 801035c:	d0d7      	beq.n	801030e <dir_alloc+0x26>
 801035e:	e000      	b.n	8010362 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8010360:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8010362:	7dfb      	ldrb	r3, [r7, #23]
 8010364:	2b04      	cmp	r3, #4
 8010366:	d101      	bne.n	801036c <dir_alloc+0x84>
 8010368:	2307      	movs	r3, #7
 801036a:	75fb      	strb	r3, [r7, #23]
	return res;
 801036c:	7dfb      	ldrb	r3, [r7, #23]
}
 801036e:	4618      	mov	r0, r3
 8010370:	3718      	adds	r7, #24
 8010372:	46bd      	mov	sp, r7
 8010374:	bd80      	pop	{r7, pc}

08010376 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8010376:	b580      	push	{r7, lr}
 8010378:	b084      	sub	sp, #16
 801037a:	af00      	add	r7, sp, #0
 801037c:	6078      	str	r0, [r7, #4]
 801037e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8010380:	683b      	ldr	r3, [r7, #0]
 8010382:	331a      	adds	r3, #26
 8010384:	4618      	mov	r0, r3
 8010386:	f7ff f817 	bl	800f3b8 <ld_word>
 801038a:	4603      	mov	r3, r0
 801038c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	781b      	ldrb	r3, [r3, #0]
 8010392:	2b03      	cmp	r3, #3
 8010394:	d109      	bne.n	80103aa <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8010396:	683b      	ldr	r3, [r7, #0]
 8010398:	3314      	adds	r3, #20
 801039a:	4618      	mov	r0, r3
 801039c:	f7ff f80c 	bl	800f3b8 <ld_word>
 80103a0:	4603      	mov	r3, r0
 80103a2:	041b      	lsls	r3, r3, #16
 80103a4:	68fa      	ldr	r2, [r7, #12]
 80103a6:	4313      	orrs	r3, r2
 80103a8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80103aa:	68fb      	ldr	r3, [r7, #12]
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3710      	adds	r7, #16
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b084      	sub	sp, #16
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	60f8      	str	r0, [r7, #12]
 80103bc:	60b9      	str	r1, [r7, #8]
 80103be:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80103c0:	68bb      	ldr	r3, [r7, #8]
 80103c2:	331a      	adds	r3, #26
 80103c4:	687a      	ldr	r2, [r7, #4]
 80103c6:	b292      	uxth	r2, r2
 80103c8:	4611      	mov	r1, r2
 80103ca:	4618      	mov	r0, r3
 80103cc:	f7ff f82f 	bl	800f42e <st_word>
	if (fs->fs_type == FS_FAT32) {
 80103d0:	68fb      	ldr	r3, [r7, #12]
 80103d2:	781b      	ldrb	r3, [r3, #0]
 80103d4:	2b03      	cmp	r3, #3
 80103d6:	d109      	bne.n	80103ec <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80103d8:	68bb      	ldr	r3, [r7, #8]
 80103da:	f103 0214 	add.w	r2, r3, #20
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	0c1b      	lsrs	r3, r3, #16
 80103e2:	b29b      	uxth	r3, r3
 80103e4:	4619      	mov	r1, r3
 80103e6:	4610      	mov	r0, r2
 80103e8:	f7ff f821 	bl	800f42e <st_word>
	}
}
 80103ec:	bf00      	nop
 80103ee:	3710      	adds	r7, #16
 80103f0:	46bd      	mov	sp, r7
 80103f2:	bd80      	pop	{r7, pc}

080103f4 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b086      	sub	sp, #24
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
 80103fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80103fe:	2304      	movs	r3, #4
 8010400:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	681b      	ldr	r3, [r3, #0]
 8010406:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8010408:	e03c      	b.n	8010484 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	69db      	ldr	r3, [r3, #28]
 801040e:	4619      	mov	r1, r3
 8010410:	6938      	ldr	r0, [r7, #16]
 8010412:	f7ff fab1 	bl	800f978 <move_window>
 8010416:	4603      	mov	r3, r0
 8010418:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801041a:	7dfb      	ldrb	r3, [r7, #23]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d136      	bne.n	801048e <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	6a1b      	ldr	r3, [r3, #32]
 8010424:	781b      	ldrb	r3, [r3, #0]
 8010426:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8010428:	7bfb      	ldrb	r3, [r7, #15]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d102      	bne.n	8010434 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 801042e:	2304      	movs	r3, #4
 8010430:	75fb      	strb	r3, [r7, #23]
 8010432:	e031      	b.n	8010498 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6a1b      	ldr	r3, [r3, #32]
 8010438:	330b      	adds	r3, #11
 801043a:	781b      	ldrb	r3, [r3, #0]
 801043c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010440:	73bb      	strb	r3, [r7, #14]
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	7bba      	ldrb	r2, [r7, #14]
 8010446:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8010448:	7bfb      	ldrb	r3, [r7, #15]
 801044a:	2be5      	cmp	r3, #229	; 0xe5
 801044c:	d011      	beq.n	8010472 <dir_read+0x7e>
 801044e:	7bfb      	ldrb	r3, [r7, #15]
 8010450:	2b2e      	cmp	r3, #46	; 0x2e
 8010452:	d00e      	beq.n	8010472 <dir_read+0x7e>
 8010454:	7bbb      	ldrb	r3, [r7, #14]
 8010456:	2b0f      	cmp	r3, #15
 8010458:	d00b      	beq.n	8010472 <dir_read+0x7e>
 801045a:	7bbb      	ldrb	r3, [r7, #14]
 801045c:	f023 0320 	bic.w	r3, r3, #32
 8010460:	2b08      	cmp	r3, #8
 8010462:	bf0c      	ite	eq
 8010464:	2301      	moveq	r3, #1
 8010466:	2300      	movne	r3, #0
 8010468:	b2db      	uxtb	r3, r3
 801046a:	461a      	mov	r2, r3
 801046c:	683b      	ldr	r3, [r7, #0]
 801046e:	4293      	cmp	r3, r2
 8010470:	d00f      	beq.n	8010492 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8010472:	2100      	movs	r1, #0
 8010474:	6878      	ldr	r0, [r7, #4]
 8010476:	f7ff fe72 	bl	801015e <dir_next>
 801047a:	4603      	mov	r3, r0
 801047c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 801047e:	7dfb      	ldrb	r3, [r7, #23]
 8010480:	2b00      	cmp	r3, #0
 8010482:	d108      	bne.n	8010496 <dir_read+0xa2>
	while (dp->sect) {
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	69db      	ldr	r3, [r3, #28]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d1be      	bne.n	801040a <dir_read+0x16>
 801048c:	e004      	b.n	8010498 <dir_read+0xa4>
		if (res != FR_OK) break;
 801048e:	bf00      	nop
 8010490:	e002      	b.n	8010498 <dir_read+0xa4>
				break;
 8010492:	bf00      	nop
 8010494:	e000      	b.n	8010498 <dir_read+0xa4>
		if (res != FR_OK) break;
 8010496:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8010498:	7dfb      	ldrb	r3, [r7, #23]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d002      	beq.n	80104a4 <dir_read+0xb0>
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	2200      	movs	r2, #0
 80104a2:	61da      	str	r2, [r3, #28]
	return res;
 80104a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80104a6:	4618      	mov	r0, r3
 80104a8:	3718      	adds	r7, #24
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}

080104ae <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80104ae:	b580      	push	{r7, lr}
 80104b0:	b086      	sub	sp, #24
 80104b2:	af00      	add	r7, sp, #0
 80104b4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80104bc:	2100      	movs	r1, #0
 80104be:	6878      	ldr	r0, [r7, #4]
 80104c0:	f7ff fdd2 	bl	8010068 <dir_sdi>
 80104c4:	4603      	mov	r3, r0
 80104c6:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80104c8:	7dfb      	ldrb	r3, [r7, #23]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d001      	beq.n	80104d2 <dir_find+0x24>
 80104ce:	7dfb      	ldrb	r3, [r7, #23]
 80104d0:	e03e      	b.n	8010550 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	69db      	ldr	r3, [r3, #28]
 80104d6:	4619      	mov	r1, r3
 80104d8:	6938      	ldr	r0, [r7, #16]
 80104da:	f7ff fa4d 	bl	800f978 <move_window>
 80104de:	4603      	mov	r3, r0
 80104e0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80104e2:	7dfb      	ldrb	r3, [r7, #23]
 80104e4:	2b00      	cmp	r3, #0
 80104e6:	d12f      	bne.n	8010548 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80104e8:	687b      	ldr	r3, [r7, #4]
 80104ea:	6a1b      	ldr	r3, [r3, #32]
 80104ec:	781b      	ldrb	r3, [r3, #0]
 80104ee:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80104f0:	7bfb      	ldrb	r3, [r7, #15]
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	d102      	bne.n	80104fc <dir_find+0x4e>
 80104f6:	2304      	movs	r3, #4
 80104f8:	75fb      	strb	r3, [r7, #23]
 80104fa:	e028      	b.n	801054e <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80104fc:	687b      	ldr	r3, [r7, #4]
 80104fe:	6a1b      	ldr	r3, [r3, #32]
 8010500:	330b      	adds	r3, #11
 8010502:	781b      	ldrb	r3, [r3, #0]
 8010504:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8010508:	b2da      	uxtb	r2, r3
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	6a1b      	ldr	r3, [r3, #32]
 8010512:	330b      	adds	r3, #11
 8010514:	781b      	ldrb	r3, [r3, #0]
 8010516:	f003 0308 	and.w	r3, r3, #8
 801051a:	2b00      	cmp	r3, #0
 801051c:	d10a      	bne.n	8010534 <dir_find+0x86>
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	6a18      	ldr	r0, [r3, #32]
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	3324      	adds	r3, #36	; 0x24
 8010526:	220b      	movs	r2, #11
 8010528:	4619      	mov	r1, r3
 801052a:	f7ff f802 	bl	800f532 <mem_cmp>
 801052e:	4603      	mov	r3, r0
 8010530:	2b00      	cmp	r3, #0
 8010532:	d00b      	beq.n	801054c <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8010534:	2100      	movs	r1, #0
 8010536:	6878      	ldr	r0, [r7, #4]
 8010538:	f7ff fe11 	bl	801015e <dir_next>
 801053c:	4603      	mov	r3, r0
 801053e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8010540:	7dfb      	ldrb	r3, [r7, #23]
 8010542:	2b00      	cmp	r3, #0
 8010544:	d0c5      	beq.n	80104d2 <dir_find+0x24>
 8010546:	e002      	b.n	801054e <dir_find+0xa0>
		if (res != FR_OK) break;
 8010548:	bf00      	nop
 801054a:	e000      	b.n	801054e <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 801054c:	bf00      	nop

	return res;
 801054e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010550:	4618      	mov	r0, r3
 8010552:	3718      	adds	r7, #24
 8010554:	46bd      	mov	sp, r7
 8010556:	bd80      	pop	{r7, pc}

08010558 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b084      	sub	sp, #16
 801055c:	af00      	add	r7, sp, #0
 801055e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8010560:	687b      	ldr	r3, [r7, #4]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8010566:	2101      	movs	r1, #1
 8010568:	6878      	ldr	r0, [r7, #4]
 801056a:	f7ff febd 	bl	80102e8 <dir_alloc>
 801056e:	4603      	mov	r3, r0
 8010570:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8010572:	7bfb      	ldrb	r3, [r7, #15]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d11c      	bne.n	80105b2 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	69db      	ldr	r3, [r3, #28]
 801057c:	4619      	mov	r1, r3
 801057e:	68b8      	ldr	r0, [r7, #8]
 8010580:	f7ff f9fa 	bl	800f978 <move_window>
 8010584:	4603      	mov	r3, r0
 8010586:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010588:	7bfb      	ldrb	r3, [r7, #15]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d111      	bne.n	80105b2 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	6a1b      	ldr	r3, [r3, #32]
 8010592:	2220      	movs	r2, #32
 8010594:	2100      	movs	r1, #0
 8010596:	4618      	mov	r0, r3
 8010598:	f7fe ffb1 	bl	800f4fe <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	6a18      	ldr	r0, [r3, #32]
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	3324      	adds	r3, #36	; 0x24
 80105a4:	220b      	movs	r2, #11
 80105a6:	4619      	mov	r1, r3
 80105a8:	f7fe ff88 	bl	800f4bc <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80105ac:	68bb      	ldr	r3, [r7, #8]
 80105ae:	2201      	movs	r2, #1
 80105b0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80105b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80105b4:	4618      	mov	r0, r3
 80105b6:	3710      	adds	r7, #16
 80105b8:	46bd      	mov	sp, r7
 80105ba:	bd80      	pop	{r7, pc}

080105bc <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80105bc:	b580      	push	{r7, lr}
 80105be:	b086      	sub	sp, #24
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	6078      	str	r0, [r7, #4]
 80105c4:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80105c6:	683b      	ldr	r3, [r7, #0]
 80105c8:	2200      	movs	r2, #0
 80105ca:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	69db      	ldr	r3, [r3, #28]
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d04e      	beq.n	8010672 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80105d4:	2300      	movs	r3, #0
 80105d6:	613b      	str	r3, [r7, #16]
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80105dc:	e021      	b.n	8010622 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	6a1a      	ldr	r2, [r3, #32]
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	1c59      	adds	r1, r3, #1
 80105e6:	6179      	str	r1, [r7, #20]
 80105e8:	4413      	add	r3, r2
 80105ea:	781b      	ldrb	r3, [r3, #0]
 80105ec:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 80105ee:	7bfb      	ldrb	r3, [r7, #15]
 80105f0:	2b20      	cmp	r3, #32
 80105f2:	d100      	bne.n	80105f6 <get_fileinfo+0x3a>
 80105f4:	e015      	b.n	8010622 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80105f6:	7bfb      	ldrb	r3, [r7, #15]
 80105f8:	2b05      	cmp	r3, #5
 80105fa:	d101      	bne.n	8010600 <get_fileinfo+0x44>
 80105fc:	23e5      	movs	r3, #229	; 0xe5
 80105fe:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8010600:	697b      	ldr	r3, [r7, #20]
 8010602:	2b09      	cmp	r3, #9
 8010604:	d106      	bne.n	8010614 <get_fileinfo+0x58>
 8010606:	693b      	ldr	r3, [r7, #16]
 8010608:	1c5a      	adds	r2, r3, #1
 801060a:	613a      	str	r2, [r7, #16]
 801060c:	683a      	ldr	r2, [r7, #0]
 801060e:	4413      	add	r3, r2
 8010610:	222e      	movs	r2, #46	; 0x2e
 8010612:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 8010614:	693b      	ldr	r3, [r7, #16]
 8010616:	1c5a      	adds	r2, r3, #1
 8010618:	613a      	str	r2, [r7, #16]
 801061a:	683a      	ldr	r2, [r7, #0]
 801061c:	4413      	add	r3, r2
 801061e:	7bfa      	ldrb	r2, [r7, #15]
 8010620:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	2b0a      	cmp	r3, #10
 8010626:	d9da      	bls.n	80105de <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8010628:	683a      	ldr	r2, [r7, #0]
 801062a:	693b      	ldr	r3, [r7, #16]
 801062c:	4413      	add	r3, r2
 801062e:	3309      	adds	r3, #9
 8010630:	2200      	movs	r2, #0
 8010632:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	6a1b      	ldr	r3, [r3, #32]
 8010638:	7ada      	ldrb	r2, [r3, #11]
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	6a1b      	ldr	r3, [r3, #32]
 8010642:	331c      	adds	r3, #28
 8010644:	4618      	mov	r0, r3
 8010646:	f7fe fecf 	bl	800f3e8 <ld_dword>
 801064a:	4602      	mov	r2, r0
 801064c:	683b      	ldr	r3, [r7, #0]
 801064e:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	6a1b      	ldr	r3, [r3, #32]
 8010654:	3316      	adds	r3, #22
 8010656:	4618      	mov	r0, r3
 8010658:	f7fe fec6 	bl	800f3e8 <ld_dword>
 801065c:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	b29a      	uxth	r2, r3
 8010662:	683b      	ldr	r3, [r7, #0]
 8010664:	80da      	strh	r2, [r3, #6]
 8010666:	68bb      	ldr	r3, [r7, #8]
 8010668:	0c1b      	lsrs	r3, r3, #16
 801066a:	b29a      	uxth	r2, r3
 801066c:	683b      	ldr	r3, [r7, #0]
 801066e:	809a      	strh	r2, [r3, #4]
 8010670:	e000      	b.n	8010674 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8010672:	bf00      	nop
}
 8010674:	3718      	adds	r7, #24
 8010676:	46bd      	mov	sp, r7
 8010678:	bd80      	pop	{r7, pc}
	...

0801067c <get_achar>:

static
WCHAR get_achar (		/* Get a character and advances ptr 1 or 2 */
	const TCHAR** ptr	/* Pointer to pointer to the SBCS/DBCS/Unicode string */
)
{
 801067c:	b480      	push	{r7}
 801067e:	b085      	sub	sp, #20
 8010680:	af00      	add	r7, sp, #0
 8010682:	6078      	str	r0, [r7, #4]
#if !_LFN_UNICODE
	WCHAR chr;

	chr = (BYTE)*(*ptr)++;					/* Get a byte */
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	681b      	ldr	r3, [r3, #0]
 8010688:	1c59      	adds	r1, r3, #1
 801068a:	687a      	ldr	r2, [r7, #4]
 801068c:	6011      	str	r1, [r2, #0]
 801068e:	781b      	ldrb	r3, [r3, #0]
 8010690:	81fb      	strh	r3, [r7, #14]
	if (IsLower(chr)) chr -= 0x20;			/* To upper ASCII char */
 8010692:	89fb      	ldrh	r3, [r7, #14]
 8010694:	2b60      	cmp	r3, #96	; 0x60
 8010696:	d905      	bls.n	80106a4 <get_achar+0x28>
 8010698:	89fb      	ldrh	r3, [r7, #14]
 801069a:	2b7a      	cmp	r3, #122	; 0x7a
 801069c:	d802      	bhi.n	80106a4 <get_achar+0x28>
 801069e:	89fb      	ldrh	r3, [r7, #14]
 80106a0:	3b20      	subs	r3, #32
 80106a2:	81fb      	strh	r3, [r7, #14]
#ifdef _EXCVT
	if (chr >= 0x80) chr = ExCvt[chr - 0x80];	/* To upper SBCS extended char */
 80106a4:	89fb      	ldrh	r3, [r7, #14]
 80106a6:	2b7f      	cmp	r3, #127	; 0x7f
 80106a8:	d904      	bls.n	80106b4 <get_achar+0x38>
 80106aa:	89fb      	ldrh	r3, [r7, #14]
 80106ac:	3b80      	subs	r3, #128	; 0x80
 80106ae:	4a05      	ldr	r2, [pc, #20]	; (80106c4 <get_achar+0x48>)
 80106b0:	5cd3      	ldrb	r3, [r2, r3]
 80106b2:	81fb      	strh	r3, [r7, #14]
#else
	if (IsDBCS1(chr) && IsDBCS2(**ptr)) {		/* Get DBC 2nd byte if needed */
		chr = chr << 8 | (BYTE)*(*ptr)++;
	}
#endif
	return chr;
 80106b4:	89fb      	ldrh	r3, [r7, #14]
#else
	return ff_wtoupper(*(*ptr)++);			/* Get a word and to upper */
#endif
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3714      	adds	r7, #20
 80106ba:	46bd      	mov	sp, r7
 80106bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c0:	4770      	bx	lr
 80106c2:	bf00      	nop
 80106c4:	08019fb4 	.word	0x08019fb4

080106c8 <pattern_matching>:
	const TCHAR* pat,	/* Matching pattern */
	const TCHAR* nam,	/* String to be tested */
	int skip,			/* Number of pre-skip chars (number of ?s) */
	int inf				/* Infinite search (* specified) */
)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b08a      	sub	sp, #40	; 0x28
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	60f8      	str	r0, [r7, #12]
 80106d0:	60b9      	str	r1, [r7, #8]
 80106d2:	607a      	str	r2, [r7, #4]
 80106d4:	603b      	str	r3, [r7, #0]
	const TCHAR *pp, *np;
	WCHAR pc, nc;
	int nm, nx;


	while (skip--) {				/* Pre-skip name chars */
 80106d6:	e009      	b.n	80106ec <pattern_matching+0x24>
		if (!get_achar(&nam)) return 0;	/* Branch mismatched if less name chars */
 80106d8:	f107 0308 	add.w	r3, r7, #8
 80106dc:	4618      	mov	r0, r3
 80106de:	f7ff ffcd 	bl	801067c <get_achar>
 80106e2:	4603      	mov	r3, r0
 80106e4:	2b00      	cmp	r3, #0
 80106e6:	d101      	bne.n	80106ec <pattern_matching+0x24>
 80106e8:	2300      	movs	r3, #0
 80106ea:	e064      	b.n	80107b6 <pattern_matching+0xee>
	while (skip--) {				/* Pre-skip name chars */
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	1e5a      	subs	r2, r3, #1
 80106f0:	607a      	str	r2, [r7, #4]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d1f0      	bne.n	80106d8 <pattern_matching+0x10>
	}
	if (!*pat && inf) return 1;		/* (short circuit) */
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	781b      	ldrb	r3, [r3, #0]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d104      	bne.n	8010708 <pattern_matching+0x40>
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	2b00      	cmp	r3, #0
 8010702:	d001      	beq.n	8010708 <pattern_matching+0x40>
 8010704:	2301      	movs	r3, #1
 8010706:	e056      	b.n	80107b6 <pattern_matching+0xee>

	do {
		pp = pat; np = nam;			/* Top of pattern and name to match */
 8010708:	68fb      	ldr	r3, [r7, #12]
 801070a:	617b      	str	r3, [r7, #20]
 801070c:	68bb      	ldr	r3, [r7, #8]
 801070e:	613b      	str	r3, [r7, #16]
		for (;;) {
			if (*pp == '?' || *pp == '*') {	/* Wildcard? */
 8010710:	697b      	ldr	r3, [r7, #20]
 8010712:	781b      	ldrb	r3, [r3, #0]
 8010714:	2b3f      	cmp	r3, #63	; 0x3f
 8010716:	d003      	beq.n	8010720 <pattern_matching+0x58>
 8010718:	697b      	ldr	r3, [r7, #20]
 801071a:	781b      	ldrb	r3, [r3, #0]
 801071c:	2b2a      	cmp	r3, #42	; 0x2a
 801071e:	d126      	bne.n	801076e <pattern_matching+0xa6>
				nm = nx = 0;
 8010720:	2300      	movs	r3, #0
 8010722:	61fb      	str	r3, [r7, #28]
 8010724:	69fb      	ldr	r3, [r7, #28]
 8010726:	623b      	str	r3, [r7, #32]
				do {				/* Analyze the wildcard chars */
					if (*pp++ == '?') nm++; else nx = 1;
 8010728:	697b      	ldr	r3, [r7, #20]
 801072a:	1c5a      	adds	r2, r3, #1
 801072c:	617a      	str	r2, [r7, #20]
 801072e:	781b      	ldrb	r3, [r3, #0]
 8010730:	2b3f      	cmp	r3, #63	; 0x3f
 8010732:	d103      	bne.n	801073c <pattern_matching+0x74>
 8010734:	6a3b      	ldr	r3, [r7, #32]
 8010736:	3301      	adds	r3, #1
 8010738:	623b      	str	r3, [r7, #32]
 801073a:	e001      	b.n	8010740 <pattern_matching+0x78>
 801073c:	2301      	movs	r3, #1
 801073e:	61fb      	str	r3, [r7, #28]
				} while (*pp == '?' || *pp == '*');
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	2b3f      	cmp	r3, #63	; 0x3f
 8010746:	d0ef      	beq.n	8010728 <pattern_matching+0x60>
 8010748:	697b      	ldr	r3, [r7, #20]
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	2b2a      	cmp	r3, #42	; 0x2a
 801074e:	d0eb      	beq.n	8010728 <pattern_matching+0x60>
				if (pattern_matching(pp, np, nm, nx)) return 1;	/* Test new branch (recurs upto number of wildcard blocks in the pattern) */
 8010750:	6978      	ldr	r0, [r7, #20]
 8010752:	6939      	ldr	r1, [r7, #16]
 8010754:	69fb      	ldr	r3, [r7, #28]
 8010756:	6a3a      	ldr	r2, [r7, #32]
 8010758:	f7ff ffb6 	bl	80106c8 <pattern_matching>
 801075c:	4603      	mov	r3, r0
 801075e:	2b00      	cmp	r3, #0
 8010760:	d001      	beq.n	8010766 <pattern_matching+0x9e>
 8010762:	2301      	movs	r3, #1
 8010764:	e027      	b.n	80107b6 <pattern_matching+0xee>
				nc = *np; break;	/* Branch mismatched */
 8010766:	693b      	ldr	r3, [r7, #16]
 8010768:	781b      	ldrb	r3, [r3, #0]
 801076a:	84fb      	strh	r3, [r7, #38]	; 0x26
 801076c:	e017      	b.n	801079e <pattern_matching+0xd6>
			}
			pc = get_achar(&pp);	/* Get a pattern char */
 801076e:	f107 0314 	add.w	r3, r7, #20
 8010772:	4618      	mov	r0, r3
 8010774:	f7ff ff82 	bl	801067c <get_achar>
 8010778:	4603      	mov	r3, r0
 801077a:	837b      	strh	r3, [r7, #26]
			nc = get_achar(&np);	/* Get a name char */
 801077c:	f107 0310 	add.w	r3, r7, #16
 8010780:	4618      	mov	r0, r3
 8010782:	f7ff ff7b 	bl	801067c <get_achar>
 8010786:	4603      	mov	r3, r0
 8010788:	84fb      	strh	r3, [r7, #38]	; 0x26
			if (pc != nc) break;	/* Branch mismatched? */
 801078a:	8b7a      	ldrh	r2, [r7, #26]
 801078c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801078e:	429a      	cmp	r2, r3
 8010790:	d104      	bne.n	801079c <pattern_matching+0xd4>
			if (pc == 0) return 1;	/* Branch matched? (matched at end of both strings) */
 8010792:	8b7b      	ldrh	r3, [r7, #26]
 8010794:	2b00      	cmp	r3, #0
 8010796:	d1bb      	bne.n	8010710 <pattern_matching+0x48>
 8010798:	2301      	movs	r3, #1
 801079a:	e00c      	b.n	80107b6 <pattern_matching+0xee>
			if (pc != nc) break;	/* Branch mismatched? */
 801079c:	bf00      	nop
		}
		get_achar(&nam);			/* nam++ */
 801079e:	f107 0308 	add.w	r3, r7, #8
 80107a2:	4618      	mov	r0, r3
 80107a4:	f7ff ff6a 	bl	801067c <get_achar>
	} while (inf && nc);			/* Retry until end of name if infinite search is specified */
 80107a8:	683b      	ldr	r3, [r7, #0]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d002      	beq.n	80107b4 <pattern_matching+0xec>
 80107ae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d1a9      	bne.n	8010708 <pattern_matching+0x40>

	return 0;
 80107b4:	2300      	movs	r3, #0
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3728      	adds	r7, #40	; 0x28
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}
	...

080107c0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80107c0:	b580      	push	{r7, lr}
 80107c2:	b088      	sub	sp, #32
 80107c4:	af00      	add	r7, sp, #0
 80107c6:	6078      	str	r0, [r7, #4]
 80107c8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	60fb      	str	r3, [r7, #12]
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	3324      	adds	r3, #36	; 0x24
 80107d4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80107d6:	220b      	movs	r2, #11
 80107d8:	2120      	movs	r1, #32
 80107da:	68b8      	ldr	r0, [r7, #8]
 80107dc:	f7fe fe8f 	bl	800f4fe <mem_set>
	si = i = 0; ni = 8;
 80107e0:	2300      	movs	r3, #0
 80107e2:	613b      	str	r3, [r7, #16]
 80107e4:	693b      	ldr	r3, [r7, #16]
 80107e6:	617b      	str	r3, [r7, #20]
 80107e8:	2308      	movs	r3, #8
 80107ea:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80107ec:	697b      	ldr	r3, [r7, #20]
 80107ee:	1c5a      	adds	r2, r3, #1
 80107f0:	617a      	str	r2, [r7, #20]
 80107f2:	68fa      	ldr	r2, [r7, #12]
 80107f4:	4413      	add	r3, r2
 80107f6:	781b      	ldrb	r3, [r3, #0]
 80107f8:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80107fa:	7ffb      	ldrb	r3, [r7, #31]
 80107fc:	2b20      	cmp	r3, #32
 80107fe:	d94e      	bls.n	801089e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8010800:	7ffb      	ldrb	r3, [r7, #31]
 8010802:	2b2f      	cmp	r3, #47	; 0x2f
 8010804:	d006      	beq.n	8010814 <create_name+0x54>
 8010806:	7ffb      	ldrb	r3, [r7, #31]
 8010808:	2b5c      	cmp	r3, #92	; 0x5c
 801080a:	d110      	bne.n	801082e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801080c:	e002      	b.n	8010814 <create_name+0x54>
 801080e:	697b      	ldr	r3, [r7, #20]
 8010810:	3301      	adds	r3, #1
 8010812:	617b      	str	r3, [r7, #20]
 8010814:	68fa      	ldr	r2, [r7, #12]
 8010816:	697b      	ldr	r3, [r7, #20]
 8010818:	4413      	add	r3, r2
 801081a:	781b      	ldrb	r3, [r3, #0]
 801081c:	2b2f      	cmp	r3, #47	; 0x2f
 801081e:	d0f6      	beq.n	801080e <create_name+0x4e>
 8010820:	68fa      	ldr	r2, [r7, #12]
 8010822:	697b      	ldr	r3, [r7, #20]
 8010824:	4413      	add	r3, r2
 8010826:	781b      	ldrb	r3, [r3, #0]
 8010828:	2b5c      	cmp	r3, #92	; 0x5c
 801082a:	d0f0      	beq.n	801080e <create_name+0x4e>
			break;
 801082c:	e038      	b.n	80108a0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801082e:	7ffb      	ldrb	r3, [r7, #31]
 8010830:	2b2e      	cmp	r3, #46	; 0x2e
 8010832:	d003      	beq.n	801083c <create_name+0x7c>
 8010834:	693a      	ldr	r2, [r7, #16]
 8010836:	69bb      	ldr	r3, [r7, #24]
 8010838:	429a      	cmp	r2, r3
 801083a:	d30c      	bcc.n	8010856 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801083c:	69bb      	ldr	r3, [r7, #24]
 801083e:	2b0b      	cmp	r3, #11
 8010840:	d002      	beq.n	8010848 <create_name+0x88>
 8010842:	7ffb      	ldrb	r3, [r7, #31]
 8010844:	2b2e      	cmp	r3, #46	; 0x2e
 8010846:	d001      	beq.n	801084c <create_name+0x8c>
 8010848:	2306      	movs	r3, #6
 801084a:	e044      	b.n	80108d6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 801084c:	2308      	movs	r3, #8
 801084e:	613b      	str	r3, [r7, #16]
 8010850:	230b      	movs	r3, #11
 8010852:	61bb      	str	r3, [r7, #24]
			continue;
 8010854:	e022      	b.n	801089c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8010856:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801085a:	2b00      	cmp	r3, #0
 801085c:	da04      	bge.n	8010868 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 801085e:	7ffb      	ldrb	r3, [r7, #31]
 8010860:	3b80      	subs	r3, #128	; 0x80
 8010862:	4a1f      	ldr	r2, [pc, #124]	; (80108e0 <create_name+0x120>)
 8010864:	5cd3      	ldrb	r3, [r2, r3]
 8010866:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8010868:	7ffb      	ldrb	r3, [r7, #31]
 801086a:	4619      	mov	r1, r3
 801086c:	481d      	ldr	r0, [pc, #116]	; (80108e4 <create_name+0x124>)
 801086e:	f7fe fe87 	bl	800f580 <chk_chr>
 8010872:	4603      	mov	r3, r0
 8010874:	2b00      	cmp	r3, #0
 8010876:	d001      	beq.n	801087c <create_name+0xbc>
 8010878:	2306      	movs	r3, #6
 801087a:	e02c      	b.n	80108d6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 801087c:	7ffb      	ldrb	r3, [r7, #31]
 801087e:	2b60      	cmp	r3, #96	; 0x60
 8010880:	d905      	bls.n	801088e <create_name+0xce>
 8010882:	7ffb      	ldrb	r3, [r7, #31]
 8010884:	2b7a      	cmp	r3, #122	; 0x7a
 8010886:	d802      	bhi.n	801088e <create_name+0xce>
 8010888:	7ffb      	ldrb	r3, [r7, #31]
 801088a:	3b20      	subs	r3, #32
 801088c:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 801088e:	693b      	ldr	r3, [r7, #16]
 8010890:	1c5a      	adds	r2, r3, #1
 8010892:	613a      	str	r2, [r7, #16]
 8010894:	68ba      	ldr	r2, [r7, #8]
 8010896:	4413      	add	r3, r2
 8010898:	7ffa      	ldrb	r2, [r7, #31]
 801089a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 801089c:	e7a6      	b.n	80107ec <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 801089e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80108a0:	68fa      	ldr	r2, [r7, #12]
 80108a2:	697b      	ldr	r3, [r7, #20]
 80108a4:	441a      	add	r2, r3
 80108a6:	683b      	ldr	r3, [r7, #0]
 80108a8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80108aa:	693b      	ldr	r3, [r7, #16]
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	d101      	bne.n	80108b4 <create_name+0xf4>
 80108b0:	2306      	movs	r3, #6
 80108b2:	e010      	b.n	80108d6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80108b4:	68bb      	ldr	r3, [r7, #8]
 80108b6:	781b      	ldrb	r3, [r3, #0]
 80108b8:	2be5      	cmp	r3, #229	; 0xe5
 80108ba:	d102      	bne.n	80108c2 <create_name+0x102>
 80108bc:	68bb      	ldr	r3, [r7, #8]
 80108be:	2205      	movs	r2, #5
 80108c0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80108c2:	7ffb      	ldrb	r3, [r7, #31]
 80108c4:	2b20      	cmp	r3, #32
 80108c6:	d801      	bhi.n	80108cc <create_name+0x10c>
 80108c8:	2204      	movs	r2, #4
 80108ca:	e000      	b.n	80108ce <create_name+0x10e>
 80108cc:	2200      	movs	r2, #0
 80108ce:	68bb      	ldr	r3, [r7, #8]
 80108d0:	330b      	adds	r3, #11
 80108d2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80108d4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80108d6:	4618      	mov	r0, r3
 80108d8:	3720      	adds	r7, #32
 80108da:	46bd      	mov	sp, r7
 80108dc:	bd80      	pop	{r7, pc}
 80108de:	bf00      	nop
 80108e0:	08019fb4 	.word	0x08019fb4
 80108e4:	08019de0 	.word	0x08019de0

080108e8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b086      	sub	sp, #24
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80108f6:	693b      	ldr	r3, [r7, #16]
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80108fc:	e002      	b.n	8010904 <follow_path+0x1c>
 80108fe:	683b      	ldr	r3, [r7, #0]
 8010900:	3301      	adds	r3, #1
 8010902:	603b      	str	r3, [r7, #0]
 8010904:	683b      	ldr	r3, [r7, #0]
 8010906:	781b      	ldrb	r3, [r3, #0]
 8010908:	2b2f      	cmp	r3, #47	; 0x2f
 801090a:	d0f8      	beq.n	80108fe <follow_path+0x16>
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	781b      	ldrb	r3, [r3, #0]
 8010910:	2b5c      	cmp	r3, #92	; 0x5c
 8010912:	d0f4      	beq.n	80108fe <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8010914:	693b      	ldr	r3, [r7, #16]
 8010916:	2200      	movs	r2, #0
 8010918:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801091a:	683b      	ldr	r3, [r7, #0]
 801091c:	781b      	ldrb	r3, [r3, #0]
 801091e:	2b1f      	cmp	r3, #31
 8010920:	d80a      	bhi.n	8010938 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8010922:	687b      	ldr	r3, [r7, #4]
 8010924:	2280      	movs	r2, #128	; 0x80
 8010926:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801092a:	2100      	movs	r1, #0
 801092c:	6878      	ldr	r0, [r7, #4]
 801092e:	f7ff fb9b 	bl	8010068 <dir_sdi>
 8010932:	4603      	mov	r3, r0
 8010934:	75fb      	strb	r3, [r7, #23]
 8010936:	e043      	b.n	80109c0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8010938:	463b      	mov	r3, r7
 801093a:	4619      	mov	r1, r3
 801093c:	6878      	ldr	r0, [r7, #4]
 801093e:	f7ff ff3f 	bl	80107c0 <create_name>
 8010942:	4603      	mov	r3, r0
 8010944:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8010946:	7dfb      	ldrb	r3, [r7, #23]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d134      	bne.n	80109b6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801094c:	6878      	ldr	r0, [r7, #4]
 801094e:	f7ff fdae 	bl	80104ae <dir_find>
 8010952:	4603      	mov	r3, r0
 8010954:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801095c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 801095e:	7dfb      	ldrb	r3, [r7, #23]
 8010960:	2b00      	cmp	r3, #0
 8010962:	d00a      	beq.n	801097a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8010964:	7dfb      	ldrb	r3, [r7, #23]
 8010966:	2b04      	cmp	r3, #4
 8010968:	d127      	bne.n	80109ba <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 801096a:	7afb      	ldrb	r3, [r7, #11]
 801096c:	f003 0304 	and.w	r3, r3, #4
 8010970:	2b00      	cmp	r3, #0
 8010972:	d122      	bne.n	80109ba <follow_path+0xd2>
 8010974:	2305      	movs	r3, #5
 8010976:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8010978:	e01f      	b.n	80109ba <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801097a:	7afb      	ldrb	r3, [r7, #11]
 801097c:	f003 0304 	and.w	r3, r3, #4
 8010980:	2b00      	cmp	r3, #0
 8010982:	d11c      	bne.n	80109be <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8010984:	693b      	ldr	r3, [r7, #16]
 8010986:	799b      	ldrb	r3, [r3, #6]
 8010988:	f003 0310 	and.w	r3, r3, #16
 801098c:	2b00      	cmp	r3, #0
 801098e:	d102      	bne.n	8010996 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8010990:	2305      	movs	r3, #5
 8010992:	75fb      	strb	r3, [r7, #23]
 8010994:	e014      	b.n	80109c0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	695b      	ldr	r3, [r3, #20]
 80109a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80109a4:	4413      	add	r3, r2
 80109a6:	4619      	mov	r1, r3
 80109a8:	68f8      	ldr	r0, [r7, #12]
 80109aa:	f7ff fce4 	bl	8010376 <ld_clust>
 80109ae:	4602      	mov	r2, r0
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80109b4:	e7c0      	b.n	8010938 <follow_path+0x50>
			if (res != FR_OK) break;
 80109b6:	bf00      	nop
 80109b8:	e002      	b.n	80109c0 <follow_path+0xd8>
				break;
 80109ba:	bf00      	nop
 80109bc:	e000      	b.n	80109c0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80109be:	bf00      	nop
			}
		}
	}

	return res;
 80109c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80109c2:	4618      	mov	r0, r3
 80109c4:	3718      	adds	r7, #24
 80109c6:	46bd      	mov	sp, r7
 80109c8:	bd80      	pop	{r7, pc}

080109ca <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80109ca:	b480      	push	{r7}
 80109cc:	b087      	sub	sp, #28
 80109ce:	af00      	add	r7, sp, #0
 80109d0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80109d2:	f04f 33ff 	mov.w	r3, #4294967295
 80109d6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d031      	beq.n	8010a44 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	681b      	ldr	r3, [r3, #0]
 80109e4:	617b      	str	r3, [r7, #20]
 80109e6:	e002      	b.n	80109ee <get_ldnumber+0x24>
 80109e8:	697b      	ldr	r3, [r7, #20]
 80109ea:	3301      	adds	r3, #1
 80109ec:	617b      	str	r3, [r7, #20]
 80109ee:	697b      	ldr	r3, [r7, #20]
 80109f0:	781b      	ldrb	r3, [r3, #0]
 80109f2:	2b20      	cmp	r3, #32
 80109f4:	d903      	bls.n	80109fe <get_ldnumber+0x34>
 80109f6:	697b      	ldr	r3, [r7, #20]
 80109f8:	781b      	ldrb	r3, [r3, #0]
 80109fa:	2b3a      	cmp	r3, #58	; 0x3a
 80109fc:	d1f4      	bne.n	80109e8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80109fe:	697b      	ldr	r3, [r7, #20]
 8010a00:	781b      	ldrb	r3, [r3, #0]
 8010a02:	2b3a      	cmp	r3, #58	; 0x3a
 8010a04:	d11c      	bne.n	8010a40 <get_ldnumber+0x76>
			tp = *path;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8010a0c:	68fb      	ldr	r3, [r7, #12]
 8010a0e:	1c5a      	adds	r2, r3, #1
 8010a10:	60fa      	str	r2, [r7, #12]
 8010a12:	781b      	ldrb	r3, [r3, #0]
 8010a14:	3b30      	subs	r3, #48	; 0x30
 8010a16:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8010a18:	68bb      	ldr	r3, [r7, #8]
 8010a1a:	2b09      	cmp	r3, #9
 8010a1c:	d80e      	bhi.n	8010a3c <get_ldnumber+0x72>
 8010a1e:	68fa      	ldr	r2, [r7, #12]
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	429a      	cmp	r2, r3
 8010a24:	d10a      	bne.n	8010a3c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8010a26:	68bb      	ldr	r3, [r7, #8]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d107      	bne.n	8010a3c <get_ldnumber+0x72>
					vol = (int)i;
 8010a2c:	68bb      	ldr	r3, [r7, #8]
 8010a2e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8010a30:	697b      	ldr	r3, [r7, #20]
 8010a32:	3301      	adds	r3, #1
 8010a34:	617b      	str	r3, [r7, #20]
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	697a      	ldr	r2, [r7, #20]
 8010a3a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	e002      	b.n	8010a46 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8010a40:	2300      	movs	r3, #0
 8010a42:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8010a44:	693b      	ldr	r3, [r7, #16]
}
 8010a46:	4618      	mov	r0, r3
 8010a48:	371c      	adds	r7, #28
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a50:	4770      	bx	lr
	...

08010a54 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8010a54:	b580      	push	{r7, lr}
 8010a56:	b082      	sub	sp, #8
 8010a58:	af00      	add	r7, sp, #0
 8010a5a:	6078      	str	r0, [r7, #4]
 8010a5c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	2200      	movs	r2, #0
 8010a62:	70da      	strb	r2, [r3, #3]
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	f04f 32ff 	mov.w	r2, #4294967295
 8010a6a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8010a6c:	6839      	ldr	r1, [r7, #0]
 8010a6e:	6878      	ldr	r0, [r7, #4]
 8010a70:	f7fe ff82 	bl	800f978 <move_window>
 8010a74:	4603      	mov	r3, r0
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d001      	beq.n	8010a7e <check_fs+0x2a>
 8010a7a:	2304      	movs	r3, #4
 8010a7c:	e038      	b.n	8010af0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8010a7e:	687b      	ldr	r3, [r7, #4]
 8010a80:	3334      	adds	r3, #52	; 0x34
 8010a82:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010a86:	4618      	mov	r0, r3
 8010a88:	f7fe fc96 	bl	800f3b8 <ld_word>
 8010a8c:	4603      	mov	r3, r0
 8010a8e:	461a      	mov	r2, r3
 8010a90:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010a94:	429a      	cmp	r2, r3
 8010a96:	d001      	beq.n	8010a9c <check_fs+0x48>
 8010a98:	2303      	movs	r3, #3
 8010a9a:	e029      	b.n	8010af0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8010a9c:	687b      	ldr	r3, [r7, #4]
 8010a9e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010aa2:	2be9      	cmp	r3, #233	; 0xe9
 8010aa4:	d009      	beq.n	8010aba <check_fs+0x66>
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8010aac:	2beb      	cmp	r3, #235	; 0xeb
 8010aae:	d11e      	bne.n	8010aee <check_fs+0x9a>
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8010ab6:	2b90      	cmp	r3, #144	; 0x90
 8010ab8:	d119      	bne.n	8010aee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8010aba:	687b      	ldr	r3, [r7, #4]
 8010abc:	3334      	adds	r3, #52	; 0x34
 8010abe:	3336      	adds	r3, #54	; 0x36
 8010ac0:	4618      	mov	r0, r3
 8010ac2:	f7fe fc91 	bl	800f3e8 <ld_dword>
 8010ac6:	4603      	mov	r3, r0
 8010ac8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8010acc:	4a0a      	ldr	r2, [pc, #40]	; (8010af8 <check_fs+0xa4>)
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d101      	bne.n	8010ad6 <check_fs+0x82>
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	e00c      	b.n	8010af0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8010ad6:	687b      	ldr	r3, [r7, #4]
 8010ad8:	3334      	adds	r3, #52	; 0x34
 8010ada:	3352      	adds	r3, #82	; 0x52
 8010adc:	4618      	mov	r0, r3
 8010ade:	f7fe fc83 	bl	800f3e8 <ld_dword>
 8010ae2:	4602      	mov	r2, r0
 8010ae4:	4b05      	ldr	r3, [pc, #20]	; (8010afc <check_fs+0xa8>)
 8010ae6:	429a      	cmp	r2, r3
 8010ae8:	d101      	bne.n	8010aee <check_fs+0x9a>
 8010aea:	2300      	movs	r3, #0
 8010aec:	e000      	b.n	8010af0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8010aee:	2302      	movs	r3, #2
}
 8010af0:	4618      	mov	r0, r3
 8010af2:	3708      	adds	r7, #8
 8010af4:	46bd      	mov	sp, r7
 8010af6:	bd80      	pop	{r7, pc}
 8010af8:	00544146 	.word	0x00544146
 8010afc:	33544146 	.word	0x33544146

08010b00 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8010b00:	b580      	push	{r7, lr}
 8010b02:	b096      	sub	sp, #88	; 0x58
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	60f8      	str	r0, [r7, #12]
 8010b08:	60b9      	str	r1, [r7, #8]
 8010b0a:	4613      	mov	r3, r2
 8010b0c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8010b0e:	68bb      	ldr	r3, [r7, #8]
 8010b10:	2200      	movs	r2, #0
 8010b12:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8010b14:	68f8      	ldr	r0, [r7, #12]
 8010b16:	f7ff ff58 	bl	80109ca <get_ldnumber>
 8010b1a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8010b1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	da01      	bge.n	8010b26 <find_volume+0x26>
 8010b22:	230b      	movs	r3, #11
 8010b24:	e236      	b.n	8010f94 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8010b26:	4aac      	ldr	r2, [pc, #688]	; (8010dd8 <find_volume+0x2d8>)
 8010b28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010b2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010b2e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8010b30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d101      	bne.n	8010b3a <find_volume+0x3a>
 8010b36:	230c      	movs	r3, #12
 8010b38:	e22c      	b.n	8010f94 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 8010b3a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010b3c:	f7fe fd3b 	bl	800f5b6 <lock_fs>
 8010b40:	4603      	mov	r3, r0
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d101      	bne.n	8010b4a <find_volume+0x4a>
 8010b46:	230f      	movs	r3, #15
 8010b48:	e224      	b.n	8010f94 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 8010b4a:	68bb      	ldr	r3, [r7, #8]
 8010b4c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010b4e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8010b50:	79fb      	ldrb	r3, [r7, #7]
 8010b52:	f023 0301 	bic.w	r3, r3, #1
 8010b56:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8010b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b5a:	781b      	ldrb	r3, [r3, #0]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	d01a      	beq.n	8010b96 <find_volume+0x96>
		stat = disk_status(fs->drv);
 8010b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b62:	785b      	ldrb	r3, [r3, #1]
 8010b64:	4618      	mov	r0, r3
 8010b66:	f7fe fb89 	bl	800f27c <disk_status>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010b70:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010b74:	f003 0301 	and.w	r3, r3, #1
 8010b78:	2b00      	cmp	r3, #0
 8010b7a:	d10c      	bne.n	8010b96 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8010b7c:	79fb      	ldrb	r3, [r7, #7]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d007      	beq.n	8010b92 <find_volume+0x92>
 8010b82:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010b86:	f003 0304 	and.w	r3, r3, #4
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d001      	beq.n	8010b92 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 8010b8e:	230a      	movs	r3, #10
 8010b90:	e200      	b.n	8010f94 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 8010b92:	2300      	movs	r3, #0
 8010b94:	e1fe      	b.n	8010f94 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8010b96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010b98:	2200      	movs	r2, #0
 8010b9a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010b9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010b9e:	b2da      	uxtb	r2, r3
 8010ba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8010ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba6:	785b      	ldrb	r3, [r3, #1]
 8010ba8:	4618      	mov	r0, r3
 8010baa:	f7fe fb81 	bl	800f2b0 <disk_initialize>
 8010bae:	4603      	mov	r3, r0
 8010bb0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8010bb4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010bb8:	f003 0301 	and.w	r3, r3, #1
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d001      	beq.n	8010bc4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8010bc0:	2303      	movs	r3, #3
 8010bc2:	e1e7      	b.n	8010f94 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8010bc4:	79fb      	ldrb	r3, [r7, #7]
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	d007      	beq.n	8010bda <find_volume+0xda>
 8010bca:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010bce:	f003 0304 	and.w	r3, r3, #4
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d001      	beq.n	8010bda <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8010bd6:	230a      	movs	r3, #10
 8010bd8:	e1dc      	b.n	8010f94 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8010bda:	2300      	movs	r3, #0
 8010bdc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8010bde:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010be0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010be2:	f7ff ff37 	bl	8010a54 <check_fs>
 8010be6:	4603      	mov	r3, r0
 8010be8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8010bec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010bf0:	2b02      	cmp	r3, #2
 8010bf2:	d14b      	bne.n	8010c8c <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010bf4:	2300      	movs	r3, #0
 8010bf6:	643b      	str	r3, [r7, #64]	; 0x40
 8010bf8:	e01f      	b.n	8010c3a <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8010bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010bfc:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8010c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c02:	011b      	lsls	r3, r3, #4
 8010c04:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8010c08:	4413      	add	r3, r2
 8010c0a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8010c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c0e:	3304      	adds	r3, #4
 8010c10:	781b      	ldrb	r3, [r3, #0]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d006      	beq.n	8010c24 <find_volume+0x124>
 8010c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c18:	3308      	adds	r3, #8
 8010c1a:	4618      	mov	r0, r3
 8010c1c:	f7fe fbe4 	bl	800f3e8 <ld_dword>
 8010c20:	4602      	mov	r2, r0
 8010c22:	e000      	b.n	8010c26 <find_volume+0x126>
 8010c24:	2200      	movs	r2, #0
 8010c26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c28:	009b      	lsls	r3, r3, #2
 8010c2a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8010c2e:	440b      	add	r3, r1
 8010c30:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8010c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c36:	3301      	adds	r3, #1
 8010c38:	643b      	str	r3, [r7, #64]	; 0x40
 8010c3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c3c:	2b03      	cmp	r3, #3
 8010c3e:	d9dc      	bls.n	8010bfa <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8010c40:	2300      	movs	r3, #0
 8010c42:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8010c44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d002      	beq.n	8010c50 <find_volume+0x150>
 8010c4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c4c:	3b01      	subs	r3, #1
 8010c4e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8010c50:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c52:	009b      	lsls	r3, r3, #2
 8010c54:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8010c58:	4413      	add	r3, r2
 8010c5a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010c5e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8010c60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d005      	beq.n	8010c72 <find_volume+0x172>
 8010c66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010c68:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010c6a:	f7ff fef3 	bl	8010a54 <check_fs>
 8010c6e:	4603      	mov	r3, r0
 8010c70:	e000      	b.n	8010c74 <find_volume+0x174>
 8010c72:	2303      	movs	r3, #3
 8010c74:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8010c78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c7c:	2b01      	cmp	r3, #1
 8010c7e:	d905      	bls.n	8010c8c <find_volume+0x18c>
 8010c80:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c82:	3301      	adds	r3, #1
 8010c84:	643b      	str	r3, [r7, #64]	; 0x40
 8010c86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010c88:	2b03      	cmp	r3, #3
 8010c8a:	d9e1      	bls.n	8010c50 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010c8c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c90:	2b04      	cmp	r3, #4
 8010c92:	d101      	bne.n	8010c98 <find_volume+0x198>
 8010c94:	2301      	movs	r3, #1
 8010c96:	e17d      	b.n	8010f94 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8010c98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010c9c:	2b01      	cmp	r3, #1
 8010c9e:	d901      	bls.n	8010ca4 <find_volume+0x1a4>
 8010ca0:	230d      	movs	r3, #13
 8010ca2:	e177      	b.n	8010f94 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8010ca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ca6:	3334      	adds	r3, #52	; 0x34
 8010ca8:	330b      	adds	r3, #11
 8010caa:	4618      	mov	r0, r3
 8010cac:	f7fe fb84 	bl	800f3b8 <ld_word>
 8010cb0:	4603      	mov	r3, r0
 8010cb2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010cb6:	d001      	beq.n	8010cbc <find_volume+0x1bc>
 8010cb8:	230d      	movs	r3, #13
 8010cba:	e16b      	b.n	8010f94 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8010cbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cbe:	3334      	adds	r3, #52	; 0x34
 8010cc0:	3316      	adds	r3, #22
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	f7fe fb78 	bl	800f3b8 <ld_word>
 8010cc8:	4603      	mov	r3, r0
 8010cca:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8010ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d106      	bne.n	8010ce0 <find_volume+0x1e0>
 8010cd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cd4:	3334      	adds	r3, #52	; 0x34
 8010cd6:	3324      	adds	r3, #36	; 0x24
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f7fe fb85 	bl	800f3e8 <ld_dword>
 8010cde:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8010ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ce2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8010ce4:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8010ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ce8:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8010cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cee:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8010cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf2:	789b      	ldrb	r3, [r3, #2]
 8010cf4:	2b01      	cmp	r3, #1
 8010cf6:	d005      	beq.n	8010d04 <find_volume+0x204>
 8010cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cfa:	789b      	ldrb	r3, [r3, #2]
 8010cfc:	2b02      	cmp	r3, #2
 8010cfe:	d001      	beq.n	8010d04 <find_volume+0x204>
 8010d00:	230d      	movs	r3, #13
 8010d02:	e147      	b.n	8010f94 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8010d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d06:	789b      	ldrb	r3, [r3, #2]
 8010d08:	461a      	mov	r2, r3
 8010d0a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010d0c:	fb02 f303 	mul.w	r3, r2, r3
 8010d10:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8010d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010d18:	b29a      	uxth	r2, r3
 8010d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d1c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8010d1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d20:	895b      	ldrh	r3, [r3, #10]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	d008      	beq.n	8010d38 <find_volume+0x238>
 8010d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d28:	895b      	ldrh	r3, [r3, #10]
 8010d2a:	461a      	mov	r2, r3
 8010d2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d2e:	895b      	ldrh	r3, [r3, #10]
 8010d30:	3b01      	subs	r3, #1
 8010d32:	4013      	ands	r3, r2
 8010d34:	2b00      	cmp	r3, #0
 8010d36:	d001      	beq.n	8010d3c <find_volume+0x23c>
 8010d38:	230d      	movs	r3, #13
 8010d3a:	e12b      	b.n	8010f94 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8010d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d3e:	3334      	adds	r3, #52	; 0x34
 8010d40:	3311      	adds	r3, #17
 8010d42:	4618      	mov	r0, r3
 8010d44:	f7fe fb38 	bl	800f3b8 <ld_word>
 8010d48:	4603      	mov	r3, r0
 8010d4a:	461a      	mov	r2, r3
 8010d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d4e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8010d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d52:	891b      	ldrh	r3, [r3, #8]
 8010d54:	f003 030f 	and.w	r3, r3, #15
 8010d58:	b29b      	uxth	r3, r3
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d001      	beq.n	8010d62 <find_volume+0x262>
 8010d5e:	230d      	movs	r3, #13
 8010d60:	e118      	b.n	8010f94 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8010d62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d64:	3334      	adds	r3, #52	; 0x34
 8010d66:	3313      	adds	r3, #19
 8010d68:	4618      	mov	r0, r3
 8010d6a:	f7fe fb25 	bl	800f3b8 <ld_word>
 8010d6e:	4603      	mov	r3, r0
 8010d70:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8010d72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d106      	bne.n	8010d86 <find_volume+0x286>
 8010d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d7a:	3334      	adds	r3, #52	; 0x34
 8010d7c:	3320      	adds	r3, #32
 8010d7e:	4618      	mov	r0, r3
 8010d80:	f7fe fb32 	bl	800f3e8 <ld_dword>
 8010d84:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8010d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d88:	3334      	adds	r3, #52	; 0x34
 8010d8a:	330e      	adds	r3, #14
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f7fe fb13 	bl	800f3b8 <ld_word>
 8010d92:	4603      	mov	r3, r0
 8010d94:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8010d96:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d101      	bne.n	8010da0 <find_volume+0x2a0>
 8010d9c:	230d      	movs	r3, #13
 8010d9e:	e0f9      	b.n	8010f94 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8010da0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010da2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010da4:	4413      	add	r3, r2
 8010da6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010da8:	8912      	ldrh	r2, [r2, #8]
 8010daa:	0912      	lsrs	r2, r2, #4
 8010dac:	b292      	uxth	r2, r2
 8010dae:	4413      	add	r3, r2
 8010db0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8010db2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010db6:	429a      	cmp	r2, r3
 8010db8:	d201      	bcs.n	8010dbe <find_volume+0x2be>
 8010dba:	230d      	movs	r3, #13
 8010dbc:	e0ea      	b.n	8010f94 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8010dbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dc2:	1ad3      	subs	r3, r2, r3
 8010dc4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010dc6:	8952      	ldrh	r2, [r2, #10]
 8010dc8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010dcc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8010dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d103      	bne.n	8010ddc <find_volume+0x2dc>
 8010dd4:	230d      	movs	r3, #13
 8010dd6:	e0dd      	b.n	8010f94 <find_volume+0x494>
 8010dd8:	20000334 	.word	0x20000334
		fmt = FS_FAT32;
 8010ddc:	2303      	movs	r3, #3
 8010dde:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8010de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010de4:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010de8:	4293      	cmp	r3, r2
 8010dea:	d802      	bhi.n	8010df2 <find_volume+0x2f2>
 8010dec:	2302      	movs	r3, #2
 8010dee:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8010df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010df4:	f640 72f5 	movw	r2, #4085	; 0xff5
 8010df8:	4293      	cmp	r3, r2
 8010dfa:	d802      	bhi.n	8010e02 <find_volume+0x302>
 8010dfc:	2301      	movs	r3, #1
 8010dfe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8010e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e04:	1c9a      	adds	r2, r3, #2
 8010e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e08:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8010e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e0c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010e0e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8010e10:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8010e12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010e14:	441a      	add	r2, r3
 8010e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e18:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8010e1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010e1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e1e:	441a      	add	r2, r3
 8010e20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e22:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8010e24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010e28:	2b03      	cmp	r3, #3
 8010e2a:	d11e      	bne.n	8010e6a <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8010e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e2e:	3334      	adds	r3, #52	; 0x34
 8010e30:	332a      	adds	r3, #42	; 0x2a
 8010e32:	4618      	mov	r0, r3
 8010e34:	f7fe fac0 	bl	800f3b8 <ld_word>
 8010e38:	4603      	mov	r3, r0
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d001      	beq.n	8010e42 <find_volume+0x342>
 8010e3e:	230d      	movs	r3, #13
 8010e40:	e0a8      	b.n	8010f94 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8010e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e44:	891b      	ldrh	r3, [r3, #8]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d001      	beq.n	8010e4e <find_volume+0x34e>
 8010e4a:	230d      	movs	r3, #13
 8010e4c:	e0a2      	b.n	8010f94 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8010e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e50:	3334      	adds	r3, #52	; 0x34
 8010e52:	332c      	adds	r3, #44	; 0x2c
 8010e54:	4618      	mov	r0, r3
 8010e56:	f7fe fac7 	bl	800f3e8 <ld_dword>
 8010e5a:	4602      	mov	r2, r0
 8010e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e5e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8010e60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e62:	699b      	ldr	r3, [r3, #24]
 8010e64:	009b      	lsls	r3, r3, #2
 8010e66:	647b      	str	r3, [r7, #68]	; 0x44
 8010e68:	e01f      	b.n	8010eaa <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8010e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e6c:	891b      	ldrh	r3, [r3, #8]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d101      	bne.n	8010e76 <find_volume+0x376>
 8010e72:	230d      	movs	r3, #13
 8010e74:	e08e      	b.n	8010f94 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8010e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010e7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010e7c:	441a      	add	r2, r3
 8010e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e80:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8010e82:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010e86:	2b02      	cmp	r3, #2
 8010e88:	d103      	bne.n	8010e92 <find_volume+0x392>
 8010e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e8c:	699b      	ldr	r3, [r3, #24]
 8010e8e:	005b      	lsls	r3, r3, #1
 8010e90:	e00a      	b.n	8010ea8 <find_volume+0x3a8>
 8010e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e94:	699a      	ldr	r2, [r3, #24]
 8010e96:	4613      	mov	r3, r2
 8010e98:	005b      	lsls	r3, r3, #1
 8010e9a:	4413      	add	r3, r2
 8010e9c:	085a      	lsrs	r2, r3, #1
 8010e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ea0:	699b      	ldr	r3, [r3, #24]
 8010ea2:	f003 0301 	and.w	r3, r3, #1
 8010ea6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8010ea8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8010eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010eac:	69da      	ldr	r2, [r3, #28]
 8010eae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010eb0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8010eb4:	0a5b      	lsrs	r3, r3, #9
 8010eb6:	429a      	cmp	r2, r3
 8010eb8:	d201      	bcs.n	8010ebe <find_volume+0x3be>
 8010eba:	230d      	movs	r3, #13
 8010ebc:	e06a      	b.n	8010f94 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8010ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8010ec4:	615a      	str	r2, [r3, #20]
 8010ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ec8:	695a      	ldr	r2, [r3, #20]
 8010eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ecc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8010ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ed0:	2280      	movs	r2, #128	; 0x80
 8010ed2:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8010ed4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010ed8:	2b03      	cmp	r3, #3
 8010eda:	d149      	bne.n	8010f70 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8010edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ede:	3334      	adds	r3, #52	; 0x34
 8010ee0:	3330      	adds	r3, #48	; 0x30
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	f7fe fa68 	bl	800f3b8 <ld_word>
 8010ee8:	4603      	mov	r3, r0
 8010eea:	2b01      	cmp	r3, #1
 8010eec:	d140      	bne.n	8010f70 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 8010eee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010ef0:	3301      	adds	r3, #1
 8010ef2:	4619      	mov	r1, r3
 8010ef4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010ef6:	f7fe fd3f 	bl	800f978 <move_window>
 8010efa:	4603      	mov	r3, r0
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d137      	bne.n	8010f70 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 8010f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f02:	2200      	movs	r2, #0
 8010f04:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8010f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f08:	3334      	adds	r3, #52	; 0x34
 8010f0a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8010f0e:	4618      	mov	r0, r3
 8010f10:	f7fe fa52 	bl	800f3b8 <ld_word>
 8010f14:	4603      	mov	r3, r0
 8010f16:	461a      	mov	r2, r3
 8010f18:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8010f1c:	429a      	cmp	r2, r3
 8010f1e:	d127      	bne.n	8010f70 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8010f20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f22:	3334      	adds	r3, #52	; 0x34
 8010f24:	4618      	mov	r0, r3
 8010f26:	f7fe fa5f 	bl	800f3e8 <ld_dword>
 8010f2a:	4602      	mov	r2, r0
 8010f2c:	4b1b      	ldr	r3, [pc, #108]	; (8010f9c <find_volume+0x49c>)
 8010f2e:	429a      	cmp	r2, r3
 8010f30:	d11e      	bne.n	8010f70 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8010f32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f34:	3334      	adds	r3, #52	; 0x34
 8010f36:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8010f3a:	4618      	mov	r0, r3
 8010f3c:	f7fe fa54 	bl	800f3e8 <ld_dword>
 8010f40:	4602      	mov	r2, r0
 8010f42:	4b17      	ldr	r3, [pc, #92]	; (8010fa0 <find_volume+0x4a0>)
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d113      	bne.n	8010f70 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8010f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f4a:	3334      	adds	r3, #52	; 0x34
 8010f4c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8010f50:	4618      	mov	r0, r3
 8010f52:	f7fe fa49 	bl	800f3e8 <ld_dword>
 8010f56:	4602      	mov	r2, r0
 8010f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f5a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8010f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f5e:	3334      	adds	r3, #52	; 0x34
 8010f60:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8010f64:	4618      	mov	r0, r3
 8010f66:	f7fe fa3f 	bl	800f3e8 <ld_dword>
 8010f6a:	4602      	mov	r2, r0
 8010f6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f6e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8010f70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f72:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8010f76:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8010f78:	4b0a      	ldr	r3, [pc, #40]	; (8010fa4 <find_volume+0x4a4>)
 8010f7a:	881b      	ldrh	r3, [r3, #0]
 8010f7c:	3301      	adds	r3, #1
 8010f7e:	b29a      	uxth	r2, r3
 8010f80:	4b08      	ldr	r3, [pc, #32]	; (8010fa4 <find_volume+0x4a4>)
 8010f82:	801a      	strh	r2, [r3, #0]
 8010f84:	4b07      	ldr	r3, [pc, #28]	; (8010fa4 <find_volume+0x4a4>)
 8010f86:	881a      	ldrh	r2, [r3, #0]
 8010f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010f8a:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8010f8c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010f8e:	f7fe fc8b 	bl	800f8a8 <clear_lock>
#endif
	return FR_OK;
 8010f92:	2300      	movs	r3, #0
}
 8010f94:	4618      	mov	r0, r3
 8010f96:	3758      	adds	r7, #88	; 0x58
 8010f98:	46bd      	mov	sp, r7
 8010f9a:	bd80      	pop	{r7, pc}
 8010f9c:	41615252 	.word	0x41615252
 8010fa0:	61417272 	.word	0x61417272
 8010fa4:	20000338 	.word	0x20000338

08010fa8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8010fa8:	b580      	push	{r7, lr}
 8010faa:	b084      	sub	sp, #16
 8010fac:	af00      	add	r7, sp, #0
 8010fae:	6078      	str	r0, [r7, #4]
 8010fb0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8010fb2:	2309      	movs	r3, #9
 8010fb4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	2b00      	cmp	r3, #0
 8010fba:	d02e      	beq.n	801101a <validate+0x72>
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d02a      	beq.n	801101a <validate+0x72>
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	681b      	ldr	r3, [r3, #0]
 8010fc8:	781b      	ldrb	r3, [r3, #0]
 8010fca:	2b00      	cmp	r3, #0
 8010fcc:	d025      	beq.n	801101a <validate+0x72>
 8010fce:	687b      	ldr	r3, [r7, #4]
 8010fd0:	889a      	ldrh	r2, [r3, #4]
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	88db      	ldrh	r3, [r3, #6]
 8010fd8:	429a      	cmp	r2, r3
 8010fda:	d11e      	bne.n	801101a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	4618      	mov	r0, r3
 8010fe2:	f7fe fae8 	bl	800f5b6 <lock_fs>
 8010fe6:	4603      	mov	r3, r0
 8010fe8:	2b00      	cmp	r3, #0
 8010fea:	d014      	beq.n	8011016 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	785b      	ldrb	r3, [r3, #1]
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	f7fe f942 	bl	800f27c <disk_status>
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	f003 0301 	and.w	r3, r3, #1
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d102      	bne.n	8011008 <validate+0x60>
				res = FR_OK;
 8011002:	2300      	movs	r3, #0
 8011004:	73fb      	strb	r3, [r7, #15]
 8011006:	e008      	b.n	801101a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	681b      	ldr	r3, [r3, #0]
 801100c:	2100      	movs	r1, #0
 801100e:	4618      	mov	r0, r3
 8011010:	f7fe fae7 	bl	800f5e2 <unlock_fs>
 8011014:	e001      	b.n	801101a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8011016:	230f      	movs	r3, #15
 8011018:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801101a:	7bfb      	ldrb	r3, [r7, #15]
 801101c:	2b00      	cmp	r3, #0
 801101e:	d102      	bne.n	8011026 <validate+0x7e>
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	681b      	ldr	r3, [r3, #0]
 8011024:	e000      	b.n	8011028 <validate+0x80>
 8011026:	2300      	movs	r3, #0
 8011028:	683a      	ldr	r2, [r7, #0]
 801102a:	6013      	str	r3, [r2, #0]
	return res;
 801102c:	7bfb      	ldrb	r3, [r7, #15]
}
 801102e:	4618      	mov	r0, r3
 8011030:	3710      	adds	r7, #16
 8011032:	46bd      	mov	sp, r7
 8011034:	bd80      	pop	{r7, pc}
	...

08011038 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8011038:	b580      	push	{r7, lr}
 801103a:	b088      	sub	sp, #32
 801103c:	af00      	add	r7, sp, #0
 801103e:	60f8      	str	r0, [r7, #12]
 8011040:	60b9      	str	r1, [r7, #8]
 8011042:	4613      	mov	r3, r2
 8011044:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8011046:	68bb      	ldr	r3, [r7, #8]
 8011048:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801104a:	f107 0310 	add.w	r3, r7, #16
 801104e:	4618      	mov	r0, r3
 8011050:	f7ff fcbb 	bl	80109ca <get_ldnumber>
 8011054:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8011056:	69fb      	ldr	r3, [r7, #28]
 8011058:	2b00      	cmp	r3, #0
 801105a:	da01      	bge.n	8011060 <f_mount+0x28>
 801105c:	230b      	movs	r3, #11
 801105e:	e048      	b.n	80110f2 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8011060:	4a26      	ldr	r2, [pc, #152]	; (80110fc <f_mount+0xc4>)
 8011062:	69fb      	ldr	r3, [r7, #28]
 8011064:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011068:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801106a:	69bb      	ldr	r3, [r7, #24]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d00f      	beq.n	8011090 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8011070:	69b8      	ldr	r0, [r7, #24]
 8011072:	f7fe fc19 	bl	800f8a8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8011076:	69bb      	ldr	r3, [r7, #24]
 8011078:	68db      	ldr	r3, [r3, #12]
 801107a:	4618      	mov	r0, r3
 801107c:	f001 f828 	bl	80120d0 <ff_del_syncobj>
 8011080:	4603      	mov	r3, r0
 8011082:	2b00      	cmp	r3, #0
 8011084:	d101      	bne.n	801108a <f_mount+0x52>
 8011086:	2302      	movs	r3, #2
 8011088:	e033      	b.n	80110f2 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 801108a:	69bb      	ldr	r3, [r7, #24]
 801108c:	2200      	movs	r2, #0
 801108e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d00f      	beq.n	80110b6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8011096:	68fb      	ldr	r3, [r7, #12]
 8011098:	2200      	movs	r2, #0
 801109a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 801109c:	69fb      	ldr	r3, [r7, #28]
 801109e:	b2da      	uxtb	r2, r3
 80110a0:	68fb      	ldr	r3, [r7, #12]
 80110a2:	330c      	adds	r3, #12
 80110a4:	4619      	mov	r1, r3
 80110a6:	4610      	mov	r0, r2
 80110a8:	f000 fff7 	bl	801209a <ff_cre_syncobj>
 80110ac:	4603      	mov	r3, r0
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d101      	bne.n	80110b6 <f_mount+0x7e>
 80110b2:	2302      	movs	r3, #2
 80110b4:	e01d      	b.n	80110f2 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80110b6:	68fa      	ldr	r2, [r7, #12]
 80110b8:	4910      	ldr	r1, [pc, #64]	; (80110fc <f_mount+0xc4>)
 80110ba:	69fb      	ldr	r3, [r7, #28]
 80110bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80110c0:	68fb      	ldr	r3, [r7, #12]
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d002      	beq.n	80110cc <f_mount+0x94>
 80110c6:	79fb      	ldrb	r3, [r7, #7]
 80110c8:	2b01      	cmp	r3, #1
 80110ca:	d001      	beq.n	80110d0 <f_mount+0x98>
 80110cc:	2300      	movs	r3, #0
 80110ce:	e010      	b.n	80110f2 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80110d0:	f107 010c 	add.w	r1, r7, #12
 80110d4:	f107 0308 	add.w	r3, r7, #8
 80110d8:	2200      	movs	r2, #0
 80110da:	4618      	mov	r0, r3
 80110dc:	f7ff fd10 	bl	8010b00 <find_volume>
 80110e0:	4603      	mov	r3, r0
 80110e2:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80110e4:	68fb      	ldr	r3, [r7, #12]
 80110e6:	7dfa      	ldrb	r2, [r7, #23]
 80110e8:	4611      	mov	r1, r2
 80110ea:	4618      	mov	r0, r3
 80110ec:	f7fe fa79 	bl	800f5e2 <unlock_fs>
 80110f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80110f2:	4618      	mov	r0, r3
 80110f4:	3720      	adds	r7, #32
 80110f6:	46bd      	mov	sp, r7
 80110f8:	bd80      	pop	{r7, pc}
 80110fa:	bf00      	nop
 80110fc:	20000334 	.word	0x20000334

08011100 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8011100:	b580      	push	{r7, lr}
 8011102:	b09a      	sub	sp, #104	; 0x68
 8011104:	af00      	add	r7, sp, #0
 8011106:	60f8      	str	r0, [r7, #12]
 8011108:	60b9      	str	r1, [r7, #8]
 801110a:	4613      	mov	r3, r2
 801110c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	2b00      	cmp	r3, #0
 8011112:	d101      	bne.n	8011118 <f_open+0x18>
 8011114:	2309      	movs	r3, #9
 8011116:	e1b4      	b.n	8011482 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8011118:	79fb      	ldrb	r3, [r7, #7]
 801111a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801111e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8011120:	79fa      	ldrb	r2, [r7, #7]
 8011122:	f107 0114 	add.w	r1, r7, #20
 8011126:	f107 0308 	add.w	r3, r7, #8
 801112a:	4618      	mov	r0, r3
 801112c:	f7ff fce8 	bl	8010b00 <find_volume>
 8011130:	4603      	mov	r3, r0
 8011132:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 8011136:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801113a:	2b00      	cmp	r3, #0
 801113c:	f040 8191 	bne.w	8011462 <f_open+0x362>
		dj.obj.fs = fs;
 8011140:	697b      	ldr	r3, [r7, #20]
 8011142:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8011144:	68ba      	ldr	r2, [r7, #8]
 8011146:	f107 0318 	add.w	r3, r7, #24
 801114a:	4611      	mov	r1, r2
 801114c:	4618      	mov	r0, r3
 801114e:	f7ff fbcb 	bl	80108e8 <follow_path>
 8011152:	4603      	mov	r3, r0
 8011154:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8011158:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801115c:	2b00      	cmp	r3, #0
 801115e:	d11a      	bne.n	8011196 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8011160:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8011164:	b25b      	sxtb	r3, r3
 8011166:	2b00      	cmp	r3, #0
 8011168:	da03      	bge.n	8011172 <f_open+0x72>
				res = FR_INVALID_NAME;
 801116a:	2306      	movs	r3, #6
 801116c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011170:	e011      	b.n	8011196 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8011172:	79fb      	ldrb	r3, [r7, #7]
 8011174:	f023 0301 	bic.w	r3, r3, #1
 8011178:	2b00      	cmp	r3, #0
 801117a:	bf14      	ite	ne
 801117c:	2301      	movne	r3, #1
 801117e:	2300      	moveq	r3, #0
 8011180:	b2db      	uxtb	r3, r3
 8011182:	461a      	mov	r2, r3
 8011184:	f107 0318 	add.w	r3, r7, #24
 8011188:	4611      	mov	r1, r2
 801118a:	4618      	mov	r0, r3
 801118c:	f7fe fa44 	bl	800f618 <chk_lock>
 8011190:	4603      	mov	r3, r0
 8011192:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8011196:	79fb      	ldrb	r3, [r7, #7]
 8011198:	f003 031c 	and.w	r3, r3, #28
 801119c:	2b00      	cmp	r3, #0
 801119e:	d07f      	beq.n	80112a0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80111a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d017      	beq.n	80111d8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80111a8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80111ac:	2b04      	cmp	r3, #4
 80111ae:	d10e      	bne.n	80111ce <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80111b0:	f7fe fa8e 	bl	800f6d0 <enq_lock>
 80111b4:	4603      	mov	r3, r0
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d006      	beq.n	80111c8 <f_open+0xc8>
 80111ba:	f107 0318 	add.w	r3, r7, #24
 80111be:	4618      	mov	r0, r3
 80111c0:	f7ff f9ca 	bl	8010558 <dir_register>
 80111c4:	4603      	mov	r3, r0
 80111c6:	e000      	b.n	80111ca <f_open+0xca>
 80111c8:	2312      	movs	r3, #18
 80111ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80111ce:	79fb      	ldrb	r3, [r7, #7]
 80111d0:	f043 0308 	orr.w	r3, r3, #8
 80111d4:	71fb      	strb	r3, [r7, #7]
 80111d6:	e010      	b.n	80111fa <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80111d8:	7fbb      	ldrb	r3, [r7, #30]
 80111da:	f003 0311 	and.w	r3, r3, #17
 80111de:	2b00      	cmp	r3, #0
 80111e0:	d003      	beq.n	80111ea <f_open+0xea>
					res = FR_DENIED;
 80111e2:	2307      	movs	r3, #7
 80111e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80111e8:	e007      	b.n	80111fa <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80111ea:	79fb      	ldrb	r3, [r7, #7]
 80111ec:	f003 0304 	and.w	r3, r3, #4
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d002      	beq.n	80111fa <f_open+0xfa>
 80111f4:	2308      	movs	r3, #8
 80111f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80111fa:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d168      	bne.n	80112d4 <f_open+0x1d4>
 8011202:	79fb      	ldrb	r3, [r7, #7]
 8011204:	f003 0308 	and.w	r3, r3, #8
 8011208:	2b00      	cmp	r3, #0
 801120a:	d063      	beq.n	80112d4 <f_open+0x1d4>
				dw = GET_FATTIME();
 801120c:	f7fc f9e4 	bl	800d5d8 <get_fattime>
 8011210:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8011212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011214:	330e      	adds	r3, #14
 8011216:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011218:	4618      	mov	r0, r3
 801121a:	f7fe f923 	bl	800f464 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801121e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011220:	3316      	adds	r3, #22
 8011222:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8011224:	4618      	mov	r0, r3
 8011226:	f7fe f91d 	bl	800f464 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801122a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801122c:	330b      	adds	r3, #11
 801122e:	2220      	movs	r2, #32
 8011230:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8011232:	697b      	ldr	r3, [r7, #20]
 8011234:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011236:	4611      	mov	r1, r2
 8011238:	4618      	mov	r0, r3
 801123a:	f7ff f89c 	bl	8010376 <ld_clust>
 801123e:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8011240:	697b      	ldr	r3, [r7, #20]
 8011242:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011244:	2200      	movs	r2, #0
 8011246:	4618      	mov	r0, r3
 8011248:	f7ff f8b4 	bl	80103b4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801124c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801124e:	331c      	adds	r3, #28
 8011250:	2100      	movs	r1, #0
 8011252:	4618      	mov	r0, r3
 8011254:	f7fe f906 	bl	800f464 <st_dword>
					fs->wflag = 1;
 8011258:	697b      	ldr	r3, [r7, #20]
 801125a:	2201      	movs	r2, #1
 801125c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801125e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011260:	2b00      	cmp	r3, #0
 8011262:	d037      	beq.n	80112d4 <f_open+0x1d4>
						dw = fs->winsect;
 8011264:	697b      	ldr	r3, [r7, #20]
 8011266:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011268:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801126a:	f107 0318 	add.w	r3, r7, #24
 801126e:	2200      	movs	r2, #0
 8011270:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8011272:	4618      	mov	r0, r3
 8011274:	f7fe fdc7 	bl	800fe06 <remove_chain>
 8011278:	4603      	mov	r3, r0
 801127a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 801127e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011282:	2b00      	cmp	r3, #0
 8011284:	d126      	bne.n	80112d4 <f_open+0x1d4>
							res = move_window(fs, dw);
 8011286:	697b      	ldr	r3, [r7, #20]
 8011288:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801128a:	4618      	mov	r0, r3
 801128c:	f7fe fb74 	bl	800f978 <move_window>
 8011290:	4603      	mov	r3, r0
 8011292:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8011296:	697b      	ldr	r3, [r7, #20]
 8011298:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801129a:	3a01      	subs	r2, #1
 801129c:	611a      	str	r2, [r3, #16]
 801129e:	e019      	b.n	80112d4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80112a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80112a4:	2b00      	cmp	r3, #0
 80112a6:	d115      	bne.n	80112d4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80112a8:	7fbb      	ldrb	r3, [r7, #30]
 80112aa:	f003 0310 	and.w	r3, r3, #16
 80112ae:	2b00      	cmp	r3, #0
 80112b0:	d003      	beq.n	80112ba <f_open+0x1ba>
					res = FR_NO_FILE;
 80112b2:	2304      	movs	r3, #4
 80112b4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80112b8:	e00c      	b.n	80112d4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80112ba:	79fb      	ldrb	r3, [r7, #7]
 80112bc:	f003 0302 	and.w	r3, r3, #2
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d007      	beq.n	80112d4 <f_open+0x1d4>
 80112c4:	7fbb      	ldrb	r3, [r7, #30]
 80112c6:	f003 0301 	and.w	r3, r3, #1
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d002      	beq.n	80112d4 <f_open+0x1d4>
						res = FR_DENIED;
 80112ce:	2307      	movs	r3, #7
 80112d0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80112d4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d128      	bne.n	801132e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80112dc:	79fb      	ldrb	r3, [r7, #7]
 80112de:	f003 0308 	and.w	r3, r3, #8
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d003      	beq.n	80112ee <f_open+0x1ee>
				mode |= FA_MODIFIED;
 80112e6:	79fb      	ldrb	r3, [r7, #7]
 80112e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112ec:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80112ee:	697b      	ldr	r3, [r7, #20]
 80112f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80112f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80112fc:	79fb      	ldrb	r3, [r7, #7]
 80112fe:	f023 0301 	bic.w	r3, r3, #1
 8011302:	2b00      	cmp	r3, #0
 8011304:	bf14      	ite	ne
 8011306:	2301      	movne	r3, #1
 8011308:	2300      	moveq	r3, #0
 801130a:	b2db      	uxtb	r3, r3
 801130c:	461a      	mov	r2, r3
 801130e:	f107 0318 	add.w	r3, r7, #24
 8011312:	4611      	mov	r1, r2
 8011314:	4618      	mov	r0, r3
 8011316:	f7fe f9fd 	bl	800f714 <inc_lock>
 801131a:	4602      	mov	r2, r0
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	691b      	ldr	r3, [r3, #16]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d102      	bne.n	801132e <f_open+0x22e>
 8011328:	2302      	movs	r3, #2
 801132a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801132e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011332:	2b00      	cmp	r3, #0
 8011334:	f040 8095 	bne.w	8011462 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8011338:	697b      	ldr	r3, [r7, #20]
 801133a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801133c:	4611      	mov	r1, r2
 801133e:	4618      	mov	r0, r3
 8011340:	f7ff f819 	bl	8010376 <ld_clust>
 8011344:	4602      	mov	r2, r0
 8011346:	68fb      	ldr	r3, [r7, #12]
 8011348:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 801134a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801134c:	331c      	adds	r3, #28
 801134e:	4618      	mov	r0, r3
 8011350:	f7fe f84a 	bl	800f3e8 <ld_dword>
 8011354:	4602      	mov	r2, r0
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	2200      	movs	r2, #0
 801135e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8011360:	697a      	ldr	r2, [r7, #20]
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8011366:	697b      	ldr	r3, [r7, #20]
 8011368:	88da      	ldrh	r2, [r3, #6]
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	79fa      	ldrb	r2, [r7, #7]
 8011372:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	2200      	movs	r2, #0
 8011378:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	2200      	movs	r2, #0
 801137e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	2200      	movs	r2, #0
 8011384:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	3330      	adds	r3, #48	; 0x30
 801138a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801138e:	2100      	movs	r1, #0
 8011390:	4618      	mov	r0, r3
 8011392:	f7fe f8b4 	bl	800f4fe <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8011396:	79fb      	ldrb	r3, [r7, #7]
 8011398:	f003 0320 	and.w	r3, r3, #32
 801139c:	2b00      	cmp	r3, #0
 801139e:	d060      	beq.n	8011462 <f_open+0x362>
 80113a0:	68fb      	ldr	r3, [r7, #12]
 80113a2:	68db      	ldr	r3, [r3, #12]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	d05c      	beq.n	8011462 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80113a8:	68fb      	ldr	r3, [r7, #12]
 80113aa:	68da      	ldr	r2, [r3, #12]
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80113b0:	697b      	ldr	r3, [r7, #20]
 80113b2:	895b      	ldrh	r3, [r3, #10]
 80113b4:	025b      	lsls	r3, r3, #9
 80113b6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80113b8:	68fb      	ldr	r3, [r7, #12]
 80113ba:	689b      	ldr	r3, [r3, #8]
 80113bc:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80113be:	68fb      	ldr	r3, [r7, #12]
 80113c0:	68db      	ldr	r3, [r3, #12]
 80113c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80113c4:	e016      	b.n	80113f4 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80113ca:	4618      	mov	r0, r3
 80113cc:	f7fe fb8f 	bl	800faee <get_fat>
 80113d0:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80113d2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80113d4:	2b01      	cmp	r3, #1
 80113d6:	d802      	bhi.n	80113de <f_open+0x2de>
 80113d8:	2302      	movs	r3, #2
 80113da:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80113de:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80113e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80113e4:	d102      	bne.n	80113ec <f_open+0x2ec>
 80113e6:	2301      	movs	r3, #1
 80113e8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80113ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80113ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80113f0:	1ad3      	subs	r3, r2, r3
 80113f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80113f4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d103      	bne.n	8011404 <f_open+0x304>
 80113fc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80113fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011400:	429a      	cmp	r2, r3
 8011402:	d8e0      	bhi.n	80113c6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8011404:	68fb      	ldr	r3, [r7, #12]
 8011406:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8011408:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801140a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 801140e:	2b00      	cmp	r3, #0
 8011410:	d127      	bne.n	8011462 <f_open+0x362>
 8011412:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011414:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011418:	2b00      	cmp	r3, #0
 801141a:	d022      	beq.n	8011462 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801141c:	697b      	ldr	r3, [r7, #20]
 801141e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8011420:	4618      	mov	r0, r3
 8011422:	f7fe fb45 	bl	800fab0 <clust2sect>
 8011426:	64f8      	str	r0, [r7, #76]	; 0x4c
 8011428:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801142a:	2b00      	cmp	r3, #0
 801142c:	d103      	bne.n	8011436 <f_open+0x336>
						res = FR_INT_ERR;
 801142e:	2302      	movs	r3, #2
 8011430:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8011434:	e015      	b.n	8011462 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8011436:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011438:	0a5a      	lsrs	r2, r3, #9
 801143a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801143c:	441a      	add	r2, r3
 801143e:	68fb      	ldr	r3, [r7, #12]
 8011440:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8011442:	697b      	ldr	r3, [r7, #20]
 8011444:	7858      	ldrb	r0, [r3, #1]
 8011446:	68fb      	ldr	r3, [r7, #12]
 8011448:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	6a1a      	ldr	r2, [r3, #32]
 8011450:	2301      	movs	r3, #1
 8011452:	f7fd ff53 	bl	800f2fc <disk_read>
 8011456:	4603      	mov	r3, r0
 8011458:	2b00      	cmp	r3, #0
 801145a:	d002      	beq.n	8011462 <f_open+0x362>
 801145c:	2301      	movs	r3, #1
 801145e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8011462:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8011466:	2b00      	cmp	r3, #0
 8011468:	d002      	beq.n	8011470 <f_open+0x370>
 801146a:	68fb      	ldr	r3, [r7, #12]
 801146c:	2200      	movs	r2, #0
 801146e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011470:	697b      	ldr	r3, [r7, #20]
 8011472:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8011476:	4611      	mov	r1, r2
 8011478:	4618      	mov	r0, r3
 801147a:	f7fe f8b2 	bl	800f5e2 <unlock_fs>
 801147e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8011482:	4618      	mov	r0, r3
 8011484:	3768      	adds	r7, #104	; 0x68
 8011486:	46bd      	mov	sp, r7
 8011488:	bd80      	pop	{r7, pc}

0801148a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 801148a:	b580      	push	{r7, lr}
 801148c:	b08c      	sub	sp, #48	; 0x30
 801148e:	af00      	add	r7, sp, #0
 8011490:	60f8      	str	r0, [r7, #12]
 8011492:	60b9      	str	r1, [r7, #8]
 8011494:	607a      	str	r2, [r7, #4]
 8011496:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8011498:	68bb      	ldr	r3, [r7, #8]
 801149a:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 801149c:	683b      	ldr	r3, [r7, #0]
 801149e:	2200      	movs	r2, #0
 80114a0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80114a2:	68fb      	ldr	r3, [r7, #12]
 80114a4:	f107 0210 	add.w	r2, r7, #16
 80114a8:	4611      	mov	r1, r2
 80114aa:	4618      	mov	r0, r3
 80114ac:	f7ff fd7c 	bl	8010fa8 <validate>
 80114b0:	4603      	mov	r3, r0
 80114b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80114b6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d107      	bne.n	80114ce <f_write+0x44>
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	7d5b      	ldrb	r3, [r3, #21]
 80114c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80114c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80114ca:	2b00      	cmp	r3, #0
 80114cc:	d009      	beq.n	80114e2 <f_write+0x58>
 80114ce:	693b      	ldr	r3, [r7, #16]
 80114d0:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80114d4:	4611      	mov	r1, r2
 80114d6:	4618      	mov	r0, r3
 80114d8:	f7fe f883 	bl	800f5e2 <unlock_fs>
 80114dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80114e0:	e173      	b.n	80117ca <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	7d1b      	ldrb	r3, [r3, #20]
 80114e6:	f003 0302 	and.w	r3, r3, #2
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d106      	bne.n	80114fc <f_write+0x72>
 80114ee:	693b      	ldr	r3, [r7, #16]
 80114f0:	2107      	movs	r1, #7
 80114f2:	4618      	mov	r0, r3
 80114f4:	f7fe f875 	bl	800f5e2 <unlock_fs>
 80114f8:	2307      	movs	r3, #7
 80114fa:	e166      	b.n	80117ca <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	699a      	ldr	r2, [r3, #24]
 8011500:	687b      	ldr	r3, [r7, #4]
 8011502:	441a      	add	r2, r3
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	699b      	ldr	r3, [r3, #24]
 8011508:	429a      	cmp	r2, r3
 801150a:	f080 814b 	bcs.w	80117a4 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801150e:	68fb      	ldr	r3, [r7, #12]
 8011510:	699b      	ldr	r3, [r3, #24]
 8011512:	43db      	mvns	r3, r3
 8011514:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8011516:	e145      	b.n	80117a4 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	699b      	ldr	r3, [r3, #24]
 801151c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011520:	2b00      	cmp	r3, #0
 8011522:	f040 8101 	bne.w	8011728 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	699b      	ldr	r3, [r3, #24]
 801152a:	0a5b      	lsrs	r3, r3, #9
 801152c:	693a      	ldr	r2, [r7, #16]
 801152e:	8952      	ldrh	r2, [r2, #10]
 8011530:	3a01      	subs	r2, #1
 8011532:	4013      	ands	r3, r2
 8011534:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8011536:	69bb      	ldr	r3, [r7, #24]
 8011538:	2b00      	cmp	r3, #0
 801153a:	d14d      	bne.n	80115d8 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	699b      	ldr	r3, [r3, #24]
 8011540:	2b00      	cmp	r3, #0
 8011542:	d10c      	bne.n	801155e <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	689b      	ldr	r3, [r3, #8]
 8011548:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801154a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801154c:	2b00      	cmp	r3, #0
 801154e:	d11a      	bne.n	8011586 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	2100      	movs	r1, #0
 8011554:	4618      	mov	r0, r3
 8011556:	f7fe fcbb 	bl	800fed0 <create_chain>
 801155a:	62b8      	str	r0, [r7, #40]	; 0x28
 801155c:	e013      	b.n	8011586 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011562:	2b00      	cmp	r3, #0
 8011564:	d007      	beq.n	8011576 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	699b      	ldr	r3, [r3, #24]
 801156a:	4619      	mov	r1, r3
 801156c:	68f8      	ldr	r0, [r7, #12]
 801156e:	f7fe fd47 	bl	8010000 <clmt_clust>
 8011572:	62b8      	str	r0, [r7, #40]	; 0x28
 8011574:	e007      	b.n	8011586 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8011576:	68fa      	ldr	r2, [r7, #12]
 8011578:	68fb      	ldr	r3, [r7, #12]
 801157a:	69db      	ldr	r3, [r3, #28]
 801157c:	4619      	mov	r1, r3
 801157e:	4610      	mov	r0, r2
 8011580:	f7fe fca6 	bl	800fed0 <create_chain>
 8011584:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011586:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011588:	2b00      	cmp	r3, #0
 801158a:	f000 8110 	beq.w	80117ae <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 801158e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011590:	2b01      	cmp	r3, #1
 8011592:	d109      	bne.n	80115a8 <f_write+0x11e>
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	2202      	movs	r2, #2
 8011598:	755a      	strb	r2, [r3, #21]
 801159a:	693b      	ldr	r3, [r7, #16]
 801159c:	2102      	movs	r1, #2
 801159e:	4618      	mov	r0, r3
 80115a0:	f7fe f81f 	bl	800f5e2 <unlock_fs>
 80115a4:	2302      	movs	r3, #2
 80115a6:	e110      	b.n	80117ca <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80115a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115ae:	d109      	bne.n	80115c4 <f_write+0x13a>
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	2201      	movs	r2, #1
 80115b4:	755a      	strb	r2, [r3, #21]
 80115b6:	693b      	ldr	r3, [r7, #16]
 80115b8:	2101      	movs	r1, #1
 80115ba:	4618      	mov	r0, r3
 80115bc:	f7fe f811 	bl	800f5e2 <unlock_fs>
 80115c0:	2301      	movs	r3, #1
 80115c2:	e102      	b.n	80117ca <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80115c8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80115ca:	68fb      	ldr	r3, [r7, #12]
 80115cc:	689b      	ldr	r3, [r3, #8]
 80115ce:	2b00      	cmp	r3, #0
 80115d0:	d102      	bne.n	80115d8 <f_write+0x14e>
 80115d2:	68fb      	ldr	r3, [r7, #12]
 80115d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80115d6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80115d8:	68fb      	ldr	r3, [r7, #12]
 80115da:	7d1b      	ldrb	r3, [r3, #20]
 80115dc:	b25b      	sxtb	r3, r3
 80115de:	2b00      	cmp	r3, #0
 80115e0:	da1d      	bge.n	801161e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80115e2:	693b      	ldr	r3, [r7, #16]
 80115e4:	7858      	ldrb	r0, [r3, #1]
 80115e6:	68fb      	ldr	r3, [r7, #12]
 80115e8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80115ec:	68fb      	ldr	r3, [r7, #12]
 80115ee:	6a1a      	ldr	r2, [r3, #32]
 80115f0:	2301      	movs	r3, #1
 80115f2:	f7fd fea3 	bl	800f33c <disk_write>
 80115f6:	4603      	mov	r3, r0
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d009      	beq.n	8011610 <f_write+0x186>
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	2201      	movs	r2, #1
 8011600:	755a      	strb	r2, [r3, #21]
 8011602:	693b      	ldr	r3, [r7, #16]
 8011604:	2101      	movs	r1, #1
 8011606:	4618      	mov	r0, r3
 8011608:	f7fd ffeb 	bl	800f5e2 <unlock_fs>
 801160c:	2301      	movs	r3, #1
 801160e:	e0dc      	b.n	80117ca <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011610:	68fb      	ldr	r3, [r7, #12]
 8011612:	7d1b      	ldrb	r3, [r3, #20]
 8011614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011618:	b2da      	uxtb	r2, r3
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801161e:	693a      	ldr	r2, [r7, #16]
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	69db      	ldr	r3, [r3, #28]
 8011624:	4619      	mov	r1, r3
 8011626:	4610      	mov	r0, r2
 8011628:	f7fe fa42 	bl	800fab0 <clust2sect>
 801162c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801162e:	697b      	ldr	r3, [r7, #20]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d109      	bne.n	8011648 <f_write+0x1be>
 8011634:	68fb      	ldr	r3, [r7, #12]
 8011636:	2202      	movs	r2, #2
 8011638:	755a      	strb	r2, [r3, #21]
 801163a:	693b      	ldr	r3, [r7, #16]
 801163c:	2102      	movs	r1, #2
 801163e:	4618      	mov	r0, r3
 8011640:	f7fd ffcf 	bl	800f5e2 <unlock_fs>
 8011644:	2302      	movs	r3, #2
 8011646:	e0c0      	b.n	80117ca <f_write+0x340>
			sect += csect;
 8011648:	697a      	ldr	r2, [r7, #20]
 801164a:	69bb      	ldr	r3, [r7, #24]
 801164c:	4413      	add	r3, r2
 801164e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8011650:	687b      	ldr	r3, [r7, #4]
 8011652:	0a5b      	lsrs	r3, r3, #9
 8011654:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8011656:	6a3b      	ldr	r3, [r7, #32]
 8011658:	2b00      	cmp	r3, #0
 801165a:	d041      	beq.n	80116e0 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801165c:	69ba      	ldr	r2, [r7, #24]
 801165e:	6a3b      	ldr	r3, [r7, #32]
 8011660:	4413      	add	r3, r2
 8011662:	693a      	ldr	r2, [r7, #16]
 8011664:	8952      	ldrh	r2, [r2, #10]
 8011666:	4293      	cmp	r3, r2
 8011668:	d905      	bls.n	8011676 <f_write+0x1ec>
					cc = fs->csize - csect;
 801166a:	693b      	ldr	r3, [r7, #16]
 801166c:	895b      	ldrh	r3, [r3, #10]
 801166e:	461a      	mov	r2, r3
 8011670:	69bb      	ldr	r3, [r7, #24]
 8011672:	1ad3      	subs	r3, r2, r3
 8011674:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	7858      	ldrb	r0, [r3, #1]
 801167a:	6a3b      	ldr	r3, [r7, #32]
 801167c:	697a      	ldr	r2, [r7, #20]
 801167e:	69f9      	ldr	r1, [r7, #28]
 8011680:	f7fd fe5c 	bl	800f33c <disk_write>
 8011684:	4603      	mov	r3, r0
 8011686:	2b00      	cmp	r3, #0
 8011688:	d009      	beq.n	801169e <f_write+0x214>
 801168a:	68fb      	ldr	r3, [r7, #12]
 801168c:	2201      	movs	r2, #1
 801168e:	755a      	strb	r2, [r3, #21]
 8011690:	693b      	ldr	r3, [r7, #16]
 8011692:	2101      	movs	r1, #1
 8011694:	4618      	mov	r0, r3
 8011696:	f7fd ffa4 	bl	800f5e2 <unlock_fs>
 801169a:	2301      	movs	r3, #1
 801169c:	e095      	b.n	80117ca <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	6a1a      	ldr	r2, [r3, #32]
 80116a2:	697b      	ldr	r3, [r7, #20]
 80116a4:	1ad3      	subs	r3, r2, r3
 80116a6:	6a3a      	ldr	r2, [r7, #32]
 80116a8:	429a      	cmp	r2, r3
 80116aa:	d915      	bls.n	80116d8 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80116ac:	68fb      	ldr	r3, [r7, #12]
 80116ae:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	6a1a      	ldr	r2, [r3, #32]
 80116b6:	697b      	ldr	r3, [r7, #20]
 80116b8:	1ad3      	subs	r3, r2, r3
 80116ba:	025b      	lsls	r3, r3, #9
 80116bc:	69fa      	ldr	r2, [r7, #28]
 80116be:	4413      	add	r3, r2
 80116c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80116c4:	4619      	mov	r1, r3
 80116c6:	f7fd fef9 	bl	800f4bc <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80116ca:	68fb      	ldr	r3, [r7, #12]
 80116cc:	7d1b      	ldrb	r3, [r3, #20]
 80116ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80116d2:	b2da      	uxtb	r2, r3
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80116d8:	6a3b      	ldr	r3, [r7, #32]
 80116da:	025b      	lsls	r3, r3, #9
 80116dc:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 80116de:	e044      	b.n	801176a <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	6a1b      	ldr	r3, [r3, #32]
 80116e4:	697a      	ldr	r2, [r7, #20]
 80116e6:	429a      	cmp	r2, r3
 80116e8:	d01b      	beq.n	8011722 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 80116ea:	68fb      	ldr	r3, [r7, #12]
 80116ec:	699a      	ldr	r2, [r3, #24]
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80116f2:	429a      	cmp	r2, r3
 80116f4:	d215      	bcs.n	8011722 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80116f6:	693b      	ldr	r3, [r7, #16]
 80116f8:	7858      	ldrb	r0, [r3, #1]
 80116fa:	68fb      	ldr	r3, [r7, #12]
 80116fc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011700:	2301      	movs	r3, #1
 8011702:	697a      	ldr	r2, [r7, #20]
 8011704:	f7fd fdfa 	bl	800f2fc <disk_read>
 8011708:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801170a:	2b00      	cmp	r3, #0
 801170c:	d009      	beq.n	8011722 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	2201      	movs	r2, #1
 8011712:	755a      	strb	r2, [r3, #21]
 8011714:	693b      	ldr	r3, [r7, #16]
 8011716:	2101      	movs	r1, #1
 8011718:	4618      	mov	r0, r3
 801171a:	f7fd ff62 	bl	800f5e2 <unlock_fs>
 801171e:	2301      	movs	r3, #1
 8011720:	e053      	b.n	80117ca <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8011722:	68fb      	ldr	r3, [r7, #12]
 8011724:	697a      	ldr	r2, [r7, #20]
 8011726:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	699b      	ldr	r3, [r3, #24]
 801172c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011730:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8011734:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8011736:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	429a      	cmp	r2, r3
 801173c:	d901      	bls.n	8011742 <f_write+0x2b8>
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8011742:	68fb      	ldr	r3, [r7, #12]
 8011744:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8011748:	68fb      	ldr	r3, [r7, #12]
 801174a:	699b      	ldr	r3, [r3, #24]
 801174c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011750:	4413      	add	r3, r2
 8011752:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011754:	69f9      	ldr	r1, [r7, #28]
 8011756:	4618      	mov	r0, r3
 8011758:	f7fd feb0 	bl	800f4bc <mem_cpy>
		fp->flag |= FA_DIRTY;
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	7d1b      	ldrb	r3, [r3, #20]
 8011760:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8011764:	b2da      	uxtb	r2, r3
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801176a:	69fa      	ldr	r2, [r7, #28]
 801176c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801176e:	4413      	add	r3, r2
 8011770:	61fb      	str	r3, [r7, #28]
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	699a      	ldr	r2, [r3, #24]
 8011776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011778:	441a      	add	r2, r3
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	619a      	str	r2, [r3, #24]
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	68da      	ldr	r2, [r3, #12]
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	699b      	ldr	r3, [r3, #24]
 8011786:	429a      	cmp	r2, r3
 8011788:	bf38      	it	cc
 801178a:	461a      	movcc	r2, r3
 801178c:	68fb      	ldr	r3, [r7, #12]
 801178e:	60da      	str	r2, [r3, #12]
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	681a      	ldr	r2, [r3, #0]
 8011794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011796:	441a      	add	r2, r3
 8011798:	683b      	ldr	r3, [r7, #0]
 801179a:	601a      	str	r2, [r3, #0]
 801179c:	687a      	ldr	r2, [r7, #4]
 801179e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117a0:	1ad3      	subs	r3, r2, r3
 80117a2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	2b00      	cmp	r3, #0
 80117a8:	f47f aeb6 	bne.w	8011518 <f_write+0x8e>
 80117ac:	e000      	b.n	80117b0 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80117ae:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	7d1b      	ldrb	r3, [r3, #20]
 80117b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80117b8:	b2da      	uxtb	r2, r3
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80117be:	693b      	ldr	r3, [r7, #16]
 80117c0:	2100      	movs	r1, #0
 80117c2:	4618      	mov	r0, r3
 80117c4:	f7fd ff0d 	bl	800f5e2 <unlock_fs>
 80117c8:	2300      	movs	r3, #0
}
 80117ca:	4618      	mov	r0, r3
 80117cc:	3730      	adds	r7, #48	; 0x30
 80117ce:	46bd      	mov	sp, r7
 80117d0:	bd80      	pop	{r7, pc}

080117d2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80117d2:	b580      	push	{r7, lr}
 80117d4:	b086      	sub	sp, #24
 80117d6:	af00      	add	r7, sp, #0
 80117d8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	f107 0208 	add.w	r2, r7, #8
 80117e0:	4611      	mov	r1, r2
 80117e2:	4618      	mov	r0, r3
 80117e4:	f7ff fbe0 	bl	8010fa8 <validate>
 80117e8:	4603      	mov	r3, r0
 80117ea:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80117ec:	7dfb      	ldrb	r3, [r7, #23]
 80117ee:	2b00      	cmp	r3, #0
 80117f0:	d16d      	bne.n	80118ce <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	7d1b      	ldrb	r3, [r3, #20]
 80117f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80117fa:	2b00      	cmp	r3, #0
 80117fc:	d067      	beq.n	80118ce <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	7d1b      	ldrb	r3, [r3, #20]
 8011802:	b25b      	sxtb	r3, r3
 8011804:	2b00      	cmp	r3, #0
 8011806:	da1a      	bge.n	801183e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8011808:	68bb      	ldr	r3, [r7, #8]
 801180a:	7858      	ldrb	r0, [r3, #1]
 801180c:	687b      	ldr	r3, [r7, #4]
 801180e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	6a1a      	ldr	r2, [r3, #32]
 8011816:	2301      	movs	r3, #1
 8011818:	f7fd fd90 	bl	800f33c <disk_write>
 801181c:	4603      	mov	r3, r0
 801181e:	2b00      	cmp	r3, #0
 8011820:	d006      	beq.n	8011830 <f_sync+0x5e>
 8011822:	68bb      	ldr	r3, [r7, #8]
 8011824:	2101      	movs	r1, #1
 8011826:	4618      	mov	r0, r3
 8011828:	f7fd fedb 	bl	800f5e2 <unlock_fs>
 801182c:	2301      	movs	r3, #1
 801182e:	e055      	b.n	80118dc <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011830:	687b      	ldr	r3, [r7, #4]
 8011832:	7d1b      	ldrb	r3, [r3, #20]
 8011834:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011838:	b2da      	uxtb	r2, r3
 801183a:	687b      	ldr	r3, [r7, #4]
 801183c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801183e:	f7fb fecb 	bl	800d5d8 <get_fattime>
 8011842:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8011844:	68ba      	ldr	r2, [r7, #8]
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801184a:	4619      	mov	r1, r3
 801184c:	4610      	mov	r0, r2
 801184e:	f7fe f893 	bl	800f978 <move_window>
 8011852:	4603      	mov	r3, r0
 8011854:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8011856:	7dfb      	ldrb	r3, [r7, #23]
 8011858:	2b00      	cmp	r3, #0
 801185a:	d138      	bne.n	80118ce <f_sync+0xfc>
					dir = fp->dir_ptr;
 801185c:	687b      	ldr	r3, [r7, #4]
 801185e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011860:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	330b      	adds	r3, #11
 8011866:	781a      	ldrb	r2, [r3, #0]
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	330b      	adds	r3, #11
 801186c:	f042 0220 	orr.w	r2, r2, #32
 8011870:	b2d2      	uxtb	r2, r2
 8011872:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	6818      	ldr	r0, [r3, #0]
 8011878:	687b      	ldr	r3, [r7, #4]
 801187a:	689b      	ldr	r3, [r3, #8]
 801187c:	461a      	mov	r2, r3
 801187e:	68f9      	ldr	r1, [r7, #12]
 8011880:	f7fe fd98 	bl	80103b4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	f103 021c 	add.w	r2, r3, #28
 801188a:	687b      	ldr	r3, [r7, #4]
 801188c:	68db      	ldr	r3, [r3, #12]
 801188e:	4619      	mov	r1, r3
 8011890:	4610      	mov	r0, r2
 8011892:	f7fd fde7 	bl	800f464 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8011896:	68fb      	ldr	r3, [r7, #12]
 8011898:	3316      	adds	r3, #22
 801189a:	6939      	ldr	r1, [r7, #16]
 801189c:	4618      	mov	r0, r3
 801189e:	f7fd fde1 	bl	800f464 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80118a2:	68fb      	ldr	r3, [r7, #12]
 80118a4:	3312      	adds	r3, #18
 80118a6:	2100      	movs	r1, #0
 80118a8:	4618      	mov	r0, r3
 80118aa:	f7fd fdc0 	bl	800f42e <st_word>
					fs->wflag = 1;
 80118ae:	68bb      	ldr	r3, [r7, #8]
 80118b0:	2201      	movs	r2, #1
 80118b2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80118b4:	68bb      	ldr	r3, [r7, #8]
 80118b6:	4618      	mov	r0, r3
 80118b8:	f7fe f88c 	bl	800f9d4 <sync_fs>
 80118bc:	4603      	mov	r3, r0
 80118be:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	7d1b      	ldrb	r3, [r3, #20]
 80118c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80118c8:	b2da      	uxtb	r2, r3
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80118ce:	68bb      	ldr	r3, [r7, #8]
 80118d0:	7dfa      	ldrb	r2, [r7, #23]
 80118d2:	4611      	mov	r1, r2
 80118d4:	4618      	mov	r0, r3
 80118d6:	f7fd fe84 	bl	800f5e2 <unlock_fs>
 80118da:	7dfb      	ldrb	r3, [r7, #23]
}
 80118dc:	4618      	mov	r0, r3
 80118de:	3718      	adds	r7, #24
 80118e0:	46bd      	mov	sp, r7
 80118e2:	bd80      	pop	{r7, pc}

080118e4 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b090      	sub	sp, #64	; 0x40
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	6078      	str	r0, [r7, #4]
 80118ec:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	f107 0208 	add.w	r2, r7, #8
 80118f4:	4611      	mov	r1, r2
 80118f6:	4618      	mov	r0, r3
 80118f8:	f7ff fb56 	bl	8010fa8 <validate>
 80118fc:	4603      	mov	r3, r0
 80118fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8011902:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011906:	2b00      	cmp	r3, #0
 8011908:	d103      	bne.n	8011912 <f_lseek+0x2e>
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	7d5b      	ldrb	r3, [r3, #21]
 801190e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8011912:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011916:	2b00      	cmp	r3, #0
 8011918:	d009      	beq.n	801192e <f_lseek+0x4a>
 801191a:	68bb      	ldr	r3, [r7, #8]
 801191c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8011920:	4611      	mov	r1, r2
 8011922:	4618      	mov	r0, r3
 8011924:	f7fd fe5d 	bl	800f5e2 <unlock_fs>
 8011928:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801192c:	e229      	b.n	8011d82 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011932:	2b00      	cmp	r3, #0
 8011934:	f000 80ea 	beq.w	8011b0c <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801193e:	d164      	bne.n	8011a0a <f_lseek+0x126>
			tbl = fp->cltbl;
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011944:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8011946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011948:	1d1a      	adds	r2, r3, #4
 801194a:	627a      	str	r2, [r7, #36]	; 0x24
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	617b      	str	r3, [r7, #20]
 8011950:	2302      	movs	r3, #2
 8011952:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8011954:	687b      	ldr	r3, [r7, #4]
 8011956:	689b      	ldr	r3, [r3, #8]
 8011958:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 801195a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801195c:	2b00      	cmp	r3, #0
 801195e:	d044      	beq.n	80119ea <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8011960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011962:	613b      	str	r3, [r7, #16]
 8011964:	2300      	movs	r3, #0
 8011966:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801196a:	3302      	adds	r3, #2
 801196c:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 801196e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011970:	60fb      	str	r3, [r7, #12]
 8011972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011974:	3301      	adds	r3, #1
 8011976:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801197c:	4618      	mov	r0, r3
 801197e:	f7fe f8b6 	bl	800faee <get_fat>
 8011982:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8011984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011986:	2b01      	cmp	r3, #1
 8011988:	d809      	bhi.n	801199e <f_lseek+0xba>
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2202      	movs	r2, #2
 801198e:	755a      	strb	r2, [r3, #21]
 8011990:	68bb      	ldr	r3, [r7, #8]
 8011992:	2102      	movs	r1, #2
 8011994:	4618      	mov	r0, r3
 8011996:	f7fd fe24 	bl	800f5e2 <unlock_fs>
 801199a:	2302      	movs	r3, #2
 801199c:	e1f1      	b.n	8011d82 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801199e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119a4:	d109      	bne.n	80119ba <f_lseek+0xd6>
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	2201      	movs	r2, #1
 80119aa:	755a      	strb	r2, [r3, #21]
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	2101      	movs	r1, #1
 80119b0:	4618      	mov	r0, r3
 80119b2:	f7fd fe16 	bl	800f5e2 <unlock_fs>
 80119b6:	2301      	movs	r3, #1
 80119b8:	e1e3      	b.n	8011d82 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	3301      	adds	r3, #1
 80119be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80119c0:	429a      	cmp	r2, r3
 80119c2:	d0d4      	beq.n	801196e <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 80119c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119c6:	697b      	ldr	r3, [r7, #20]
 80119c8:	429a      	cmp	r2, r3
 80119ca:	d809      	bhi.n	80119e0 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 80119cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119ce:	1d1a      	adds	r2, r3, #4
 80119d0:	627a      	str	r2, [r7, #36]	; 0x24
 80119d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80119d4:	601a      	str	r2, [r3, #0]
 80119d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119d8:	1d1a      	adds	r2, r3, #4
 80119da:	627a      	str	r2, [r7, #36]	; 0x24
 80119dc:	693a      	ldr	r2, [r7, #16]
 80119de:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 80119e0:	68bb      	ldr	r3, [r7, #8]
 80119e2:	699b      	ldr	r3, [r3, #24]
 80119e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d3ba      	bcc.n	8011960 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119f0:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80119f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80119f4:	697b      	ldr	r3, [r7, #20]
 80119f6:	429a      	cmp	r2, r3
 80119f8:	d803      	bhi.n	8011a02 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 80119fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80119fc:	2200      	movs	r2, #0
 80119fe:	601a      	str	r2, [r3, #0]
 8011a00:	e1b6      	b.n	8011d70 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8011a02:	2311      	movs	r3, #17
 8011a04:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8011a08:	e1b2      	b.n	8011d70 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	68db      	ldr	r3, [r3, #12]
 8011a0e:	683a      	ldr	r2, [r7, #0]
 8011a10:	429a      	cmp	r2, r3
 8011a12:	d902      	bls.n	8011a1a <f_lseek+0x136>
 8011a14:	687b      	ldr	r3, [r7, #4]
 8011a16:	68db      	ldr	r3, [r3, #12]
 8011a18:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	683a      	ldr	r2, [r7, #0]
 8011a1e:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8011a20:	683b      	ldr	r3, [r7, #0]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	f000 81a4 	beq.w	8011d70 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8011a28:	683b      	ldr	r3, [r7, #0]
 8011a2a:	3b01      	subs	r3, #1
 8011a2c:	4619      	mov	r1, r3
 8011a2e:	6878      	ldr	r0, [r7, #4]
 8011a30:	f7fe fae6 	bl	8010000 <clmt_clust>
 8011a34:	4602      	mov	r2, r0
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8011a3a:	68ba      	ldr	r2, [r7, #8]
 8011a3c:	687b      	ldr	r3, [r7, #4]
 8011a3e:	69db      	ldr	r3, [r3, #28]
 8011a40:	4619      	mov	r1, r3
 8011a42:	4610      	mov	r0, r2
 8011a44:	f7fe f834 	bl	800fab0 <clust2sect>
 8011a48:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8011a4a:	69bb      	ldr	r3, [r7, #24]
 8011a4c:	2b00      	cmp	r3, #0
 8011a4e:	d109      	bne.n	8011a64 <f_lseek+0x180>
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	2202      	movs	r2, #2
 8011a54:	755a      	strb	r2, [r3, #21]
 8011a56:	68bb      	ldr	r3, [r7, #8]
 8011a58:	2102      	movs	r1, #2
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	f7fd fdc1 	bl	800f5e2 <unlock_fs>
 8011a60:	2302      	movs	r3, #2
 8011a62:	e18e      	b.n	8011d82 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8011a64:	683b      	ldr	r3, [r7, #0]
 8011a66:	3b01      	subs	r3, #1
 8011a68:	0a5b      	lsrs	r3, r3, #9
 8011a6a:	68ba      	ldr	r2, [r7, #8]
 8011a6c:	8952      	ldrh	r2, [r2, #10]
 8011a6e:	3a01      	subs	r2, #1
 8011a70:	4013      	ands	r3, r2
 8011a72:	69ba      	ldr	r2, [r7, #24]
 8011a74:	4413      	add	r3, r2
 8011a76:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8011a78:	687b      	ldr	r3, [r7, #4]
 8011a7a:	699b      	ldr	r3, [r3, #24]
 8011a7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	f000 8175 	beq.w	8011d70 <f_lseek+0x48c>
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6a1b      	ldr	r3, [r3, #32]
 8011a8a:	69ba      	ldr	r2, [r7, #24]
 8011a8c:	429a      	cmp	r2, r3
 8011a8e:	f000 816f 	beq.w	8011d70 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	7d1b      	ldrb	r3, [r3, #20]
 8011a96:	b25b      	sxtb	r3, r3
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	da1d      	bge.n	8011ad8 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011a9c:	68bb      	ldr	r3, [r7, #8]
 8011a9e:	7858      	ldrb	r0, [r3, #1]
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011aa6:	687b      	ldr	r3, [r7, #4]
 8011aa8:	6a1a      	ldr	r2, [r3, #32]
 8011aaa:	2301      	movs	r3, #1
 8011aac:	f7fd fc46 	bl	800f33c <disk_write>
 8011ab0:	4603      	mov	r3, r0
 8011ab2:	2b00      	cmp	r3, #0
 8011ab4:	d009      	beq.n	8011aca <f_lseek+0x1e6>
 8011ab6:	687b      	ldr	r3, [r7, #4]
 8011ab8:	2201      	movs	r2, #1
 8011aba:	755a      	strb	r2, [r3, #21]
 8011abc:	68bb      	ldr	r3, [r7, #8]
 8011abe:	2101      	movs	r1, #1
 8011ac0:	4618      	mov	r0, r3
 8011ac2:	f7fd fd8e 	bl	800f5e2 <unlock_fs>
 8011ac6:	2301      	movs	r3, #1
 8011ac8:	e15b      	b.n	8011d82 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8011aca:	687b      	ldr	r3, [r7, #4]
 8011acc:	7d1b      	ldrb	r3, [r3, #20]
 8011ace:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011ad2:	b2da      	uxtb	r2, r3
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8011ad8:	68bb      	ldr	r3, [r7, #8]
 8011ada:	7858      	ldrb	r0, [r3, #1]
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011ae2:	2301      	movs	r3, #1
 8011ae4:	69ba      	ldr	r2, [r7, #24]
 8011ae6:	f7fd fc09 	bl	800f2fc <disk_read>
 8011aea:	4603      	mov	r3, r0
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d009      	beq.n	8011b04 <f_lseek+0x220>
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	2201      	movs	r2, #1
 8011af4:	755a      	strb	r2, [r3, #21]
 8011af6:	68bb      	ldr	r3, [r7, #8]
 8011af8:	2101      	movs	r1, #1
 8011afa:	4618      	mov	r0, r3
 8011afc:	f7fd fd71 	bl	800f5e2 <unlock_fs>
 8011b00:	2301      	movs	r3, #1
 8011b02:	e13e      	b.n	8011d82 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	69ba      	ldr	r2, [r7, #24]
 8011b08:	621a      	str	r2, [r3, #32]
 8011b0a:	e131      	b.n	8011d70 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	68db      	ldr	r3, [r3, #12]
 8011b10:	683a      	ldr	r2, [r7, #0]
 8011b12:	429a      	cmp	r2, r3
 8011b14:	d908      	bls.n	8011b28 <f_lseek+0x244>
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	7d1b      	ldrb	r3, [r3, #20]
 8011b1a:	f003 0302 	and.w	r3, r3, #2
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d102      	bne.n	8011b28 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	68db      	ldr	r3, [r3, #12]
 8011b26:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8011b28:	687b      	ldr	r3, [r7, #4]
 8011b2a:	699b      	ldr	r3, [r3, #24]
 8011b2c:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8011b2e:	2300      	movs	r3, #0
 8011b30:	637b      	str	r3, [r7, #52]	; 0x34
 8011b32:	687b      	ldr	r3, [r7, #4]
 8011b34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011b36:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	f000 80c0 	beq.w	8011cc0 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8011b40:	68bb      	ldr	r3, [r7, #8]
 8011b42:	895b      	ldrh	r3, [r3, #10]
 8011b44:	025b      	lsls	r3, r3, #9
 8011b46:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8011b48:	6a3b      	ldr	r3, [r7, #32]
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d01b      	beq.n	8011b86 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8011b4e:	683b      	ldr	r3, [r7, #0]
 8011b50:	1e5a      	subs	r2, r3, #1
 8011b52:	69fb      	ldr	r3, [r7, #28]
 8011b54:	fbb2 f2f3 	udiv	r2, r2, r3
 8011b58:	6a3b      	ldr	r3, [r7, #32]
 8011b5a:	1e59      	subs	r1, r3, #1
 8011b5c:	69fb      	ldr	r3, [r7, #28]
 8011b5e:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8011b62:	429a      	cmp	r2, r3
 8011b64:	d30f      	bcc.n	8011b86 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8011b66:	6a3b      	ldr	r3, [r7, #32]
 8011b68:	1e5a      	subs	r2, r3, #1
 8011b6a:	69fb      	ldr	r3, [r7, #28]
 8011b6c:	425b      	negs	r3, r3
 8011b6e:	401a      	ands	r2, r3
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	699b      	ldr	r3, [r3, #24]
 8011b78:	683a      	ldr	r2, [r7, #0]
 8011b7a:	1ad3      	subs	r3, r2, r3
 8011b7c:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	69db      	ldr	r3, [r3, #28]
 8011b82:	63bb      	str	r3, [r7, #56]	; 0x38
 8011b84:	e02c      	b.n	8011be0 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	689b      	ldr	r3, [r3, #8]
 8011b8a:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8011b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d123      	bne.n	8011bda <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	2100      	movs	r1, #0
 8011b96:	4618      	mov	r0, r3
 8011b98:	f7fe f99a 	bl	800fed0 <create_chain>
 8011b9c:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8011b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ba0:	2b01      	cmp	r3, #1
 8011ba2:	d109      	bne.n	8011bb8 <f_lseek+0x2d4>
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2202      	movs	r2, #2
 8011ba8:	755a      	strb	r2, [r3, #21]
 8011baa:	68bb      	ldr	r3, [r7, #8]
 8011bac:	2102      	movs	r1, #2
 8011bae:	4618      	mov	r0, r3
 8011bb0:	f7fd fd17 	bl	800f5e2 <unlock_fs>
 8011bb4:	2302      	movs	r3, #2
 8011bb6:	e0e4      	b.n	8011d82 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bbe:	d109      	bne.n	8011bd4 <f_lseek+0x2f0>
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	2201      	movs	r2, #1
 8011bc4:	755a      	strb	r2, [r3, #21]
 8011bc6:	68bb      	ldr	r3, [r7, #8]
 8011bc8:	2101      	movs	r1, #1
 8011bca:	4618      	mov	r0, r3
 8011bcc:	f7fd fd09 	bl	800f5e2 <unlock_fs>
 8011bd0:	2301      	movs	r3, #1
 8011bd2:	e0d6      	b.n	8011d82 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011bd8:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8011bda:	687b      	ldr	r3, [r7, #4]
 8011bdc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011bde:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8011be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d06c      	beq.n	8011cc0 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8011be6:	e044      	b.n	8011c72 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8011be8:	683a      	ldr	r2, [r7, #0]
 8011bea:	69fb      	ldr	r3, [r7, #28]
 8011bec:	1ad3      	subs	r3, r2, r3
 8011bee:	603b      	str	r3, [r7, #0]
 8011bf0:	687b      	ldr	r3, [r7, #4]
 8011bf2:	699a      	ldr	r2, [r3, #24]
 8011bf4:	69fb      	ldr	r3, [r7, #28]
 8011bf6:	441a      	add	r2, r3
 8011bf8:	687b      	ldr	r3, [r7, #4]
 8011bfa:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	7d1b      	ldrb	r3, [r3, #20]
 8011c00:	f003 0302 	and.w	r3, r3, #2
 8011c04:	2b00      	cmp	r3, #0
 8011c06:	d00b      	beq.n	8011c20 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8011c08:	687b      	ldr	r3, [r7, #4]
 8011c0a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c0c:	4618      	mov	r0, r3
 8011c0e:	f7fe f95f 	bl	800fed0 <create_chain>
 8011c12:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8011c14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c16:	2b00      	cmp	r3, #0
 8011c18:	d108      	bne.n	8011c2c <f_lseek+0x348>
							ofs = 0; break;
 8011c1a:	2300      	movs	r3, #0
 8011c1c:	603b      	str	r3, [r7, #0]
 8011c1e:	e02c      	b.n	8011c7a <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8011c20:	687b      	ldr	r3, [r7, #4]
 8011c22:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c24:	4618      	mov	r0, r3
 8011c26:	f7fd ff62 	bl	800faee <get_fat>
 8011c2a:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8011c2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c32:	d109      	bne.n	8011c48 <f_lseek+0x364>
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	2201      	movs	r2, #1
 8011c38:	755a      	strb	r2, [r3, #21]
 8011c3a:	68bb      	ldr	r3, [r7, #8]
 8011c3c:	2101      	movs	r1, #1
 8011c3e:	4618      	mov	r0, r3
 8011c40:	f7fd fccf 	bl	800f5e2 <unlock_fs>
 8011c44:	2301      	movs	r3, #1
 8011c46:	e09c      	b.n	8011d82 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8011c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c4a:	2b01      	cmp	r3, #1
 8011c4c:	d904      	bls.n	8011c58 <f_lseek+0x374>
 8011c4e:	68bb      	ldr	r3, [r7, #8]
 8011c50:	699b      	ldr	r3, [r3, #24]
 8011c52:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011c54:	429a      	cmp	r2, r3
 8011c56:	d309      	bcc.n	8011c6c <f_lseek+0x388>
 8011c58:	687b      	ldr	r3, [r7, #4]
 8011c5a:	2202      	movs	r2, #2
 8011c5c:	755a      	strb	r2, [r3, #21]
 8011c5e:	68bb      	ldr	r3, [r7, #8]
 8011c60:	2102      	movs	r1, #2
 8011c62:	4618      	mov	r0, r3
 8011c64:	f7fd fcbd 	bl	800f5e2 <unlock_fs>
 8011c68:	2302      	movs	r3, #2
 8011c6a:	e08a      	b.n	8011d82 <f_lseek+0x49e>
					fp->clust = clst;
 8011c6c:	687b      	ldr	r3, [r7, #4]
 8011c6e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8011c70:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8011c72:	683a      	ldr	r2, [r7, #0]
 8011c74:	69fb      	ldr	r3, [r7, #28]
 8011c76:	429a      	cmp	r2, r3
 8011c78:	d8b6      	bhi.n	8011be8 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	699a      	ldr	r2, [r3, #24]
 8011c7e:	683b      	ldr	r3, [r7, #0]
 8011c80:	441a      	add	r2, r3
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8011c86:	683b      	ldr	r3, [r7, #0]
 8011c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d017      	beq.n	8011cc0 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8011c90:	68bb      	ldr	r3, [r7, #8]
 8011c92:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011c94:	4618      	mov	r0, r3
 8011c96:	f7fd ff0b 	bl	800fab0 <clust2sect>
 8011c9a:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8011c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d109      	bne.n	8011cb6 <f_lseek+0x3d2>
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	2202      	movs	r2, #2
 8011ca6:	755a      	strb	r2, [r3, #21]
 8011ca8:	68bb      	ldr	r3, [r7, #8]
 8011caa:	2102      	movs	r1, #2
 8011cac:	4618      	mov	r0, r3
 8011cae:	f7fd fc98 	bl	800f5e2 <unlock_fs>
 8011cb2:	2302      	movs	r3, #2
 8011cb4:	e065      	b.n	8011d82 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8011cb6:	683b      	ldr	r3, [r7, #0]
 8011cb8:	0a5b      	lsrs	r3, r3, #9
 8011cba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cbc:	4413      	add	r3, r2
 8011cbe:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	699a      	ldr	r2, [r3, #24]
 8011cc4:	687b      	ldr	r3, [r7, #4]
 8011cc6:	68db      	ldr	r3, [r3, #12]
 8011cc8:	429a      	cmp	r2, r3
 8011cca:	d90a      	bls.n	8011ce2 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	699a      	ldr	r2, [r3, #24]
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8011cd4:	687b      	ldr	r3, [r7, #4]
 8011cd6:	7d1b      	ldrb	r3, [r3, #20]
 8011cd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cdc:	b2da      	uxtb	r2, r3
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	699b      	ldr	r3, [r3, #24]
 8011ce6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8011cea:	2b00      	cmp	r3, #0
 8011cec:	d040      	beq.n	8011d70 <f_lseek+0x48c>
 8011cee:	687b      	ldr	r3, [r7, #4]
 8011cf0:	6a1b      	ldr	r3, [r3, #32]
 8011cf2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cf4:	429a      	cmp	r2, r3
 8011cf6:	d03b      	beq.n	8011d70 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8011cf8:	687b      	ldr	r3, [r7, #4]
 8011cfa:	7d1b      	ldrb	r3, [r3, #20]
 8011cfc:	b25b      	sxtb	r3, r3
 8011cfe:	2b00      	cmp	r3, #0
 8011d00:	da1d      	bge.n	8011d3e <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8011d02:	68bb      	ldr	r3, [r7, #8]
 8011d04:	7858      	ldrb	r0, [r3, #1]
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d0c:	687b      	ldr	r3, [r7, #4]
 8011d0e:	6a1a      	ldr	r2, [r3, #32]
 8011d10:	2301      	movs	r3, #1
 8011d12:	f7fd fb13 	bl	800f33c <disk_write>
 8011d16:	4603      	mov	r3, r0
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d009      	beq.n	8011d30 <f_lseek+0x44c>
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	2201      	movs	r2, #1
 8011d20:	755a      	strb	r2, [r3, #21]
 8011d22:	68bb      	ldr	r3, [r7, #8]
 8011d24:	2101      	movs	r1, #1
 8011d26:	4618      	mov	r0, r3
 8011d28:	f7fd fc5b 	bl	800f5e2 <unlock_fs>
 8011d2c:	2301      	movs	r3, #1
 8011d2e:	e028      	b.n	8011d82 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 8011d30:	687b      	ldr	r3, [r7, #4]
 8011d32:	7d1b      	ldrb	r3, [r3, #20]
 8011d34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011d38:	b2da      	uxtb	r2, r3
 8011d3a:	687b      	ldr	r3, [r7, #4]
 8011d3c:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8011d3e:	68bb      	ldr	r3, [r7, #8]
 8011d40:	7858      	ldrb	r0, [r3, #1]
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8011d48:	2301      	movs	r3, #1
 8011d4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d4c:	f7fd fad6 	bl	800f2fc <disk_read>
 8011d50:	4603      	mov	r3, r0
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d009      	beq.n	8011d6a <f_lseek+0x486>
 8011d56:	687b      	ldr	r3, [r7, #4]
 8011d58:	2201      	movs	r2, #1
 8011d5a:	755a      	strb	r2, [r3, #21]
 8011d5c:	68bb      	ldr	r3, [r7, #8]
 8011d5e:	2101      	movs	r1, #1
 8011d60:	4618      	mov	r0, r3
 8011d62:	f7fd fc3e 	bl	800f5e2 <unlock_fs>
 8011d66:	2301      	movs	r3, #1
 8011d68:	e00b      	b.n	8011d82 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011d6e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8011d70:	68bb      	ldr	r3, [r7, #8]
 8011d72:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8011d76:	4611      	mov	r1, r2
 8011d78:	4618      	mov	r0, r3
 8011d7a:	f7fd fc32 	bl	800f5e2 <unlock_fs>
 8011d7e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8011d82:	4618      	mov	r0, r3
 8011d84:	3740      	adds	r7, #64	; 0x40
 8011d86:	46bd      	mov	sp, r7
 8011d88:	bd80      	pop	{r7, pc}

08011d8a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8011d8a:	b580      	push	{r7, lr}
 8011d8c:	b086      	sub	sp, #24
 8011d8e:	af00      	add	r7, sp, #0
 8011d90:	6078      	str	r0, [r7, #4]
 8011d92:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	d101      	bne.n	8011d9e <f_opendir+0x14>
 8011d9a:	2309      	movs	r3, #9
 8011d9c:	e06a      	b.n	8011e74 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 8011d9e:	687b      	ldr	r3, [r7, #4]
 8011da0:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8011da2:	f107 010c 	add.w	r1, r7, #12
 8011da6:	463b      	mov	r3, r7
 8011da8:	2200      	movs	r2, #0
 8011daa:	4618      	mov	r0, r3
 8011dac:	f7fe fea8 	bl	8010b00 <find_volume>
 8011db0:	4603      	mov	r3, r0
 8011db2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011db4:	7dfb      	ldrb	r3, [r7, #23]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	d14f      	bne.n	8011e5a <f_opendir+0xd0>
		obj->fs = fs;
 8011dba:	68fa      	ldr	r2, [r7, #12]
 8011dbc:	693b      	ldr	r3, [r7, #16]
 8011dbe:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8011dc0:	683b      	ldr	r3, [r7, #0]
 8011dc2:	4619      	mov	r1, r3
 8011dc4:	6878      	ldr	r0, [r7, #4]
 8011dc6:	f7fe fd8f 	bl	80108e8 <follow_path>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8011dce:	7dfb      	ldrb	r3, [r7, #23]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	d13d      	bne.n	8011e50 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011dda:	b25b      	sxtb	r3, r3
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	db12      	blt.n	8011e06 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8011de0:	693b      	ldr	r3, [r7, #16]
 8011de2:	799b      	ldrb	r3, [r3, #6]
 8011de4:	f003 0310 	and.w	r3, r3, #16
 8011de8:	2b00      	cmp	r3, #0
 8011dea:	d00a      	beq.n	8011e02 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8011dec:	68fa      	ldr	r2, [r7, #12]
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	6a1b      	ldr	r3, [r3, #32]
 8011df2:	4619      	mov	r1, r3
 8011df4:	4610      	mov	r0, r2
 8011df6:	f7fe fabe 	bl	8010376 <ld_clust>
 8011dfa:	4602      	mov	r2, r0
 8011dfc:	693b      	ldr	r3, [r7, #16]
 8011dfe:	609a      	str	r2, [r3, #8]
 8011e00:	e001      	b.n	8011e06 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8011e02:	2305      	movs	r3, #5
 8011e04:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8011e06:	7dfb      	ldrb	r3, [r7, #23]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d121      	bne.n	8011e50 <f_opendir+0xc6>
				obj->id = fs->id;
 8011e0c:	68fb      	ldr	r3, [r7, #12]
 8011e0e:	88da      	ldrh	r2, [r3, #6]
 8011e10:	693b      	ldr	r3, [r7, #16]
 8011e12:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8011e14:	2100      	movs	r1, #0
 8011e16:	6878      	ldr	r0, [r7, #4]
 8011e18:	f7fe f926 	bl	8010068 <dir_sdi>
 8011e1c:	4603      	mov	r3, r0
 8011e1e:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8011e20:	7dfb      	ldrb	r3, [r7, #23]
 8011e22:	2b00      	cmp	r3, #0
 8011e24:	d114      	bne.n	8011e50 <f_opendir+0xc6>
					if (obj->sclust) {
 8011e26:	693b      	ldr	r3, [r7, #16]
 8011e28:	689b      	ldr	r3, [r3, #8]
 8011e2a:	2b00      	cmp	r3, #0
 8011e2c:	d00d      	beq.n	8011e4a <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8011e2e:	2100      	movs	r1, #0
 8011e30:	6878      	ldr	r0, [r7, #4]
 8011e32:	f7fd fc6f 	bl	800f714 <inc_lock>
 8011e36:	4602      	mov	r2, r0
 8011e38:	693b      	ldr	r3, [r7, #16]
 8011e3a:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8011e3c:	693b      	ldr	r3, [r7, #16]
 8011e3e:	691b      	ldr	r3, [r3, #16]
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d105      	bne.n	8011e50 <f_opendir+0xc6>
 8011e44:	2312      	movs	r3, #18
 8011e46:	75fb      	strb	r3, [r7, #23]
 8011e48:	e002      	b.n	8011e50 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8011e4a:	693b      	ldr	r3, [r7, #16]
 8011e4c:	2200      	movs	r2, #0
 8011e4e:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8011e50:	7dfb      	ldrb	r3, [r7, #23]
 8011e52:	2b04      	cmp	r3, #4
 8011e54:	d101      	bne.n	8011e5a <f_opendir+0xd0>
 8011e56:	2305      	movs	r3, #5
 8011e58:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8011e5a:	7dfb      	ldrb	r3, [r7, #23]
 8011e5c:	2b00      	cmp	r3, #0
 8011e5e:	d002      	beq.n	8011e66 <f_opendir+0xdc>
 8011e60:	693b      	ldr	r3, [r7, #16]
 8011e62:	2200      	movs	r2, #0
 8011e64:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	7dfa      	ldrb	r2, [r7, #23]
 8011e6a:	4611      	mov	r1, r2
 8011e6c:	4618      	mov	r0, r3
 8011e6e:	f7fd fbb8 	bl	800f5e2 <unlock_fs>
 8011e72:	7dfb      	ldrb	r3, [r7, #23]
}
 8011e74:	4618      	mov	r0, r3
 8011e76:	3718      	adds	r7, #24
 8011e78:	46bd      	mov	sp, r7
 8011e7a:	bd80      	pop	{r7, pc}

08011e7c <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8011e7c:	b580      	push	{r7, lr}
 8011e7e:	b084      	sub	sp, #16
 8011e80:	af00      	add	r7, sp, #0
 8011e82:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	f107 0208 	add.w	r2, r7, #8
 8011e8a:	4611      	mov	r1, r2
 8011e8c:	4618      	mov	r0, r3
 8011e8e:	f7ff f88b 	bl	8010fa8 <validate>
 8011e92:	4603      	mov	r3, r0
 8011e94:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011e96:	7bfb      	ldrb	r3, [r7, #15]
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d115      	bne.n	8011ec8 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8011e9c:	687b      	ldr	r3, [r7, #4]
 8011e9e:	691b      	ldr	r3, [r3, #16]
 8011ea0:	2b00      	cmp	r3, #0
 8011ea2:	d006      	beq.n	8011eb2 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	691b      	ldr	r3, [r3, #16]
 8011ea8:	4618      	mov	r0, r3
 8011eaa:	f7fd fcc1 	bl	800f830 <dec_lock>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8011eb2:	7bfb      	ldrb	r3, [r7, #15]
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	d102      	bne.n	8011ebe <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8011ebe:	68bb      	ldr	r3, [r7, #8]
 8011ec0:	2100      	movs	r1, #0
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	f7fd fb8d 	bl	800f5e2 <unlock_fs>
#endif
	}
	return res;
 8011ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8011eca:	4618      	mov	r0, r3
 8011ecc:	3710      	adds	r7, #16
 8011ece:	46bd      	mov	sp, r7
 8011ed0:	bd80      	pop	{r7, pc}

08011ed2 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8011ed2:	b580      	push	{r7, lr}
 8011ed4:	b084      	sub	sp, #16
 8011ed6:	af00      	add	r7, sp, #0
 8011ed8:	6078      	str	r0, [r7, #4]
 8011eda:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	f107 0208 	add.w	r2, r7, #8
 8011ee2:	4611      	mov	r1, r2
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	f7ff f85f 	bl	8010fa8 <validate>
 8011eea:	4603      	mov	r3, r0
 8011eec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8011eee:	7bfb      	ldrb	r3, [r7, #15]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d126      	bne.n	8011f42 <f_readdir+0x70>
		if (!fno) {
 8011ef4:	683b      	ldr	r3, [r7, #0]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d106      	bne.n	8011f08 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8011efa:	2100      	movs	r1, #0
 8011efc:	6878      	ldr	r0, [r7, #4]
 8011efe:	f7fe f8b3 	bl	8010068 <dir_sdi>
 8011f02:	4603      	mov	r3, r0
 8011f04:	73fb      	strb	r3, [r7, #15]
 8011f06:	e01c      	b.n	8011f42 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8011f08:	2100      	movs	r1, #0
 8011f0a:	6878      	ldr	r0, [r7, #4]
 8011f0c:	f7fe fa72 	bl	80103f4 <dir_read>
 8011f10:	4603      	mov	r3, r0
 8011f12:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8011f14:	7bfb      	ldrb	r3, [r7, #15]
 8011f16:	2b04      	cmp	r3, #4
 8011f18:	d101      	bne.n	8011f1e <f_readdir+0x4c>
 8011f1a:	2300      	movs	r3, #0
 8011f1c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8011f1e:	7bfb      	ldrb	r3, [r7, #15]
 8011f20:	2b00      	cmp	r3, #0
 8011f22:	d10e      	bne.n	8011f42 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8011f24:	6839      	ldr	r1, [r7, #0]
 8011f26:	6878      	ldr	r0, [r7, #4]
 8011f28:	f7fe fb48 	bl	80105bc <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8011f2c:	2100      	movs	r1, #0
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f7fe f915 	bl	801015e <dir_next>
 8011f34:	4603      	mov	r3, r0
 8011f36:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8011f38:	7bfb      	ldrb	r3, [r7, #15]
 8011f3a:	2b04      	cmp	r3, #4
 8011f3c:	d101      	bne.n	8011f42 <f_readdir+0x70>
 8011f3e:	2300      	movs	r3, #0
 8011f40:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8011f42:	68bb      	ldr	r3, [r7, #8]
 8011f44:	7bfa      	ldrb	r2, [r7, #15]
 8011f46:	4611      	mov	r1, r2
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f7fd fb4a 	bl	800f5e2 <unlock_fs>
 8011f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f50:	4618      	mov	r0, r3
 8011f52:	3710      	adds	r7, #16
 8011f54:	46bd      	mov	sp, r7
 8011f56:	bd80      	pop	{r7, pc}

08011f58 <f_findnext>:

FRESULT f_findnext (
	DIR* dp,		/* Pointer to the open directory object */
	FILINFO* fno	/* Pointer to the file information structure */
)
{
 8011f58:	b580      	push	{r7, lr}
 8011f5a:	b084      	sub	sp, #16
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
 8011f60:	6039      	str	r1, [r7, #0]
	FRESULT res;


	for (;;) {
		res = f_readdir(dp, fno);		/* Get a directory item */
 8011f62:	6839      	ldr	r1, [r7, #0]
 8011f64:	6878      	ldr	r0, [r7, #4]
 8011f66:	f7ff ffb4 	bl	8011ed2 <f_readdir>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK || !fno || !fno->fname[0]) break;	/* Terminate if any error or end of directory */
 8011f6e:	7bfb      	ldrb	r3, [r7, #15]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d114      	bne.n	8011f9e <f_findnext+0x46>
 8011f74:	683b      	ldr	r3, [r7, #0]
 8011f76:	2b00      	cmp	r3, #0
 8011f78:	d011      	beq.n	8011f9e <f_findnext+0x46>
 8011f7a:	683b      	ldr	r3, [r7, #0]
 8011f7c:	7a5b      	ldrb	r3, [r3, #9]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d00d      	beq.n	8011f9e <f_findnext+0x46>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8011f86:	683b      	ldr	r3, [r7, #0]
 8011f88:	f103 0109 	add.w	r1, r3, #9
 8011f8c:	2300      	movs	r3, #0
 8011f8e:	2200      	movs	r2, #0
 8011f90:	f7fe fb9a 	bl	80106c8 <pattern_matching>
 8011f94:	4603      	mov	r3, r0
 8011f96:	2b00      	cmp	r3, #0
 8011f98:	d100      	bne.n	8011f9c <f_findnext+0x44>
		res = f_readdir(dp, fno);		/* Get a directory item */
 8011f9a:	e7e2      	b.n	8011f62 <f_findnext+0xa>
		if (pattern_matching(dp->pat, fno->fname, 0, 0)) break;		/* Test for the file name */
 8011f9c:	bf00      	nop
#if _USE_LFN != 0 && _USE_FIND == 2
		if (pattern_matching(dp->pat, fno->altname, 0, 0)) break;	/* Test for alternative name if exist */
#endif
	}
	return res;
 8011f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011fa0:	4618      	mov	r0, r3
 8011fa2:	3710      	adds	r7, #16
 8011fa4:	46bd      	mov	sp, r7
 8011fa6:	bd80      	pop	{r7, pc}

08011fa8 <f_findfirst>:
	DIR* dp,				/* Pointer to the blank directory object */
	FILINFO* fno,			/* Pointer to the file information structure */
	const TCHAR* path,		/* Pointer to the directory to open */
	const TCHAR* pattern	/* Pointer to the matching pattern */
)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b086      	sub	sp, #24
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	60f8      	str	r0, [r7, #12]
 8011fb0:	60b9      	str	r1, [r7, #8]
 8011fb2:	607a      	str	r2, [r7, #4]
 8011fb4:	603b      	str	r3, [r7, #0]
	FRESULT res;


	dp->pat = pattern;		/* Save pointer to pattern string */
 8011fb6:	68fb      	ldr	r3, [r7, #12]
 8011fb8:	683a      	ldr	r2, [r7, #0]
 8011fba:	631a      	str	r2, [r3, #48]	; 0x30
	res = f_opendir(dp, path);		/* Open the target directory */
 8011fbc:	6879      	ldr	r1, [r7, #4]
 8011fbe:	68f8      	ldr	r0, [r7, #12]
 8011fc0:	f7ff fee3 	bl	8011d8a <f_opendir>
 8011fc4:	4603      	mov	r3, r0
 8011fc6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011fc8:	7dfb      	ldrb	r3, [r7, #23]
 8011fca:	2b00      	cmp	r3, #0
 8011fcc:	d105      	bne.n	8011fda <f_findfirst+0x32>
		res = f_findnext(dp, fno);	/* Find the first item */
 8011fce:	68b9      	ldr	r1, [r7, #8]
 8011fd0:	68f8      	ldr	r0, [r7, #12]
 8011fd2:	f7ff ffc1 	bl	8011f58 <f_findnext>
 8011fd6:	4603      	mov	r3, r0
 8011fd8:	75fb      	strb	r3, [r7, #23]
	}
	return res;
 8011fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8011fdc:	4618      	mov	r0, r3
 8011fde:	3718      	adds	r7, #24
 8011fe0:	46bd      	mov	sp, r7
 8011fe2:	bd80      	pop	{r7, pc}

08011fe4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011fe4:	b480      	push	{r7}
 8011fe6:	b087      	sub	sp, #28
 8011fe8:	af00      	add	r7, sp, #0
 8011fea:	60f8      	str	r0, [r7, #12]
 8011fec:	60b9      	str	r1, [r7, #8]
 8011fee:	4613      	mov	r3, r2
 8011ff0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011ff2:	2301      	movs	r3, #1
 8011ff4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011ff6:	2300      	movs	r3, #0
 8011ff8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8011ffa:	4b1f      	ldr	r3, [pc, #124]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 8011ffc:	7a5b      	ldrb	r3, [r3, #9]
 8011ffe:	b2db      	uxtb	r3, r3
 8012000:	2b00      	cmp	r3, #0
 8012002:	d131      	bne.n	8012068 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8012004:	4b1c      	ldr	r3, [pc, #112]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 8012006:	7a5b      	ldrb	r3, [r3, #9]
 8012008:	b2db      	uxtb	r3, r3
 801200a:	461a      	mov	r2, r3
 801200c:	4b1a      	ldr	r3, [pc, #104]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 801200e:	2100      	movs	r1, #0
 8012010:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8012012:	4b19      	ldr	r3, [pc, #100]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 8012014:	7a5b      	ldrb	r3, [r3, #9]
 8012016:	b2db      	uxtb	r3, r3
 8012018:	4a17      	ldr	r2, [pc, #92]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 801201a:	009b      	lsls	r3, r3, #2
 801201c:	4413      	add	r3, r2
 801201e:	68fa      	ldr	r2, [r7, #12]
 8012020:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8012022:	4b15      	ldr	r3, [pc, #84]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 8012024:	7a5b      	ldrb	r3, [r3, #9]
 8012026:	b2db      	uxtb	r3, r3
 8012028:	461a      	mov	r2, r3
 801202a:	4b13      	ldr	r3, [pc, #76]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 801202c:	4413      	add	r3, r2
 801202e:	79fa      	ldrb	r2, [r7, #7]
 8012030:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8012032:	4b11      	ldr	r3, [pc, #68]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 8012034:	7a5b      	ldrb	r3, [r3, #9]
 8012036:	b2db      	uxtb	r3, r3
 8012038:	1c5a      	adds	r2, r3, #1
 801203a:	b2d1      	uxtb	r1, r2
 801203c:	4a0e      	ldr	r2, [pc, #56]	; (8012078 <FATFS_LinkDriverEx+0x94>)
 801203e:	7251      	strb	r1, [r2, #9]
 8012040:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8012042:	7dbb      	ldrb	r3, [r7, #22]
 8012044:	3330      	adds	r3, #48	; 0x30
 8012046:	b2da      	uxtb	r2, r3
 8012048:	68bb      	ldr	r3, [r7, #8]
 801204a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	3301      	adds	r3, #1
 8012050:	223a      	movs	r2, #58	; 0x3a
 8012052:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8012054:	68bb      	ldr	r3, [r7, #8]
 8012056:	3302      	adds	r3, #2
 8012058:	222f      	movs	r2, #47	; 0x2f
 801205a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 801205c:	68bb      	ldr	r3, [r7, #8]
 801205e:	3303      	adds	r3, #3
 8012060:	2200      	movs	r2, #0
 8012062:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8012064:	2300      	movs	r3, #0
 8012066:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8012068:	7dfb      	ldrb	r3, [r7, #23]
}
 801206a:	4618      	mov	r0, r3
 801206c:	371c      	adds	r7, #28
 801206e:	46bd      	mov	sp, r7
 8012070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012074:	4770      	bx	lr
 8012076:	bf00      	nop
 8012078:	2000035c 	.word	0x2000035c

0801207c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801207c:	b580      	push	{r7, lr}
 801207e:	b082      	sub	sp, #8
 8012080:	af00      	add	r7, sp, #0
 8012082:	6078      	str	r0, [r7, #4]
 8012084:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8012086:	2200      	movs	r2, #0
 8012088:	6839      	ldr	r1, [r7, #0]
 801208a:	6878      	ldr	r0, [r7, #4]
 801208c:	f7ff ffaa 	bl	8011fe4 <FATFS_LinkDriverEx>
 8012090:	4603      	mov	r3, r0
}
 8012092:	4618      	mov	r0, r3
 8012094:	3708      	adds	r7, #8
 8012096:	46bd      	mov	sp, r7
 8012098:	bd80      	pop	{r7, pc}

0801209a <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 801209a:	b580      	push	{r7, lr}
 801209c:	b084      	sub	sp, #16
 801209e:	af00      	add	r7, sp, #0
 80120a0:	4603      	mov	r3, r0
 80120a2:	6039      	str	r1, [r7, #0]
 80120a4:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80120a6:	2200      	movs	r2, #0
 80120a8:	2101      	movs	r1, #1
 80120aa:	2001      	movs	r0, #1
 80120ac:	f000 fb8e 	bl	80127cc <osSemaphoreNew>
 80120b0:	4602      	mov	r2, r0
 80120b2:	683b      	ldr	r3, [r7, #0]
 80120b4:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80120b6:	683b      	ldr	r3, [r7, #0]
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	bf14      	ite	ne
 80120be:	2301      	movne	r3, #1
 80120c0:	2300      	moveq	r3, #0
 80120c2:	b2db      	uxtb	r3, r3
 80120c4:	60fb      	str	r3, [r7, #12]

    return ret;
 80120c6:	68fb      	ldr	r3, [r7, #12]
}
 80120c8:	4618      	mov	r0, r3
 80120ca:	3710      	adds	r7, #16
 80120cc:	46bd      	mov	sp, r7
 80120ce:	bd80      	pop	{r7, pc}

080120d0 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80120d0:	b580      	push	{r7, lr}
 80120d2:	b082      	sub	sp, #8
 80120d4:	af00      	add	r7, sp, #0
 80120d6:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 80120d8:	6878      	ldr	r0, [r7, #4]
 80120da:	f000 fcd3 	bl	8012a84 <osSemaphoreDelete>
#endif
    return 1;
 80120de:	2301      	movs	r3, #1
}
 80120e0:	4618      	mov	r0, r3
 80120e2:	3708      	adds	r7, #8
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}

080120e8 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 80120e8:	b580      	push	{r7, lr}
 80120ea:	b084      	sub	sp, #16
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	6078      	str	r0, [r7, #4]
  int ret = 0;
 80120f0:	2300      	movs	r3, #0
 80120f2:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 80120f4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80120f8:	6878      	ldr	r0, [r7, #4]
 80120fa:	f000 fc05 	bl	8012908 <osSemaphoreAcquire>
 80120fe:	4603      	mov	r3, r0
 8012100:	2b00      	cmp	r3, #0
 8012102:	d101      	bne.n	8012108 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8012104:	2301      	movs	r3, #1
 8012106:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8012108:	68fb      	ldr	r3, [r7, #12]
}
 801210a:	4618      	mov	r0, r3
 801210c:	3710      	adds	r7, #16
 801210e:	46bd      	mov	sp, r7
 8012110:	bd80      	pop	{r7, pc}

08012112 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8012112:	b580      	push	{r7, lr}
 8012114:	b082      	sub	sp, #8
 8012116:	af00      	add	r7, sp, #0
 8012118:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f000 fc5a 	bl	80129d4 <osSemaphoreRelease>
#endif
}
 8012120:	bf00      	nop
 8012122:	3708      	adds	r7, #8
 8012124:	46bd      	mov	sp, r7
 8012126:	bd80      	pop	{r7, pc}

08012128 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8012128:	b480      	push	{r7}
 801212a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 801212c:	bf00      	nop
 801212e:	46bd      	mov	sp, r7
 8012130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012134:	4770      	bx	lr
	...

08012138 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8012138:	b480      	push	{r7}
 801213a:	b085      	sub	sp, #20
 801213c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801213e:	f3ef 8305 	mrs	r3, IPSR
 8012142:	60bb      	str	r3, [r7, #8]
  return(result);
 8012144:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012146:	2b00      	cmp	r3, #0
 8012148:	d10f      	bne.n	801216a <osKernelInitialize+0x32>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801214a:	f3ef 8310 	mrs	r3, PRIMASK
 801214e:	607b      	str	r3, [r7, #4]
  return(result);
 8012150:	687b      	ldr	r3, [r7, #4]
 8012152:	2b00      	cmp	r3, #0
 8012154:	d105      	bne.n	8012162 <osKernelInitialize+0x2a>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012156:	f3ef 8311 	mrs	r3, BASEPRI
 801215a:	603b      	str	r3, [r7, #0]
  return(result);
 801215c:	683b      	ldr	r3, [r7, #0]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d007      	beq.n	8012172 <osKernelInitialize+0x3a>
 8012162:	4b0e      	ldr	r3, [pc, #56]	; (801219c <osKernelInitialize+0x64>)
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	2b02      	cmp	r3, #2
 8012168:	d103      	bne.n	8012172 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 801216a:	f06f 0305 	mvn.w	r3, #5
 801216e:	60fb      	str	r3, [r7, #12]
 8012170:	e00c      	b.n	801218c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8012172:	4b0a      	ldr	r3, [pc, #40]	; (801219c <osKernelInitialize+0x64>)
 8012174:	681b      	ldr	r3, [r3, #0]
 8012176:	2b00      	cmp	r3, #0
 8012178:	d105      	bne.n	8012186 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 801217a:	4b08      	ldr	r3, [pc, #32]	; (801219c <osKernelInitialize+0x64>)
 801217c:	2201      	movs	r2, #1
 801217e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8012180:	2300      	movs	r3, #0
 8012182:	60fb      	str	r3, [r7, #12]
 8012184:	e002      	b.n	801218c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8012186:	f04f 33ff 	mov.w	r3, #4294967295
 801218a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 801218c:	68fb      	ldr	r3, [r7, #12]
}
 801218e:	4618      	mov	r0, r3
 8012190:	3714      	adds	r7, #20
 8012192:	46bd      	mov	sp, r7
 8012194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012198:	4770      	bx	lr
 801219a:	bf00      	nop
 801219c:	20000368 	.word	0x20000368

080121a0 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 80121a0:	b580      	push	{r7, lr}
 80121a2:	b082      	sub	sp, #8
 80121a4:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 80121a6:	f002 fec5 	bl	8014f34 <xTaskGetSchedulerState>
 80121aa:	4603      	mov	r3, r0
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d004      	beq.n	80121ba <osKernelGetState+0x1a>
 80121b0:	2b02      	cmp	r3, #2
 80121b2:	d105      	bne.n	80121c0 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 80121b4:	2302      	movs	r3, #2
 80121b6:	607b      	str	r3, [r7, #4]
      break;
 80121b8:	e00c      	b.n	80121d4 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 80121ba:	2303      	movs	r3, #3
 80121bc:	607b      	str	r3, [r7, #4]
      break;
 80121be:	e009      	b.n	80121d4 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 80121c0:	4b07      	ldr	r3, [pc, #28]	; (80121e0 <osKernelGetState+0x40>)
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	2b01      	cmp	r3, #1
 80121c6:	d102      	bne.n	80121ce <osKernelGetState+0x2e>
        state = osKernelReady;
 80121c8:	2301      	movs	r3, #1
 80121ca:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 80121cc:	e001      	b.n	80121d2 <osKernelGetState+0x32>
        state = osKernelInactive;
 80121ce:	2300      	movs	r3, #0
 80121d0:	607b      	str	r3, [r7, #4]
      break;
 80121d2:	bf00      	nop
  }

  return (state);
 80121d4:	687b      	ldr	r3, [r7, #4]
}
 80121d6:	4618      	mov	r0, r3
 80121d8:	3708      	adds	r7, #8
 80121da:	46bd      	mov	sp, r7
 80121dc:	bd80      	pop	{r7, pc}
 80121de:	bf00      	nop
 80121e0:	20000368 	.word	0x20000368

080121e4 <osKernelStart>:

osStatus_t osKernelStart (void) {
 80121e4:	b580      	push	{r7, lr}
 80121e6:	b084      	sub	sp, #16
 80121e8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80121ea:	f3ef 8305 	mrs	r3, IPSR
 80121ee:	60bb      	str	r3, [r7, #8]
  return(result);
 80121f0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d10f      	bne.n	8012216 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80121f6:	f3ef 8310 	mrs	r3, PRIMASK
 80121fa:	607b      	str	r3, [r7, #4]
  return(result);
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d105      	bne.n	801220e <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012202:	f3ef 8311 	mrs	r3, BASEPRI
 8012206:	603b      	str	r3, [r7, #0]
  return(result);
 8012208:	683b      	ldr	r3, [r7, #0]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d007      	beq.n	801221e <osKernelStart+0x3a>
 801220e:	4b0f      	ldr	r3, [pc, #60]	; (801224c <osKernelStart+0x68>)
 8012210:	681b      	ldr	r3, [r3, #0]
 8012212:	2b02      	cmp	r3, #2
 8012214:	d103      	bne.n	801221e <osKernelStart+0x3a>
    stat = osErrorISR;
 8012216:	f06f 0305 	mvn.w	r3, #5
 801221a:	60fb      	str	r3, [r7, #12]
 801221c:	e010      	b.n	8012240 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 801221e:	4b0b      	ldr	r3, [pc, #44]	; (801224c <osKernelStart+0x68>)
 8012220:	681b      	ldr	r3, [r3, #0]
 8012222:	2b01      	cmp	r3, #1
 8012224:	d109      	bne.n	801223a <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8012226:	f7ff ff7f 	bl	8012128 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801222a:	4b08      	ldr	r3, [pc, #32]	; (801224c <osKernelStart+0x68>)
 801222c:	2202      	movs	r2, #2
 801222e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8012230:	f002 fa12 	bl	8014658 <vTaskStartScheduler>
      stat = osOK;
 8012234:	2300      	movs	r3, #0
 8012236:	60fb      	str	r3, [r7, #12]
 8012238:	e002      	b.n	8012240 <osKernelStart+0x5c>
    } else {
      stat = osError;
 801223a:	f04f 33ff 	mov.w	r3, #4294967295
 801223e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8012240:	68fb      	ldr	r3, [r7, #12]
}
 8012242:	4618      	mov	r0, r3
 8012244:	3710      	adds	r7, #16
 8012246:	46bd      	mov	sp, r7
 8012248:	bd80      	pop	{r7, pc}
 801224a:	bf00      	nop
 801224c:	20000368 	.word	0x20000368

08012250 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8012250:	b580      	push	{r7, lr}
 8012252:	b084      	sub	sp, #16
 8012254:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012256:	f3ef 8305 	mrs	r3, IPSR
 801225a:	60bb      	str	r3, [r7, #8]
  return(result);
 801225c:	68bb      	ldr	r3, [r7, #8]
  TickType_t ticks;

  if (IS_IRQ()) {
 801225e:	2b00      	cmp	r3, #0
 8012260:	d10f      	bne.n	8012282 <osKernelGetTickCount+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012262:	f3ef 8310 	mrs	r3, PRIMASK
 8012266:	607b      	str	r3, [r7, #4]
  return(result);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	2b00      	cmp	r3, #0
 801226c:	d105      	bne.n	801227a <osKernelGetTickCount+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801226e:	f3ef 8311 	mrs	r3, BASEPRI
 8012272:	603b      	str	r3, [r7, #0]
  return(result);
 8012274:	683b      	ldr	r3, [r7, #0]
 8012276:	2b00      	cmp	r3, #0
 8012278:	d007      	beq.n	801228a <osKernelGetTickCount+0x3a>
 801227a:	4b08      	ldr	r3, [pc, #32]	; (801229c <osKernelGetTickCount+0x4c>)
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	2b02      	cmp	r3, #2
 8012280:	d103      	bne.n	801228a <osKernelGetTickCount+0x3a>
    ticks = xTaskGetTickCountFromISR();
 8012282:	f002 fb0d 	bl	80148a0 <xTaskGetTickCountFromISR>
 8012286:	60f8      	str	r0, [r7, #12]
 8012288:	e002      	b.n	8012290 <osKernelGetTickCount+0x40>
  } else {
    ticks = xTaskGetTickCount();
 801228a:	f002 faf9 	bl	8014880 <xTaskGetTickCount>
 801228e:	60f8      	str	r0, [r7, #12]
  }

  return (ticks);
 8012290:	68fb      	ldr	r3, [r7, #12]
}
 8012292:	4618      	mov	r0, r3
 8012294:	3710      	adds	r7, #16
 8012296:	46bd      	mov	sp, r7
 8012298:	bd80      	pop	{r7, pc}
 801229a:	bf00      	nop
 801229c:	20000368 	.word	0x20000368

080122a0 <osKernelGetTickFreq>:

uint32_t osKernelGetTickFreq (void) {
 80122a0:	b480      	push	{r7}
 80122a2:	af00      	add	r7, sp, #0
  return (configTICK_RATE_HZ);
 80122a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
}
 80122a8:	4618      	mov	r0, r3
 80122aa:	46bd      	mov	sp, r7
 80122ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122b0:	4770      	bx	lr
	...

080122b4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80122b4:	b580      	push	{r7, lr}
 80122b6:	b090      	sub	sp, #64	; 0x40
 80122b8:	af04      	add	r7, sp, #16
 80122ba:	60f8      	str	r0, [r7, #12]
 80122bc:	60b9      	str	r1, [r7, #8]
 80122be:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80122c0:	2300      	movs	r3, #0
 80122c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80122c4:	f3ef 8305 	mrs	r3, IPSR
 80122c8:	61fb      	str	r3, [r7, #28]
  return(result);
 80122ca:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	f040 808f 	bne.w	80123f0 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80122d2:	f3ef 8310 	mrs	r3, PRIMASK
 80122d6:	61bb      	str	r3, [r7, #24]
  return(result);
 80122d8:	69bb      	ldr	r3, [r7, #24]
 80122da:	2b00      	cmp	r3, #0
 80122dc:	d105      	bne.n	80122ea <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80122de:	f3ef 8311 	mrs	r3, BASEPRI
 80122e2:	617b      	str	r3, [r7, #20]
  return(result);
 80122e4:	697b      	ldr	r3, [r7, #20]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d003      	beq.n	80122f2 <osThreadNew+0x3e>
 80122ea:	4b44      	ldr	r3, [pc, #272]	; (80123fc <osThreadNew+0x148>)
 80122ec:	681b      	ldr	r3, [r3, #0]
 80122ee:	2b02      	cmp	r3, #2
 80122f0:	d07e      	beq.n	80123f0 <osThreadNew+0x13c>
 80122f2:	68fb      	ldr	r3, [r7, #12]
 80122f4:	2b00      	cmp	r3, #0
 80122f6:	d07b      	beq.n	80123f0 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 80122f8:	2380      	movs	r3, #128	; 0x80
 80122fa:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 80122fc:	2318      	movs	r3, #24
 80122fe:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 8012300:	2300      	movs	r3, #0
 8012302:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8012304:	f04f 33ff 	mov.w	r3, #4294967295
 8012308:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d045      	beq.n	801239c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8012310:	687b      	ldr	r3, [r7, #4]
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	2b00      	cmp	r3, #0
 8012316:	d002      	beq.n	801231e <osThreadNew+0x6a>
        name = attr->name;
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	681b      	ldr	r3, [r3, #0]
 801231c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 801231e:	687b      	ldr	r3, [r7, #4]
 8012320:	699b      	ldr	r3, [r3, #24]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d002      	beq.n	801232c <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	699b      	ldr	r3, [r3, #24]
 801232a:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 801232c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801232e:	2b00      	cmp	r3, #0
 8012330:	d008      	beq.n	8012344 <osThreadNew+0x90>
 8012332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012334:	2b38      	cmp	r3, #56	; 0x38
 8012336:	d805      	bhi.n	8012344 <osThreadNew+0x90>
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	685b      	ldr	r3, [r3, #4]
 801233c:	f003 0301 	and.w	r3, r3, #1
 8012340:	2b00      	cmp	r3, #0
 8012342:	d001      	beq.n	8012348 <osThreadNew+0x94>
        return (NULL);
 8012344:	2300      	movs	r3, #0
 8012346:	e054      	b.n	80123f2 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	695b      	ldr	r3, [r3, #20]
 801234c:	2b00      	cmp	r3, #0
 801234e:	d003      	beq.n	8012358 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	695b      	ldr	r3, [r3, #20]
 8012354:	089b      	lsrs	r3, r3, #2
 8012356:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	689b      	ldr	r3, [r3, #8]
 801235c:	2b00      	cmp	r3, #0
 801235e:	d00e      	beq.n	801237e <osThreadNew+0xca>
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	68db      	ldr	r3, [r3, #12]
 8012364:	2b5b      	cmp	r3, #91	; 0x5b
 8012366:	d90a      	bls.n	801237e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801236c:	2b00      	cmp	r3, #0
 801236e:	d006      	beq.n	801237e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	695b      	ldr	r3, [r3, #20]
 8012374:	2b00      	cmp	r3, #0
 8012376:	d002      	beq.n	801237e <osThreadNew+0xca>
        mem = 1;
 8012378:	2301      	movs	r3, #1
 801237a:	623b      	str	r3, [r7, #32]
 801237c:	e010      	b.n	80123a0 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801237e:	687b      	ldr	r3, [r7, #4]
 8012380:	689b      	ldr	r3, [r3, #8]
 8012382:	2b00      	cmp	r3, #0
 8012384:	d10c      	bne.n	80123a0 <osThreadNew+0xec>
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	68db      	ldr	r3, [r3, #12]
 801238a:	2b00      	cmp	r3, #0
 801238c:	d108      	bne.n	80123a0 <osThreadNew+0xec>
 801238e:	687b      	ldr	r3, [r7, #4]
 8012390:	691b      	ldr	r3, [r3, #16]
 8012392:	2b00      	cmp	r3, #0
 8012394:	d104      	bne.n	80123a0 <osThreadNew+0xec>
          mem = 0;
 8012396:	2300      	movs	r3, #0
 8012398:	623b      	str	r3, [r7, #32]
 801239a:	e001      	b.n	80123a0 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 801239c:	2300      	movs	r3, #0
 801239e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80123a0:	6a3b      	ldr	r3, [r7, #32]
 80123a2:	2b01      	cmp	r3, #1
 80123a4:	d110      	bne.n	80123c8 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80123a6:	687b      	ldr	r3, [r7, #4]
 80123a8:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80123aa:	687a      	ldr	r2, [r7, #4]
 80123ac:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80123ae:	9202      	str	r2, [sp, #8]
 80123b0:	9301      	str	r3, [sp, #4]
 80123b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123b4:	9300      	str	r3, [sp, #0]
 80123b6:	68bb      	ldr	r3, [r7, #8]
 80123b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80123ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80123bc:	68f8      	ldr	r0, [r7, #12]
 80123be:	f001 feef 	bl	80141a0 <xTaskCreateStatic>
 80123c2:	4603      	mov	r3, r0
 80123c4:	613b      	str	r3, [r7, #16]
 80123c6:	e013      	b.n	80123f0 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80123c8:	6a3b      	ldr	r3, [r7, #32]
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d110      	bne.n	80123f0 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80123ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123d0:	b29a      	uxth	r2, r3
 80123d2:	f107 0310 	add.w	r3, r7, #16
 80123d6:	9301      	str	r3, [sp, #4]
 80123d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80123da:	9300      	str	r3, [sp, #0]
 80123dc:	68bb      	ldr	r3, [r7, #8]
 80123de:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80123e0:	68f8      	ldr	r0, [r7, #12]
 80123e2:	f001 ff3d 	bl	8014260 <xTaskCreate>
 80123e6:	4603      	mov	r3, r0
 80123e8:	2b01      	cmp	r3, #1
 80123ea:	d001      	beq.n	80123f0 <osThreadNew+0x13c>
          hTask = NULL;
 80123ec:	2300      	movs	r3, #0
 80123ee:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80123f0:	693b      	ldr	r3, [r7, #16]
}
 80123f2:	4618      	mov	r0, r3
 80123f4:	3730      	adds	r7, #48	; 0x30
 80123f6:	46bd      	mov	sp, r7
 80123f8:	bd80      	pop	{r7, pc}
 80123fa:	bf00      	nop
 80123fc:	20000368 	.word	0x20000368

08012400 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8012400:	b580      	push	{r7, lr}
 8012402:	b086      	sub	sp, #24
 8012404:	af00      	add	r7, sp, #0
 8012406:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012408:	f3ef 8305 	mrs	r3, IPSR
 801240c:	613b      	str	r3, [r7, #16]
  return(result);
 801240e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8012410:	2b00      	cmp	r3, #0
 8012412:	d10f      	bne.n	8012434 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012414:	f3ef 8310 	mrs	r3, PRIMASK
 8012418:	60fb      	str	r3, [r7, #12]
  return(result);
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d105      	bne.n	801242c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012420:	f3ef 8311 	mrs	r3, BASEPRI
 8012424:	60bb      	str	r3, [r7, #8]
  return(result);
 8012426:	68bb      	ldr	r3, [r7, #8]
 8012428:	2b00      	cmp	r3, #0
 801242a:	d007      	beq.n	801243c <osDelay+0x3c>
 801242c:	4b0a      	ldr	r3, [pc, #40]	; (8012458 <osDelay+0x58>)
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	2b02      	cmp	r3, #2
 8012432:	d103      	bne.n	801243c <osDelay+0x3c>
    stat = osErrorISR;
 8012434:	f06f 0305 	mvn.w	r3, #5
 8012438:	617b      	str	r3, [r7, #20]
 801243a:	e007      	b.n	801244c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 801243c:	2300      	movs	r3, #0
 801243e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	2b00      	cmp	r3, #0
 8012444:	d002      	beq.n	801244c <osDelay+0x4c>
      vTaskDelay(ticks);
 8012446:	6878      	ldr	r0, [r7, #4]
 8012448:	f002 f8d0 	bl	80145ec <vTaskDelay>
    }
  }

  return (stat);
 801244c:	697b      	ldr	r3, [r7, #20]
}
 801244e:	4618      	mov	r0, r3
 8012450:	3718      	adds	r7, #24
 8012452:	46bd      	mov	sp, r7
 8012454:	bd80      	pop	{r7, pc}
 8012456:	bf00      	nop
 8012458:	20000368 	.word	0x20000368

0801245c <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 801245c:	b580      	push	{r7, lr}
 801245e:	b088      	sub	sp, #32
 8012460:	af00      	add	r7, sp, #0
 8012462:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012464:	f3ef 8305 	mrs	r3, IPSR
 8012468:	617b      	str	r3, [r7, #20]
  return(result);
 801246a:	697b      	ldr	r3, [r7, #20]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 801246c:	2b00      	cmp	r3, #0
 801246e:	d10f      	bne.n	8012490 <osDelayUntil+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012470:	f3ef 8310 	mrs	r3, PRIMASK
 8012474:	613b      	str	r3, [r7, #16]
  return(result);
 8012476:	693b      	ldr	r3, [r7, #16]
 8012478:	2b00      	cmp	r3, #0
 801247a:	d105      	bne.n	8012488 <osDelayUntil+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 801247c:	f3ef 8311 	mrs	r3, BASEPRI
 8012480:	60fb      	str	r3, [r7, #12]
  return(result);
 8012482:	68fb      	ldr	r3, [r7, #12]
 8012484:	2b00      	cmp	r3, #0
 8012486:	d007      	beq.n	8012498 <osDelayUntil+0x3c>
 8012488:	4b13      	ldr	r3, [pc, #76]	; (80124d8 <osDelayUntil+0x7c>)
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	2b02      	cmp	r3, #2
 801248e:	d103      	bne.n	8012498 <osDelayUntil+0x3c>
    stat = osErrorISR;
 8012490:	f06f 0305 	mvn.w	r3, #5
 8012494:	61fb      	str	r3, [r7, #28]
 8012496:	e019      	b.n	80124cc <osDelayUntil+0x70>
  }
  else {
    stat = osOK;
 8012498:	2300      	movs	r3, #0
 801249a:	61fb      	str	r3, [r7, #28]
    tcnt = xTaskGetTickCount();
 801249c:	f002 f9f0 	bl	8014880 <xTaskGetTickCount>
 80124a0:	4603      	mov	r3, r0
 80124a2:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80124a4:	68bb      	ldr	r3, [r7, #8]
 80124a6:	687a      	ldr	r2, [r7, #4]
 80124a8:	1ad3      	subs	r3, r2, r3
 80124aa:	61bb      	str	r3, [r7, #24]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80124ac:	69bb      	ldr	r3, [r7, #24]
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	d009      	beq.n	80124c6 <osDelayUntil+0x6a>
 80124b2:	69bb      	ldr	r3, [r7, #24]
 80124b4:	2b00      	cmp	r3, #0
 80124b6:	db06      	blt.n	80124c6 <osDelayUntil+0x6a>
      vTaskDelayUntil (&tcnt, delay);
 80124b8:	f107 0308 	add.w	r3, r7, #8
 80124bc:	69b9      	ldr	r1, [r7, #24]
 80124be:	4618      	mov	r0, r3
 80124c0:	f002 f814 	bl	80144ec <vTaskDelayUntil>
 80124c4:	e002      	b.n	80124cc <osDelayUntil+0x70>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 80124c6:	f06f 0303 	mvn.w	r3, #3
 80124ca:	61fb      	str	r3, [r7, #28]
    }
  }

  return (stat);
 80124cc:	69fb      	ldr	r3, [r7, #28]
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3720      	adds	r7, #32
 80124d2:	46bd      	mov	sp, r7
 80124d4:	bd80      	pop	{r7, pc}
 80124d6:	bf00      	nop
 80124d8:	20000368 	.word	0x20000368

080124dc <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80124dc:	b580      	push	{r7, lr}
 80124de:	b08a      	sub	sp, #40	; 0x28
 80124e0:	af00      	add	r7, sp, #0
 80124e2:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80124e4:	2300      	movs	r3, #0
 80124e6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80124e8:	f3ef 8305 	mrs	r3, IPSR
 80124ec:	613b      	str	r3, [r7, #16]
  return(result);
 80124ee:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	f040 8085 	bne.w	8012600 <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80124f6:	f3ef 8310 	mrs	r3, PRIMASK
 80124fa:	60fb      	str	r3, [r7, #12]
  return(result);
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	2b00      	cmp	r3, #0
 8012500:	d105      	bne.n	801250e <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012502:	f3ef 8311 	mrs	r3, BASEPRI
 8012506:	60bb      	str	r3, [r7, #8]
  return(result);
 8012508:	68bb      	ldr	r3, [r7, #8]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d003      	beq.n	8012516 <osMutexNew+0x3a>
 801250e:	4b3f      	ldr	r3, [pc, #252]	; (801260c <osMutexNew+0x130>)
 8012510:	681b      	ldr	r3, [r3, #0]
 8012512:	2b02      	cmp	r3, #2
 8012514:	d074      	beq.n	8012600 <osMutexNew+0x124>
    if (attr != NULL) {
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	2b00      	cmp	r3, #0
 801251a:	d003      	beq.n	8012524 <osMutexNew+0x48>
      type = attr->attr_bits;
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	685b      	ldr	r3, [r3, #4]
 8012520:	623b      	str	r3, [r7, #32]
 8012522:	e001      	b.n	8012528 <osMutexNew+0x4c>
    } else {
      type = 0U;
 8012524:	2300      	movs	r3, #0
 8012526:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 8012528:	6a3b      	ldr	r3, [r7, #32]
 801252a:	f003 0301 	and.w	r3, r3, #1
 801252e:	2b00      	cmp	r3, #0
 8012530:	d002      	beq.n	8012538 <osMutexNew+0x5c>
      rmtx = 1U;
 8012532:	2301      	movs	r3, #1
 8012534:	61fb      	str	r3, [r7, #28]
 8012536:	e001      	b.n	801253c <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 8012538:	2300      	movs	r3, #0
 801253a:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 801253c:	6a3b      	ldr	r3, [r7, #32]
 801253e:	f003 0308 	and.w	r3, r3, #8
 8012542:	2b00      	cmp	r3, #0
 8012544:	d15c      	bne.n	8012600 <osMutexNew+0x124>
      mem = -1;
 8012546:	f04f 33ff 	mov.w	r3, #4294967295
 801254a:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d015      	beq.n	801257e <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8012552:	687b      	ldr	r3, [r7, #4]
 8012554:	689b      	ldr	r3, [r3, #8]
 8012556:	2b00      	cmp	r3, #0
 8012558:	d006      	beq.n	8012568 <osMutexNew+0x8c>
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	68db      	ldr	r3, [r3, #12]
 801255e:	2b4f      	cmp	r3, #79	; 0x4f
 8012560:	d902      	bls.n	8012568 <osMutexNew+0x8c>
          mem = 1;
 8012562:	2301      	movs	r3, #1
 8012564:	61bb      	str	r3, [r7, #24]
 8012566:	e00c      	b.n	8012582 <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8012568:	687b      	ldr	r3, [r7, #4]
 801256a:	689b      	ldr	r3, [r3, #8]
 801256c:	2b00      	cmp	r3, #0
 801256e:	d108      	bne.n	8012582 <osMutexNew+0xa6>
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	68db      	ldr	r3, [r3, #12]
 8012574:	2b00      	cmp	r3, #0
 8012576:	d104      	bne.n	8012582 <osMutexNew+0xa6>
            mem = 0;
 8012578:	2300      	movs	r3, #0
 801257a:	61bb      	str	r3, [r7, #24]
 801257c:	e001      	b.n	8012582 <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 801257e:	2300      	movs	r3, #0
 8012580:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 8012582:	69bb      	ldr	r3, [r7, #24]
 8012584:	2b01      	cmp	r3, #1
 8012586:	d112      	bne.n	80125ae <osMutexNew+0xd2>
        if (rmtx != 0U) {
 8012588:	69fb      	ldr	r3, [r7, #28]
 801258a:	2b00      	cmp	r3, #0
 801258c:	d007      	beq.n	801259e <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	689b      	ldr	r3, [r3, #8]
 8012592:	4619      	mov	r1, r3
 8012594:	2004      	movs	r0, #4
 8012596:	f000 fe7c 	bl	8013292 <xQueueCreateMutexStatic>
 801259a:	6278      	str	r0, [r7, #36]	; 0x24
 801259c:	e016      	b.n	80125cc <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	689b      	ldr	r3, [r3, #8]
 80125a2:	4619      	mov	r1, r3
 80125a4:	2001      	movs	r0, #1
 80125a6:	f000 fe74 	bl	8013292 <xQueueCreateMutexStatic>
 80125aa:	6278      	str	r0, [r7, #36]	; 0x24
 80125ac:	e00e      	b.n	80125cc <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 80125ae:	69bb      	ldr	r3, [r7, #24]
 80125b0:	2b00      	cmp	r3, #0
 80125b2:	d10b      	bne.n	80125cc <osMutexNew+0xf0>
          if (rmtx != 0U) {
 80125b4:	69fb      	ldr	r3, [r7, #28]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d004      	beq.n	80125c4 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 80125ba:	2004      	movs	r0, #4
 80125bc:	f000 fe51 	bl	8013262 <xQueueCreateMutex>
 80125c0:	6278      	str	r0, [r7, #36]	; 0x24
 80125c2:	e003      	b.n	80125cc <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 80125c4:	2001      	movs	r0, #1
 80125c6:	f000 fe4c 	bl	8013262 <xQueueCreateMutex>
 80125ca:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80125cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d00c      	beq.n	80125ec <osMutexNew+0x110>
        if (attr != NULL) {
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d003      	beq.n	80125e0 <osMutexNew+0x104>
          name = attr->name;
 80125d8:	687b      	ldr	r3, [r7, #4]
 80125da:	681b      	ldr	r3, [r3, #0]
 80125dc:	617b      	str	r3, [r7, #20]
 80125de:	e001      	b.n	80125e4 <osMutexNew+0x108>
        } else {
          name = NULL;
 80125e0:	2300      	movs	r3, #0
 80125e2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 80125e4:	6979      	ldr	r1, [r7, #20]
 80125e6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80125e8:	f001 fd54 	bl	8014094 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80125ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	d006      	beq.n	8012600 <osMutexNew+0x124>
 80125f2:	69fb      	ldr	r3, [r7, #28]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d003      	beq.n	8012600 <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80125f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80125fa:	f043 0301 	orr.w	r3, r3, #1
 80125fe:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8012600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012602:	4618      	mov	r0, r3
 8012604:	3728      	adds	r7, #40	; 0x28
 8012606:	46bd      	mov	sp, r7
 8012608:	bd80      	pop	{r7, pc}
 801260a:	bf00      	nop
 801260c:	20000368 	.word	0x20000368

08012610 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 8012610:	b580      	push	{r7, lr}
 8012612:	b088      	sub	sp, #32
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
 8012618:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 801261a:	687b      	ldr	r3, [r7, #4]
 801261c:	f023 0301 	bic.w	r3, r3, #1
 8012620:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	f003 0301 	and.w	r3, r3, #1
 8012628:	617b      	str	r3, [r7, #20]

  stat = osOK;
 801262a:	2300      	movs	r3, #0
 801262c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801262e:	f3ef 8305 	mrs	r3, IPSR
 8012632:	613b      	str	r3, [r7, #16]
  return(result);
 8012634:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 8012636:	2b00      	cmp	r3, #0
 8012638:	d10f      	bne.n	801265a <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801263a:	f3ef 8310 	mrs	r3, PRIMASK
 801263e:	60fb      	str	r3, [r7, #12]
  return(result);
 8012640:	68fb      	ldr	r3, [r7, #12]
 8012642:	2b00      	cmp	r3, #0
 8012644:	d105      	bne.n	8012652 <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012646:	f3ef 8311 	mrs	r3, BASEPRI
 801264a:	60bb      	str	r3, [r7, #8]
  return(result);
 801264c:	68bb      	ldr	r3, [r7, #8]
 801264e:	2b00      	cmp	r3, #0
 8012650:	d007      	beq.n	8012662 <osMutexAcquire+0x52>
 8012652:	4b1d      	ldr	r3, [pc, #116]	; (80126c8 <osMutexAcquire+0xb8>)
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	2b02      	cmp	r3, #2
 8012658:	d103      	bne.n	8012662 <osMutexAcquire+0x52>
    stat = osErrorISR;
 801265a:	f06f 0305 	mvn.w	r3, #5
 801265e:	61fb      	str	r3, [r7, #28]
 8012660:	e02c      	b.n	80126bc <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 8012662:	69bb      	ldr	r3, [r7, #24]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d103      	bne.n	8012670 <osMutexAcquire+0x60>
    stat = osErrorParameter;
 8012668:	f06f 0303 	mvn.w	r3, #3
 801266c:	61fb      	str	r3, [r7, #28]
 801266e:	e025      	b.n	80126bc <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 8012670:	697b      	ldr	r3, [r7, #20]
 8012672:	2b00      	cmp	r3, #0
 8012674:	d011      	beq.n	801269a <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8012676:	6839      	ldr	r1, [r7, #0]
 8012678:	69b8      	ldr	r0, [r7, #24]
 801267a:	f000 fe73 	bl	8013364 <xQueueTakeMutexRecursive>
 801267e:	4603      	mov	r3, r0
 8012680:	2b01      	cmp	r3, #1
 8012682:	d01b      	beq.n	80126bc <osMutexAcquire+0xac>
        if (timeout != 0U) {
 8012684:	683b      	ldr	r3, [r7, #0]
 8012686:	2b00      	cmp	r3, #0
 8012688:	d003      	beq.n	8012692 <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 801268a:	f06f 0301 	mvn.w	r3, #1
 801268e:	61fb      	str	r3, [r7, #28]
 8012690:	e014      	b.n	80126bc <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 8012692:	f06f 0302 	mvn.w	r3, #2
 8012696:	61fb      	str	r3, [r7, #28]
 8012698:	e010      	b.n	80126bc <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 801269a:	6839      	ldr	r1, [r7, #0]
 801269c:	69b8      	ldr	r0, [r7, #24]
 801269e:	f001 fa19 	bl	8013ad4 <xQueueSemaphoreTake>
 80126a2:	4603      	mov	r3, r0
 80126a4:	2b01      	cmp	r3, #1
 80126a6:	d009      	beq.n	80126bc <osMutexAcquire+0xac>
        if (timeout != 0U) {
 80126a8:	683b      	ldr	r3, [r7, #0]
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d003      	beq.n	80126b6 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 80126ae:	f06f 0301 	mvn.w	r3, #1
 80126b2:	61fb      	str	r3, [r7, #28]
 80126b4:	e002      	b.n	80126bc <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 80126b6:	f06f 0302 	mvn.w	r3, #2
 80126ba:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80126bc:	69fb      	ldr	r3, [r7, #28]
}
 80126be:	4618      	mov	r0, r3
 80126c0:	3720      	adds	r7, #32
 80126c2:	46bd      	mov	sp, r7
 80126c4:	bd80      	pop	{r7, pc}
 80126c6:	bf00      	nop
 80126c8:	20000368 	.word	0x20000368

080126cc <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80126cc:	b580      	push	{r7, lr}
 80126ce:	b088      	sub	sp, #32
 80126d0:	af00      	add	r7, sp, #0
 80126d2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	f023 0301 	bic.w	r3, r3, #1
 80126da:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	f003 0301 	and.w	r3, r3, #1
 80126e2:	617b      	str	r3, [r7, #20]

  stat = osOK;
 80126e4:	2300      	movs	r3, #0
 80126e6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80126e8:	f3ef 8305 	mrs	r3, IPSR
 80126ec:	613b      	str	r3, [r7, #16]
  return(result);
 80126ee:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d10f      	bne.n	8012714 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80126f4:	f3ef 8310 	mrs	r3, PRIMASK
 80126f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80126fa:	68fb      	ldr	r3, [r7, #12]
 80126fc:	2b00      	cmp	r3, #0
 80126fe:	d105      	bne.n	801270c <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012700:	f3ef 8311 	mrs	r3, BASEPRI
 8012704:	60bb      	str	r3, [r7, #8]
  return(result);
 8012706:	68bb      	ldr	r3, [r7, #8]
 8012708:	2b00      	cmp	r3, #0
 801270a:	d007      	beq.n	801271c <osMutexRelease+0x50>
 801270c:	4b16      	ldr	r3, [pc, #88]	; (8012768 <osMutexRelease+0x9c>)
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	2b02      	cmp	r3, #2
 8012712:	d103      	bne.n	801271c <osMutexRelease+0x50>
    stat = osErrorISR;
 8012714:	f06f 0305 	mvn.w	r3, #5
 8012718:	61fb      	str	r3, [r7, #28]
 801271a:	e01f      	b.n	801275c <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 801271c:	69bb      	ldr	r3, [r7, #24]
 801271e:	2b00      	cmp	r3, #0
 8012720:	d103      	bne.n	801272a <osMutexRelease+0x5e>
    stat = osErrorParameter;
 8012722:	f06f 0303 	mvn.w	r3, #3
 8012726:	61fb      	str	r3, [r7, #28]
 8012728:	e018      	b.n	801275c <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 801272a:	697b      	ldr	r3, [r7, #20]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d009      	beq.n	8012744 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8012730:	69b8      	ldr	r0, [r7, #24]
 8012732:	f000 fde2 	bl	80132fa <xQueueGiveMutexRecursive>
 8012736:	4603      	mov	r3, r0
 8012738:	2b01      	cmp	r3, #1
 801273a:	d00f      	beq.n	801275c <osMutexRelease+0x90>
        stat = osErrorResource;
 801273c:	f06f 0302 	mvn.w	r3, #2
 8012740:	61fb      	str	r3, [r7, #28]
 8012742:	e00b      	b.n	801275c <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 8012744:	2300      	movs	r3, #0
 8012746:	2200      	movs	r2, #0
 8012748:	2100      	movs	r1, #0
 801274a:	69b8      	ldr	r0, [r7, #24]
 801274c:	f000 feb0 	bl	80134b0 <xQueueGenericSend>
 8012750:	4603      	mov	r3, r0
 8012752:	2b01      	cmp	r3, #1
 8012754:	d002      	beq.n	801275c <osMutexRelease+0x90>
        stat = osErrorResource;
 8012756:	f06f 0302 	mvn.w	r3, #2
 801275a:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 801275c:	69fb      	ldr	r3, [r7, #28]
}
 801275e:	4618      	mov	r0, r3
 8012760:	3720      	adds	r7, #32
 8012762:	46bd      	mov	sp, r7
 8012764:	bd80      	pop	{r7, pc}
 8012766:	bf00      	nop
 8012768:	20000368 	.word	0x20000368

0801276c <osMutexGetOwner>:

osThreadId_t osMutexGetOwner (osMutexId_t mutex_id) {
 801276c:	b580      	push	{r7, lr}
 801276e:	b088      	sub	sp, #32
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osThreadId_t owner;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	f023 0301 	bic.w	r3, r3, #1
 801277a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801277c:	f3ef 8305 	mrs	r3, IPSR
 8012780:	617b      	str	r3, [r7, #20]
  return(result);
 8012782:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ() || (hMutex == NULL)) {
 8012784:	2b00      	cmp	r3, #0
 8012786:	d112      	bne.n	80127ae <osMutexGetOwner+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012788:	f3ef 8310 	mrs	r3, PRIMASK
 801278c:	613b      	str	r3, [r7, #16]
  return(result);
 801278e:	693b      	ldr	r3, [r7, #16]
 8012790:	2b00      	cmp	r3, #0
 8012792:	d105      	bne.n	80127a0 <osMutexGetOwner+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012794:	f3ef 8311 	mrs	r3, BASEPRI
 8012798:	60fb      	str	r3, [r7, #12]
  return(result);
 801279a:	68fb      	ldr	r3, [r7, #12]
 801279c:	2b00      	cmp	r3, #0
 801279e:	d003      	beq.n	80127a8 <osMutexGetOwner+0x3c>
 80127a0:	4b09      	ldr	r3, [pc, #36]	; (80127c8 <osMutexGetOwner+0x5c>)
 80127a2:	681b      	ldr	r3, [r3, #0]
 80127a4:	2b02      	cmp	r3, #2
 80127a6:	d002      	beq.n	80127ae <osMutexGetOwner+0x42>
 80127a8:	69bb      	ldr	r3, [r7, #24]
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d102      	bne.n	80127b4 <osMutexGetOwner+0x48>
    owner = NULL;
 80127ae:	2300      	movs	r3, #0
 80127b0:	61fb      	str	r3, [r7, #28]
 80127b2:	e003      	b.n	80127bc <osMutexGetOwner+0x50>
  } else {
    owner = (osThreadId_t)xSemaphoreGetMutexHolder (hMutex);
 80127b4:	69b8      	ldr	r0, [r7, #24]
 80127b6:	f000 fd87 	bl	80132c8 <xQueueGetMutexHolder>
 80127ba:	61f8      	str	r0, [r7, #28]
  }

  return (owner);
 80127bc:	69fb      	ldr	r3, [r7, #28]
}
 80127be:	4618      	mov	r0, r3
 80127c0:	3720      	adds	r7, #32
 80127c2:	46bd      	mov	sp, r7
 80127c4:	bd80      	pop	{r7, pc}
 80127c6:	bf00      	nop
 80127c8:	20000368 	.word	0x20000368

080127cc <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80127cc:	b580      	push	{r7, lr}
 80127ce:	b08c      	sub	sp, #48	; 0x30
 80127d0:	af02      	add	r7, sp, #8
 80127d2:	60f8      	str	r0, [r7, #12]
 80127d4:	60b9      	str	r1, [r7, #8]
 80127d6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80127d8:	2300      	movs	r3, #0
 80127da:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80127dc:	f3ef 8305 	mrs	r3, IPSR
 80127e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80127e2:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80127e4:	2b00      	cmp	r3, #0
 80127e6:	f040 8087 	bne.w	80128f8 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80127ea:	f3ef 8310 	mrs	r3, PRIMASK
 80127ee:	617b      	str	r3, [r7, #20]
  return(result);
 80127f0:	697b      	ldr	r3, [r7, #20]
 80127f2:	2b00      	cmp	r3, #0
 80127f4:	d105      	bne.n	8012802 <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80127f6:	f3ef 8311 	mrs	r3, BASEPRI
 80127fa:	613b      	str	r3, [r7, #16]
  return(result);
 80127fc:	693b      	ldr	r3, [r7, #16]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d003      	beq.n	801280a <osSemaphoreNew+0x3e>
 8012802:	4b40      	ldr	r3, [pc, #256]	; (8012904 <osSemaphoreNew+0x138>)
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	2b02      	cmp	r3, #2
 8012808:	d076      	beq.n	80128f8 <osSemaphoreNew+0x12c>
 801280a:	68fb      	ldr	r3, [r7, #12]
 801280c:	2b00      	cmp	r3, #0
 801280e:	d073      	beq.n	80128f8 <osSemaphoreNew+0x12c>
 8012810:	68ba      	ldr	r2, [r7, #8]
 8012812:	68fb      	ldr	r3, [r7, #12]
 8012814:	429a      	cmp	r2, r3
 8012816:	d86f      	bhi.n	80128f8 <osSemaphoreNew+0x12c>
    mem = -1;
 8012818:	f04f 33ff 	mov.w	r3, #4294967295
 801281c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	2b00      	cmp	r3, #0
 8012822:	d015      	beq.n	8012850 <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	689b      	ldr	r3, [r3, #8]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d006      	beq.n	801283a <osSemaphoreNew+0x6e>
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	68db      	ldr	r3, [r3, #12]
 8012830:	2b4f      	cmp	r3, #79	; 0x4f
 8012832:	d902      	bls.n	801283a <osSemaphoreNew+0x6e>
        mem = 1;
 8012834:	2301      	movs	r3, #1
 8012836:	623b      	str	r3, [r7, #32]
 8012838:	e00c      	b.n	8012854 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	689b      	ldr	r3, [r3, #8]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d108      	bne.n	8012854 <osSemaphoreNew+0x88>
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	68db      	ldr	r3, [r3, #12]
 8012846:	2b00      	cmp	r3, #0
 8012848:	d104      	bne.n	8012854 <osSemaphoreNew+0x88>
          mem = 0;
 801284a:	2300      	movs	r3, #0
 801284c:	623b      	str	r3, [r7, #32]
 801284e:	e001      	b.n	8012854 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 8012850:	2300      	movs	r3, #0
 8012852:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 8012854:	6a3b      	ldr	r3, [r7, #32]
 8012856:	f1b3 3fff 	cmp.w	r3, #4294967295
 801285a:	d04d      	beq.n	80128f8 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	2b01      	cmp	r3, #1
 8012860:	d129      	bne.n	80128b6 <osSemaphoreNew+0xea>
        if (mem == 1) {
 8012862:	6a3b      	ldr	r3, [r7, #32]
 8012864:	2b01      	cmp	r3, #1
 8012866:	d10b      	bne.n	8012880 <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	689a      	ldr	r2, [r3, #8]
 801286c:	2303      	movs	r3, #3
 801286e:	9300      	str	r3, [sp, #0]
 8012870:	4613      	mov	r3, r2
 8012872:	2200      	movs	r2, #0
 8012874:	2100      	movs	r1, #0
 8012876:	2001      	movs	r0, #1
 8012878:	f000 fbf8 	bl	801306c <xQueueGenericCreateStatic>
 801287c:	6278      	str	r0, [r7, #36]	; 0x24
 801287e:	e005      	b.n	801288c <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 8012880:	2203      	movs	r2, #3
 8012882:	2100      	movs	r1, #0
 8012884:	2001      	movs	r0, #1
 8012886:	f000 fc6e 	bl	8013166 <xQueueGenericCreate>
 801288a:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801288e:	2b00      	cmp	r3, #0
 8012890:	d022      	beq.n	80128d8 <osSemaphoreNew+0x10c>
 8012892:	68bb      	ldr	r3, [r7, #8]
 8012894:	2b00      	cmp	r3, #0
 8012896:	d01f      	beq.n	80128d8 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012898:	2300      	movs	r3, #0
 801289a:	2200      	movs	r2, #0
 801289c:	2100      	movs	r1, #0
 801289e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80128a0:	f000 fe06 	bl	80134b0 <xQueueGenericSend>
 80128a4:	4603      	mov	r3, r0
 80128a6:	2b01      	cmp	r3, #1
 80128a8:	d016      	beq.n	80128d8 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 80128aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80128ac:	f001 faa5 	bl	8013dfa <vQueueDelete>
            hSemaphore = NULL;
 80128b0:	2300      	movs	r3, #0
 80128b2:	627b      	str	r3, [r7, #36]	; 0x24
 80128b4:	e010      	b.n	80128d8 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 80128b6:	6a3b      	ldr	r3, [r7, #32]
 80128b8:	2b01      	cmp	r3, #1
 80128ba:	d108      	bne.n	80128ce <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	689b      	ldr	r3, [r3, #8]
 80128c0:	461a      	mov	r2, r3
 80128c2:	68b9      	ldr	r1, [r7, #8]
 80128c4:	68f8      	ldr	r0, [r7, #12]
 80128c6:	f000 fd84 	bl	80133d2 <xQueueCreateCountingSemaphoreStatic>
 80128ca:	6278      	str	r0, [r7, #36]	; 0x24
 80128cc:	e004      	b.n	80128d8 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80128ce:	68b9      	ldr	r1, [r7, #8]
 80128d0:	68f8      	ldr	r0, [r7, #12]
 80128d2:	f000 fdb7 	bl	8013444 <xQueueCreateCountingSemaphore>
 80128d6:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80128d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d00c      	beq.n	80128f8 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	2b00      	cmp	r3, #0
 80128e2:	d003      	beq.n	80128ec <osSemaphoreNew+0x120>
          name = attr->name;
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	61fb      	str	r3, [r7, #28]
 80128ea:	e001      	b.n	80128f0 <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 80128ec:	2300      	movs	r3, #0
 80128ee:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80128f0:	69f9      	ldr	r1, [r7, #28]
 80128f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80128f4:	f001 fbce 	bl	8014094 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80128f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80128fa:	4618      	mov	r0, r3
 80128fc:	3728      	adds	r7, #40	; 0x28
 80128fe:	46bd      	mov	sp, r7
 8012900:	bd80      	pop	{r7, pc}
 8012902:	bf00      	nop
 8012904:	20000368 	.word	0x20000368

08012908 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8012908:	b580      	push	{r7, lr}
 801290a:	b088      	sub	sp, #32
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
 8012910:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012912:	687b      	ldr	r3, [r7, #4]
 8012914:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8012916:	2300      	movs	r3, #0
 8012918:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 801291a:	69bb      	ldr	r3, [r7, #24]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d103      	bne.n	8012928 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8012920:	f06f 0303 	mvn.w	r3, #3
 8012924:	61fb      	str	r3, [r7, #28]
 8012926:	e04b      	b.n	80129c0 <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012928:	f3ef 8305 	mrs	r3, IPSR
 801292c:	617b      	str	r3, [r7, #20]
  return(result);
 801292e:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8012930:	2b00      	cmp	r3, #0
 8012932:	d10f      	bne.n	8012954 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012934:	f3ef 8310 	mrs	r3, PRIMASK
 8012938:	613b      	str	r3, [r7, #16]
  return(result);
 801293a:	693b      	ldr	r3, [r7, #16]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d105      	bne.n	801294c <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012940:	f3ef 8311 	mrs	r3, BASEPRI
 8012944:	60fb      	str	r3, [r7, #12]
  return(result);
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	2b00      	cmp	r3, #0
 801294a:	d026      	beq.n	801299a <osSemaphoreAcquire+0x92>
 801294c:	4b1f      	ldr	r3, [pc, #124]	; (80129cc <osSemaphoreAcquire+0xc4>)
 801294e:	681b      	ldr	r3, [r3, #0]
 8012950:	2b02      	cmp	r3, #2
 8012952:	d122      	bne.n	801299a <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 8012954:	683b      	ldr	r3, [r7, #0]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d003      	beq.n	8012962 <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 801295a:	f06f 0303 	mvn.w	r3, #3
 801295e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8012960:	e02d      	b.n	80129be <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 8012962:	2300      	movs	r3, #0
 8012964:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8012966:	f107 0308 	add.w	r3, r7, #8
 801296a:	461a      	mov	r2, r3
 801296c:	2100      	movs	r1, #0
 801296e:	69b8      	ldr	r0, [r7, #24]
 8012970:	f001 f9c0 	bl	8013cf4 <xQueueReceiveFromISR>
 8012974:	4603      	mov	r3, r0
 8012976:	2b01      	cmp	r3, #1
 8012978:	d003      	beq.n	8012982 <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 801297a:	f06f 0302 	mvn.w	r3, #2
 801297e:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 8012980:	e01d      	b.n	80129be <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 8012982:	68bb      	ldr	r3, [r7, #8]
 8012984:	2b00      	cmp	r3, #0
 8012986:	d01a      	beq.n	80129be <osSemaphoreAcquire+0xb6>
 8012988:	4b11      	ldr	r3, [pc, #68]	; (80129d0 <osSemaphoreAcquire+0xc8>)
 801298a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801298e:	601a      	str	r2, [r3, #0]
 8012990:	f3bf 8f4f 	dsb	sy
 8012994:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 8012998:	e011      	b.n	80129be <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 801299a:	6839      	ldr	r1, [r7, #0]
 801299c:	69b8      	ldr	r0, [r7, #24]
 801299e:	f001 f899 	bl	8013ad4 <xQueueSemaphoreTake>
 80129a2:	4603      	mov	r3, r0
 80129a4:	2b01      	cmp	r3, #1
 80129a6:	d00b      	beq.n	80129c0 <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 80129a8:	683b      	ldr	r3, [r7, #0]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	d003      	beq.n	80129b6 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 80129ae:	f06f 0301 	mvn.w	r3, #1
 80129b2:	61fb      	str	r3, [r7, #28]
 80129b4:	e004      	b.n	80129c0 <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 80129b6:	f06f 0302 	mvn.w	r3, #2
 80129ba:	61fb      	str	r3, [r7, #28]
 80129bc:	e000      	b.n	80129c0 <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 80129be:	bf00      	nop
      }
    }
  }

  return (stat);
 80129c0:	69fb      	ldr	r3, [r7, #28]
}
 80129c2:	4618      	mov	r0, r3
 80129c4:	3720      	adds	r7, #32
 80129c6:	46bd      	mov	sp, r7
 80129c8:	bd80      	pop	{r7, pc}
 80129ca:	bf00      	nop
 80129cc:	20000368 	.word	0x20000368
 80129d0:	e000ed04 	.word	0xe000ed04

080129d4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80129d4:	b580      	push	{r7, lr}
 80129d6:	b088      	sub	sp, #32
 80129d8:	af00      	add	r7, sp, #0
 80129da:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80129e0:	2300      	movs	r3, #0
 80129e2:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 80129e4:	69bb      	ldr	r3, [r7, #24]
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d103      	bne.n	80129f2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80129ea:	f06f 0303 	mvn.w	r3, #3
 80129ee:	61fb      	str	r3, [r7, #28]
 80129f0:	e03e      	b.n	8012a70 <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80129f2:	f3ef 8305 	mrs	r3, IPSR
 80129f6:	617b      	str	r3, [r7, #20]
  return(result);
 80129f8:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 80129fa:	2b00      	cmp	r3, #0
 80129fc:	d10f      	bne.n	8012a1e <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80129fe:	f3ef 8310 	mrs	r3, PRIMASK
 8012a02:	613b      	str	r3, [r7, #16]
  return(result);
 8012a04:	693b      	ldr	r3, [r7, #16]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d105      	bne.n	8012a16 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012a0a:	f3ef 8311 	mrs	r3, BASEPRI
 8012a0e:	60fb      	str	r3, [r7, #12]
  return(result);
 8012a10:	68fb      	ldr	r3, [r7, #12]
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d01e      	beq.n	8012a54 <osSemaphoreRelease+0x80>
 8012a16:	4b19      	ldr	r3, [pc, #100]	; (8012a7c <osSemaphoreRelease+0xa8>)
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	2b02      	cmp	r3, #2
 8012a1c:	d11a      	bne.n	8012a54 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 8012a1e:	2300      	movs	r3, #0
 8012a20:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012a22:	f107 0308 	add.w	r3, r7, #8
 8012a26:	4619      	mov	r1, r3
 8012a28:	69b8      	ldr	r0, [r7, #24]
 8012a2a:	f000 fedf 	bl	80137ec <xQueueGiveFromISR>
 8012a2e:	4603      	mov	r3, r0
 8012a30:	2b01      	cmp	r3, #1
 8012a32:	d003      	beq.n	8012a3c <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 8012a34:	f06f 0302 	mvn.w	r3, #2
 8012a38:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012a3a:	e018      	b.n	8012a6e <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 8012a3c:	68bb      	ldr	r3, [r7, #8]
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d015      	beq.n	8012a6e <osSemaphoreRelease+0x9a>
 8012a42:	4b0f      	ldr	r3, [pc, #60]	; (8012a80 <osSemaphoreRelease+0xac>)
 8012a44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012a48:	601a      	str	r2, [r3, #0]
 8012a4a:	f3bf 8f4f 	dsb	sy
 8012a4e:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012a52:	e00c      	b.n	8012a6e <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8012a54:	2300      	movs	r3, #0
 8012a56:	2200      	movs	r2, #0
 8012a58:	2100      	movs	r1, #0
 8012a5a:	69b8      	ldr	r0, [r7, #24]
 8012a5c:	f000 fd28 	bl	80134b0 <xQueueGenericSend>
 8012a60:	4603      	mov	r3, r0
 8012a62:	2b01      	cmp	r3, #1
 8012a64:	d004      	beq.n	8012a70 <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 8012a66:	f06f 0302 	mvn.w	r3, #2
 8012a6a:	61fb      	str	r3, [r7, #28]
 8012a6c:	e000      	b.n	8012a70 <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8012a6e:	bf00      	nop
    }
  }

  return (stat);
 8012a70:	69fb      	ldr	r3, [r7, #28]
}
 8012a72:	4618      	mov	r0, r3
 8012a74:	3720      	adds	r7, #32
 8012a76:	46bd      	mov	sp, r7
 8012a78:	bd80      	pop	{r7, pc}
 8012a7a:	bf00      	nop
 8012a7c:	20000368 	.word	0x20000368
 8012a80:	e000ed04 	.word	0xe000ed04

08012a84 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8012a84:	b580      	push	{r7, lr}
 8012a86:	b088      	sub	sp, #32
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012a90:	f3ef 8305 	mrs	r3, IPSR
 8012a94:	617b      	str	r3, [r7, #20]
  return(result);
 8012a96:	697b      	ldr	r3, [r7, #20]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d10f      	bne.n	8012abc <osSemaphoreDelete+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012a9c:	f3ef 8310 	mrs	r3, PRIMASK
 8012aa0:	613b      	str	r3, [r7, #16]
  return(result);
 8012aa2:	693b      	ldr	r3, [r7, #16]
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d105      	bne.n	8012ab4 <osSemaphoreDelete+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012aa8:	f3ef 8311 	mrs	r3, BASEPRI
 8012aac:	60fb      	str	r3, [r7, #12]
  return(result);
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	d007      	beq.n	8012ac4 <osSemaphoreDelete+0x40>
 8012ab4:	4b0d      	ldr	r3, [pc, #52]	; (8012aec <osSemaphoreDelete+0x68>)
 8012ab6:	681b      	ldr	r3, [r3, #0]
 8012ab8:	2b02      	cmp	r3, #2
 8012aba:	d103      	bne.n	8012ac4 <osSemaphoreDelete+0x40>
    stat = osErrorISR;
 8012abc:	f06f 0305 	mvn.w	r3, #5
 8012ac0:	61fb      	str	r3, [r7, #28]
 8012ac2:	e00e      	b.n	8012ae2 <osSemaphoreDelete+0x5e>
  }
  else if (hSemaphore == NULL) {
 8012ac4:	69bb      	ldr	r3, [r7, #24]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d103      	bne.n	8012ad2 <osSemaphoreDelete+0x4e>
    stat = osErrorParameter;
 8012aca:	f06f 0303 	mvn.w	r3, #3
 8012ace:	61fb      	str	r3, [r7, #28]
 8012ad0:	e007      	b.n	8012ae2 <osSemaphoreDelete+0x5e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 8012ad2:	69b8      	ldr	r0, [r7, #24]
 8012ad4:	f001 fb06 	bl	80140e4 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8012ad8:	2300      	movs	r3, #0
 8012ada:	61fb      	str	r3, [r7, #28]
    vSemaphoreDelete (hSemaphore);
 8012adc:	69b8      	ldr	r0, [r7, #24]
 8012ade:	f001 f98c 	bl	8013dfa <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 8012ae2:	69fb      	ldr	r3, [r7, #28]
}
 8012ae4:	4618      	mov	r0, r3
 8012ae6:	3720      	adds	r7, #32
 8012ae8:	46bd      	mov	sp, r7
 8012aea:	bd80      	pop	{r7, pc}
 8012aec:	20000368 	.word	0x20000368

08012af0 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8012af0:	b580      	push	{r7, lr}
 8012af2:	b08c      	sub	sp, #48	; 0x30
 8012af4:	af02      	add	r7, sp, #8
 8012af6:	60f8      	str	r0, [r7, #12]
 8012af8:	60b9      	str	r1, [r7, #8]
 8012afa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8012afc:	2300      	movs	r3, #0
 8012afe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012b00:	f3ef 8305 	mrs	r3, IPSR
 8012b04:	61bb      	str	r3, [r7, #24]
  return(result);
 8012b06:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8012b08:	2b00      	cmp	r3, #0
 8012b0a:	d170      	bne.n	8012bee <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8012b10:	617b      	str	r3, [r7, #20]
  return(result);
 8012b12:	697b      	ldr	r3, [r7, #20]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d105      	bne.n	8012b24 <osMessageQueueNew+0x34>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012b18:	f3ef 8311 	mrs	r3, BASEPRI
 8012b1c:	613b      	str	r3, [r7, #16]
  return(result);
 8012b1e:	693b      	ldr	r3, [r7, #16]
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d003      	beq.n	8012b2c <osMessageQueueNew+0x3c>
 8012b24:	4b34      	ldr	r3, [pc, #208]	; (8012bf8 <osMessageQueueNew+0x108>)
 8012b26:	681b      	ldr	r3, [r3, #0]
 8012b28:	2b02      	cmp	r3, #2
 8012b2a:	d060      	beq.n	8012bee <osMessageQueueNew+0xfe>
 8012b2c:	68fb      	ldr	r3, [r7, #12]
 8012b2e:	2b00      	cmp	r3, #0
 8012b30:	d05d      	beq.n	8012bee <osMessageQueueNew+0xfe>
 8012b32:	68bb      	ldr	r3, [r7, #8]
 8012b34:	2b00      	cmp	r3, #0
 8012b36:	d05a      	beq.n	8012bee <osMessageQueueNew+0xfe>
    mem = -1;
 8012b38:	f04f 33ff 	mov.w	r3, #4294967295
 8012b3c:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	d029      	beq.n	8012b98 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012b44:	687b      	ldr	r3, [r7, #4]
 8012b46:	689b      	ldr	r3, [r3, #8]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d012      	beq.n	8012b72 <osMessageQueueNew+0x82>
 8012b4c:	687b      	ldr	r3, [r7, #4]
 8012b4e:	68db      	ldr	r3, [r3, #12]
 8012b50:	2b4f      	cmp	r3, #79	; 0x4f
 8012b52:	d90e      	bls.n	8012b72 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8012b58:	2b00      	cmp	r3, #0
 8012b5a:	d00a      	beq.n	8012b72 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	695a      	ldr	r2, [r3, #20]
 8012b60:	68fb      	ldr	r3, [r7, #12]
 8012b62:	68b9      	ldr	r1, [r7, #8]
 8012b64:	fb01 f303 	mul.w	r3, r1, r3
 8012b68:	429a      	cmp	r2, r3
 8012b6a:	d302      	bcc.n	8012b72 <osMessageQueueNew+0x82>
        mem = 1;
 8012b6c:	2301      	movs	r3, #1
 8012b6e:	623b      	str	r3, [r7, #32]
 8012b70:	e014      	b.n	8012b9c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012b72:	687b      	ldr	r3, [r7, #4]
 8012b74:	689b      	ldr	r3, [r3, #8]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d110      	bne.n	8012b9c <osMessageQueueNew+0xac>
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	68db      	ldr	r3, [r3, #12]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d10c      	bne.n	8012b9c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d108      	bne.n	8012b9c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	695b      	ldr	r3, [r3, #20]
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d104      	bne.n	8012b9c <osMessageQueueNew+0xac>
          mem = 0;
 8012b92:	2300      	movs	r3, #0
 8012b94:	623b      	str	r3, [r7, #32]
 8012b96:	e001      	b.n	8012b9c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8012b98:	2300      	movs	r3, #0
 8012b9a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8012b9c:	6a3b      	ldr	r3, [r7, #32]
 8012b9e:	2b01      	cmp	r3, #1
 8012ba0:	d10c      	bne.n	8012bbc <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8012ba2:	687b      	ldr	r3, [r7, #4]
 8012ba4:	691a      	ldr	r2, [r3, #16]
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	6899      	ldr	r1, [r3, #8]
 8012baa:	2300      	movs	r3, #0
 8012bac:	9300      	str	r3, [sp, #0]
 8012bae:	460b      	mov	r3, r1
 8012bb0:	68b9      	ldr	r1, [r7, #8]
 8012bb2:	68f8      	ldr	r0, [r7, #12]
 8012bb4:	f000 fa5a 	bl	801306c <xQueueGenericCreateStatic>
 8012bb8:	6278      	str	r0, [r7, #36]	; 0x24
 8012bba:	e008      	b.n	8012bce <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8012bbc:	6a3b      	ldr	r3, [r7, #32]
 8012bbe:	2b00      	cmp	r3, #0
 8012bc0:	d105      	bne.n	8012bce <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	68b9      	ldr	r1, [r7, #8]
 8012bc6:	68f8      	ldr	r0, [r7, #12]
 8012bc8:	f000 facd 	bl	8013166 <xQueueGenericCreate>
 8012bcc:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8012bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012bd0:	2b00      	cmp	r3, #0
 8012bd2:	d00c      	beq.n	8012bee <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8012bd4:	687b      	ldr	r3, [r7, #4]
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d003      	beq.n	8012be2 <osMessageQueueNew+0xf2>
        name = attr->name;
 8012bda:	687b      	ldr	r3, [r7, #4]
 8012bdc:	681b      	ldr	r3, [r3, #0]
 8012bde:	61fb      	str	r3, [r7, #28]
 8012be0:	e001      	b.n	8012be6 <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8012be2:	2300      	movs	r3, #0
 8012be4:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8012be6:	69f9      	ldr	r1, [r7, #28]
 8012be8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012bea:	f001 fa53 	bl	8014094 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8012bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012bf0:	4618      	mov	r0, r3
 8012bf2:	3728      	adds	r7, #40	; 0x28
 8012bf4:	46bd      	mov	sp, r7
 8012bf6:	bd80      	pop	{r7, pc}
 8012bf8:	20000368 	.word	0x20000368

08012bfc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8012bfc:	b580      	push	{r7, lr}
 8012bfe:	b08a      	sub	sp, #40	; 0x28
 8012c00:	af00      	add	r7, sp, #0
 8012c02:	60f8      	str	r0, [r7, #12]
 8012c04:	60b9      	str	r1, [r7, #8]
 8012c06:	603b      	str	r3, [r7, #0]
 8012c08:	4613      	mov	r3, r2
 8012c0a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012c0c:	68fb      	ldr	r3, [r7, #12]
 8012c0e:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012c10:	2300      	movs	r3, #0
 8012c12:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012c14:	f3ef 8305 	mrs	r3, IPSR
 8012c18:	61fb      	str	r3, [r7, #28]
  return(result);
 8012c1a:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	d10f      	bne.n	8012c40 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012c20:	f3ef 8310 	mrs	r3, PRIMASK
 8012c24:	61bb      	str	r3, [r7, #24]
  return(result);
 8012c26:	69bb      	ldr	r3, [r7, #24]
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d105      	bne.n	8012c38 <osMessageQueuePut+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012c2c:	f3ef 8311 	mrs	r3, BASEPRI
 8012c30:	617b      	str	r3, [r7, #20]
  return(result);
 8012c32:	697b      	ldr	r3, [r7, #20]
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d02c      	beq.n	8012c92 <osMessageQueuePut+0x96>
 8012c38:	4b28      	ldr	r3, [pc, #160]	; (8012cdc <osMessageQueuePut+0xe0>)
 8012c3a:	681b      	ldr	r3, [r3, #0]
 8012c3c:	2b02      	cmp	r3, #2
 8012c3e:	d128      	bne.n	8012c92 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012c40:	6a3b      	ldr	r3, [r7, #32]
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d005      	beq.n	8012c52 <osMessageQueuePut+0x56>
 8012c46:	68bb      	ldr	r3, [r7, #8]
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d002      	beq.n	8012c52 <osMessageQueuePut+0x56>
 8012c4c:	683b      	ldr	r3, [r7, #0]
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d003      	beq.n	8012c5a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8012c52:	f06f 0303 	mvn.w	r3, #3
 8012c56:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012c58:	e039      	b.n	8012cce <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8012c5e:	f107 0210 	add.w	r2, r7, #16
 8012c62:	2300      	movs	r3, #0
 8012c64:	68b9      	ldr	r1, [r7, #8]
 8012c66:	6a38      	ldr	r0, [r7, #32]
 8012c68:	f000 fd24 	bl	80136b4 <xQueueGenericSendFromISR>
 8012c6c:	4603      	mov	r3, r0
 8012c6e:	2b01      	cmp	r3, #1
 8012c70:	d003      	beq.n	8012c7a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8012c72:	f06f 0302 	mvn.w	r3, #2
 8012c76:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012c78:	e029      	b.n	8012cce <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8012c7a:	693b      	ldr	r3, [r7, #16]
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d026      	beq.n	8012cce <osMessageQueuePut+0xd2>
 8012c80:	4b17      	ldr	r3, [pc, #92]	; (8012ce0 <osMessageQueuePut+0xe4>)
 8012c82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012c86:	601a      	str	r2, [r3, #0]
 8012c88:	f3bf 8f4f 	dsb	sy
 8012c8c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012c90:	e01d      	b.n	8012cce <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012c92:	6a3b      	ldr	r3, [r7, #32]
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	d002      	beq.n	8012c9e <osMessageQueuePut+0xa2>
 8012c98:	68bb      	ldr	r3, [r7, #8]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	d103      	bne.n	8012ca6 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8012c9e:	f06f 0303 	mvn.w	r3, #3
 8012ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8012ca4:	e014      	b.n	8012cd0 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012ca6:	2300      	movs	r3, #0
 8012ca8:	683a      	ldr	r2, [r7, #0]
 8012caa:	68b9      	ldr	r1, [r7, #8]
 8012cac:	6a38      	ldr	r0, [r7, #32]
 8012cae:	f000 fbff 	bl	80134b0 <xQueueGenericSend>
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	2b01      	cmp	r3, #1
 8012cb6:	d00b      	beq.n	8012cd0 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8012cb8:	683b      	ldr	r3, [r7, #0]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d003      	beq.n	8012cc6 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8012cbe:	f06f 0301 	mvn.w	r3, #1
 8012cc2:	627b      	str	r3, [r7, #36]	; 0x24
 8012cc4:	e004      	b.n	8012cd0 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8012cc6:	f06f 0302 	mvn.w	r3, #2
 8012cca:	627b      	str	r3, [r7, #36]	; 0x24
 8012ccc:	e000      	b.n	8012cd0 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012cce:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8012cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	3728      	adds	r7, #40	; 0x28
 8012cd6:	46bd      	mov	sp, r7
 8012cd8:	bd80      	pop	{r7, pc}
 8012cda:	bf00      	nop
 8012cdc:	20000368 	.word	0x20000368
 8012ce0:	e000ed04 	.word	0xe000ed04

08012ce4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b08a      	sub	sp, #40	; 0x28
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	60f8      	str	r0, [r7, #12]
 8012cec:	60b9      	str	r1, [r7, #8]
 8012cee:	607a      	str	r2, [r7, #4]
 8012cf0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8012cf2:	68fb      	ldr	r3, [r7, #12]
 8012cf4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8012cfa:	f3ef 8305 	mrs	r3, IPSR
 8012cfe:	61fb      	str	r3, [r7, #28]
  return(result);
 8012d00:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8012d02:	2b00      	cmp	r3, #0
 8012d04:	d10f      	bne.n	8012d26 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012d06:	f3ef 8310 	mrs	r3, PRIMASK
 8012d0a:	61bb      	str	r3, [r7, #24]
  return(result);
 8012d0c:	69bb      	ldr	r3, [r7, #24]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d105      	bne.n	8012d1e <osMessageQueueGet+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8012d12:	f3ef 8311 	mrs	r3, BASEPRI
 8012d16:	617b      	str	r3, [r7, #20]
  return(result);
 8012d18:	697b      	ldr	r3, [r7, #20]
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	d02c      	beq.n	8012d78 <osMessageQueueGet+0x94>
 8012d1e:	4b28      	ldr	r3, [pc, #160]	; (8012dc0 <osMessageQueueGet+0xdc>)
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	2b02      	cmp	r3, #2
 8012d24:	d128      	bne.n	8012d78 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012d26:	6a3b      	ldr	r3, [r7, #32]
 8012d28:	2b00      	cmp	r3, #0
 8012d2a:	d005      	beq.n	8012d38 <osMessageQueueGet+0x54>
 8012d2c:	68bb      	ldr	r3, [r7, #8]
 8012d2e:	2b00      	cmp	r3, #0
 8012d30:	d002      	beq.n	8012d38 <osMessageQueueGet+0x54>
 8012d32:	683b      	ldr	r3, [r7, #0]
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d003      	beq.n	8012d40 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8012d38:	f06f 0303 	mvn.w	r3, #3
 8012d3c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012d3e:	e038      	b.n	8012db2 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8012d40:	2300      	movs	r3, #0
 8012d42:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8012d44:	f107 0310 	add.w	r3, r7, #16
 8012d48:	461a      	mov	r2, r3
 8012d4a:	68b9      	ldr	r1, [r7, #8]
 8012d4c:	6a38      	ldr	r0, [r7, #32]
 8012d4e:	f000 ffd1 	bl	8013cf4 <xQueueReceiveFromISR>
 8012d52:	4603      	mov	r3, r0
 8012d54:	2b01      	cmp	r3, #1
 8012d56:	d003      	beq.n	8012d60 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8012d58:	f06f 0302 	mvn.w	r3, #2
 8012d5c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012d5e:	e028      	b.n	8012db2 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8012d60:	693b      	ldr	r3, [r7, #16]
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d025      	beq.n	8012db2 <osMessageQueueGet+0xce>
 8012d66:	4b17      	ldr	r3, [pc, #92]	; (8012dc4 <osMessageQueueGet+0xe0>)
 8012d68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d6c:	601a      	str	r2, [r3, #0]
 8012d6e:	f3bf 8f4f 	dsb	sy
 8012d72:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012d76:	e01c      	b.n	8012db2 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8012d78:	6a3b      	ldr	r3, [r7, #32]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d002      	beq.n	8012d84 <osMessageQueueGet+0xa0>
 8012d7e:	68bb      	ldr	r3, [r7, #8]
 8012d80:	2b00      	cmp	r3, #0
 8012d82:	d103      	bne.n	8012d8c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8012d84:	f06f 0303 	mvn.w	r3, #3
 8012d88:	627b      	str	r3, [r7, #36]	; 0x24
 8012d8a:	e013      	b.n	8012db4 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8012d8c:	683a      	ldr	r2, [r7, #0]
 8012d8e:	68b9      	ldr	r1, [r7, #8]
 8012d90:	6a38      	ldr	r0, [r7, #32]
 8012d92:	f000 fdbd 	bl	8013910 <xQueueReceive>
 8012d96:	4603      	mov	r3, r0
 8012d98:	2b01      	cmp	r3, #1
 8012d9a:	d00b      	beq.n	8012db4 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8012d9c:	683b      	ldr	r3, [r7, #0]
 8012d9e:	2b00      	cmp	r3, #0
 8012da0:	d003      	beq.n	8012daa <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8012da2:	f06f 0301 	mvn.w	r3, #1
 8012da6:	627b      	str	r3, [r7, #36]	; 0x24
 8012da8:	e004      	b.n	8012db4 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8012daa:	f06f 0302 	mvn.w	r3, #2
 8012dae:	627b      	str	r3, [r7, #36]	; 0x24
 8012db0:	e000      	b.n	8012db4 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8012db2:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8012db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8012db6:	4618      	mov	r0, r3
 8012db8:	3728      	adds	r7, #40	; 0x28
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	bd80      	pop	{r7, pc}
 8012dbe:	bf00      	nop
 8012dc0:	20000368 	.word	0x20000368
 8012dc4:	e000ed04 	.word	0xe000ed04

08012dc8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8012dc8:	b480      	push	{r7}
 8012dca:	b085      	sub	sp, #20
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	60f8      	str	r0, [r7, #12]
 8012dd0:	60b9      	str	r1, [r7, #8]
 8012dd2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8012dd4:	68fb      	ldr	r3, [r7, #12]
 8012dd6:	4a07      	ldr	r2, [pc, #28]	; (8012df4 <vApplicationGetIdleTaskMemory+0x2c>)
 8012dd8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8012dda:	68bb      	ldr	r3, [r7, #8]
 8012ddc:	4a06      	ldr	r2, [pc, #24]	; (8012df8 <vApplicationGetIdleTaskMemory+0x30>)
 8012dde:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	2280      	movs	r2, #128	; 0x80
 8012de4:	601a      	str	r2, [r3, #0]
}
 8012de6:	bf00      	nop
 8012de8:	3714      	adds	r7, #20
 8012dea:	46bd      	mov	sp, r7
 8012dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012df0:	4770      	bx	lr
 8012df2:	bf00      	nop
 8012df4:	2000036c 	.word	0x2000036c
 8012df8:	200003c8 	.word	0x200003c8

08012dfc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8012dfc:	b480      	push	{r7}
 8012dfe:	b085      	sub	sp, #20
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	60f8      	str	r0, [r7, #12]
 8012e04:	60b9      	str	r1, [r7, #8]
 8012e06:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8012e08:	68fb      	ldr	r3, [r7, #12]
 8012e0a:	4a07      	ldr	r2, [pc, #28]	; (8012e28 <vApplicationGetTimerTaskMemory+0x2c>)
 8012e0c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8012e0e:	68bb      	ldr	r3, [r7, #8]
 8012e10:	4a06      	ldr	r2, [pc, #24]	; (8012e2c <vApplicationGetTimerTaskMemory+0x30>)
 8012e12:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8012e14:	687b      	ldr	r3, [r7, #4]
 8012e16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012e1a:	601a      	str	r2, [r3, #0]
}
 8012e1c:	bf00      	nop
 8012e1e:	3714      	adds	r7, #20
 8012e20:	46bd      	mov	sp, r7
 8012e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e26:	4770      	bx	lr
 8012e28:	200005c8 	.word	0x200005c8
 8012e2c:	20000624 	.word	0x20000624

08012e30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8012e30:	b480      	push	{r7}
 8012e32:	b083      	sub	sp, #12
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	f103 0208 	add.w	r2, r3, #8
 8012e3e:	687b      	ldr	r3, [r7, #4]
 8012e40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8012e42:	687b      	ldr	r3, [r7, #4]
 8012e44:	f04f 32ff 	mov.w	r2, #4294967295
 8012e48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e4a:	687b      	ldr	r3, [r7, #4]
 8012e4c:	f103 0208 	add.w	r2, r3, #8
 8012e50:	687b      	ldr	r3, [r7, #4]
 8012e52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8012e54:	687b      	ldr	r3, [r7, #4]
 8012e56:	f103 0208 	add.w	r2, r3, #8
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	2200      	movs	r2, #0
 8012e62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8012e64:	bf00      	nop
 8012e66:	370c      	adds	r7, #12
 8012e68:	46bd      	mov	sp, r7
 8012e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e6e:	4770      	bx	lr

08012e70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8012e70:	b480      	push	{r7}
 8012e72:	b083      	sub	sp, #12
 8012e74:	af00      	add	r7, sp, #0
 8012e76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8012e7e:	bf00      	nop
 8012e80:	370c      	adds	r7, #12
 8012e82:	46bd      	mov	sp, r7
 8012e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e88:	4770      	bx	lr

08012e8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012e8a:	b480      	push	{r7}
 8012e8c:	b085      	sub	sp, #20
 8012e8e:	af00      	add	r7, sp, #0
 8012e90:	6078      	str	r0, [r7, #4]
 8012e92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	685b      	ldr	r3, [r3, #4]
 8012e98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8012e9a:	683b      	ldr	r3, [r7, #0]
 8012e9c:	68fa      	ldr	r2, [r7, #12]
 8012e9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8012ea0:	68fb      	ldr	r3, [r7, #12]
 8012ea2:	689a      	ldr	r2, [r3, #8]
 8012ea4:	683b      	ldr	r3, [r7, #0]
 8012ea6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	689b      	ldr	r3, [r3, #8]
 8012eac:	683a      	ldr	r2, [r7, #0]
 8012eae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8012eb0:	68fb      	ldr	r3, [r7, #12]
 8012eb2:	683a      	ldr	r2, [r7, #0]
 8012eb4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	687a      	ldr	r2, [r7, #4]
 8012eba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012ebc:	687b      	ldr	r3, [r7, #4]
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	1c5a      	adds	r2, r3, #1
 8012ec2:	687b      	ldr	r3, [r7, #4]
 8012ec4:	601a      	str	r2, [r3, #0]
}
 8012ec6:	bf00      	nop
 8012ec8:	3714      	adds	r7, #20
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed0:	4770      	bx	lr

08012ed2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8012ed2:	b480      	push	{r7}
 8012ed4:	b085      	sub	sp, #20
 8012ed6:	af00      	add	r7, sp, #0
 8012ed8:	6078      	str	r0, [r7, #4]
 8012eda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8012edc:	683b      	ldr	r3, [r7, #0]
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8012ee2:	68bb      	ldr	r3, [r7, #8]
 8012ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012ee8:	d103      	bne.n	8012ef2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	691b      	ldr	r3, [r3, #16]
 8012eee:	60fb      	str	r3, [r7, #12]
 8012ef0:	e00c      	b.n	8012f0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8012ef2:	687b      	ldr	r3, [r7, #4]
 8012ef4:	3308      	adds	r3, #8
 8012ef6:	60fb      	str	r3, [r7, #12]
 8012ef8:	e002      	b.n	8012f00 <vListInsert+0x2e>
 8012efa:	68fb      	ldr	r3, [r7, #12]
 8012efc:	685b      	ldr	r3, [r3, #4]
 8012efe:	60fb      	str	r3, [r7, #12]
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	685b      	ldr	r3, [r3, #4]
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	68ba      	ldr	r2, [r7, #8]
 8012f08:	429a      	cmp	r2, r3
 8012f0a:	d2f6      	bcs.n	8012efa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8012f0c:	68fb      	ldr	r3, [r7, #12]
 8012f0e:	685a      	ldr	r2, [r3, #4]
 8012f10:	683b      	ldr	r3, [r7, #0]
 8012f12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8012f14:	683b      	ldr	r3, [r7, #0]
 8012f16:	685b      	ldr	r3, [r3, #4]
 8012f18:	683a      	ldr	r2, [r7, #0]
 8012f1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8012f1c:	683b      	ldr	r3, [r7, #0]
 8012f1e:	68fa      	ldr	r2, [r7, #12]
 8012f20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8012f22:	68fb      	ldr	r3, [r7, #12]
 8012f24:	683a      	ldr	r2, [r7, #0]
 8012f26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8012f28:	683b      	ldr	r3, [r7, #0]
 8012f2a:	687a      	ldr	r2, [r7, #4]
 8012f2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	1c5a      	adds	r2, r3, #1
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	601a      	str	r2, [r3, #0]
}
 8012f38:	bf00      	nop
 8012f3a:	3714      	adds	r7, #20
 8012f3c:	46bd      	mov	sp, r7
 8012f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f42:	4770      	bx	lr

08012f44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8012f44:	b480      	push	{r7}
 8012f46:	b085      	sub	sp, #20
 8012f48:	af00      	add	r7, sp, #0
 8012f4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	691b      	ldr	r3, [r3, #16]
 8012f50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	685b      	ldr	r3, [r3, #4]
 8012f56:	687a      	ldr	r2, [r7, #4]
 8012f58:	6892      	ldr	r2, [r2, #8]
 8012f5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8012f5c:	687b      	ldr	r3, [r7, #4]
 8012f5e:	689b      	ldr	r3, [r3, #8]
 8012f60:	687a      	ldr	r2, [r7, #4]
 8012f62:	6852      	ldr	r2, [r2, #4]
 8012f64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8012f66:	68fb      	ldr	r3, [r7, #12]
 8012f68:	685b      	ldr	r3, [r3, #4]
 8012f6a:	687a      	ldr	r2, [r7, #4]
 8012f6c:	429a      	cmp	r2, r3
 8012f6e:	d103      	bne.n	8012f78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	689a      	ldr	r2, [r3, #8]
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	2200      	movs	r2, #0
 8012f7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8012f7e:	68fb      	ldr	r3, [r7, #12]
 8012f80:	681b      	ldr	r3, [r3, #0]
 8012f82:	1e5a      	subs	r2, r3, #1
 8012f84:	68fb      	ldr	r3, [r7, #12]
 8012f86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8012f88:	68fb      	ldr	r3, [r7, #12]
 8012f8a:	681b      	ldr	r3, [r3, #0]
}
 8012f8c:	4618      	mov	r0, r3
 8012f8e:	3714      	adds	r7, #20
 8012f90:	46bd      	mov	sp, r7
 8012f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f96:	4770      	bx	lr

08012f98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8012f98:	b580      	push	{r7, lr}
 8012f9a:	b084      	sub	sp, #16
 8012f9c:	af00      	add	r7, sp, #0
 8012f9e:	6078      	str	r0, [r7, #4]
 8012fa0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d10b      	bne.n	8012fc4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8012fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fb0:	b672      	cpsid	i
 8012fb2:	f383 8811 	msr	BASEPRI, r3
 8012fb6:	f3bf 8f6f 	isb	sy
 8012fba:	f3bf 8f4f 	dsb	sy
 8012fbe:	b662      	cpsie	i
 8012fc0:	60bb      	str	r3, [r7, #8]
 8012fc2:	e7fe      	b.n	8012fc2 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8012fc4:	f002 fdf8 	bl	8015bb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012fc8:	68fb      	ldr	r3, [r7, #12]
 8012fca:	681a      	ldr	r2, [r3, #0]
 8012fcc:	68fb      	ldr	r3, [r7, #12]
 8012fce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012fd0:	68f9      	ldr	r1, [r7, #12]
 8012fd2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012fd4:	fb01 f303 	mul.w	r3, r1, r3
 8012fd8:	441a      	add	r2, r3
 8012fda:	68fb      	ldr	r3, [r7, #12]
 8012fdc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	2200      	movs	r2, #0
 8012fe2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8012fe4:	68fb      	ldr	r3, [r7, #12]
 8012fe6:	681a      	ldr	r2, [r3, #0]
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	681a      	ldr	r2, [r3, #0]
 8012ff0:	68fb      	ldr	r3, [r7, #12]
 8012ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012ff4:	3b01      	subs	r3, #1
 8012ff6:	68f9      	ldr	r1, [r7, #12]
 8012ff8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8012ffa:	fb01 f303 	mul.w	r3, r1, r3
 8012ffe:	441a      	add	r2, r3
 8013000:	68fb      	ldr	r3, [r7, #12]
 8013002:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	22ff      	movs	r2, #255	; 0xff
 8013008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	22ff      	movs	r2, #255	; 0xff
 8013010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8013014:	683b      	ldr	r3, [r7, #0]
 8013016:	2b00      	cmp	r3, #0
 8013018:	d114      	bne.n	8013044 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801301a:	68fb      	ldr	r3, [r7, #12]
 801301c:	691b      	ldr	r3, [r3, #16]
 801301e:	2b00      	cmp	r3, #0
 8013020:	d01a      	beq.n	8013058 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	3310      	adds	r3, #16
 8013026:	4618      	mov	r0, r3
 8013028:	f001 fdb6 	bl	8014b98 <xTaskRemoveFromEventList>
 801302c:	4603      	mov	r3, r0
 801302e:	2b00      	cmp	r3, #0
 8013030:	d012      	beq.n	8013058 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8013032:	4b0d      	ldr	r3, [pc, #52]	; (8013068 <xQueueGenericReset+0xd0>)
 8013034:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013038:	601a      	str	r2, [r3, #0]
 801303a:	f3bf 8f4f 	dsb	sy
 801303e:	f3bf 8f6f 	isb	sy
 8013042:	e009      	b.n	8013058 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8013044:	68fb      	ldr	r3, [r7, #12]
 8013046:	3310      	adds	r3, #16
 8013048:	4618      	mov	r0, r3
 801304a:	f7ff fef1 	bl	8012e30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	3324      	adds	r3, #36	; 0x24
 8013052:	4618      	mov	r0, r3
 8013054:	f7ff feec 	bl	8012e30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8013058:	f002 fde0 	bl	8015c1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801305c:	2301      	movs	r3, #1
}
 801305e:	4618      	mov	r0, r3
 8013060:	3710      	adds	r7, #16
 8013062:	46bd      	mov	sp, r7
 8013064:	bd80      	pop	{r7, pc}
 8013066:	bf00      	nop
 8013068:	e000ed04 	.word	0xe000ed04

0801306c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 801306c:	b580      	push	{r7, lr}
 801306e:	b08e      	sub	sp, #56	; 0x38
 8013070:	af02      	add	r7, sp, #8
 8013072:	60f8      	str	r0, [r7, #12]
 8013074:	60b9      	str	r1, [r7, #8]
 8013076:	607a      	str	r2, [r7, #4]
 8013078:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801307a:	68fb      	ldr	r3, [r7, #12]
 801307c:	2b00      	cmp	r3, #0
 801307e:	d10b      	bne.n	8013098 <xQueueGenericCreateStatic+0x2c>
 8013080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013084:	b672      	cpsid	i
 8013086:	f383 8811 	msr	BASEPRI, r3
 801308a:	f3bf 8f6f 	isb	sy
 801308e:	f3bf 8f4f 	dsb	sy
 8013092:	b662      	cpsie	i
 8013094:	62bb      	str	r3, [r7, #40]	; 0x28
 8013096:	e7fe      	b.n	8013096 <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8013098:	683b      	ldr	r3, [r7, #0]
 801309a:	2b00      	cmp	r3, #0
 801309c:	d10b      	bne.n	80130b6 <xQueueGenericCreateStatic+0x4a>
 801309e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130a2:	b672      	cpsid	i
 80130a4:	f383 8811 	msr	BASEPRI, r3
 80130a8:	f3bf 8f6f 	isb	sy
 80130ac:	f3bf 8f4f 	dsb	sy
 80130b0:	b662      	cpsie	i
 80130b2:	627b      	str	r3, [r7, #36]	; 0x24
 80130b4:	e7fe      	b.n	80130b4 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80130b6:	687b      	ldr	r3, [r7, #4]
 80130b8:	2b00      	cmp	r3, #0
 80130ba:	d002      	beq.n	80130c2 <xQueueGenericCreateStatic+0x56>
 80130bc:	68bb      	ldr	r3, [r7, #8]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d001      	beq.n	80130c6 <xQueueGenericCreateStatic+0x5a>
 80130c2:	2301      	movs	r3, #1
 80130c4:	e000      	b.n	80130c8 <xQueueGenericCreateStatic+0x5c>
 80130c6:	2300      	movs	r3, #0
 80130c8:	2b00      	cmp	r3, #0
 80130ca:	d10b      	bne.n	80130e4 <xQueueGenericCreateStatic+0x78>
 80130cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130d0:	b672      	cpsid	i
 80130d2:	f383 8811 	msr	BASEPRI, r3
 80130d6:	f3bf 8f6f 	isb	sy
 80130da:	f3bf 8f4f 	dsb	sy
 80130de:	b662      	cpsie	i
 80130e0:	623b      	str	r3, [r7, #32]
 80130e2:	e7fe      	b.n	80130e2 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	2b00      	cmp	r3, #0
 80130e8:	d102      	bne.n	80130f0 <xQueueGenericCreateStatic+0x84>
 80130ea:	68bb      	ldr	r3, [r7, #8]
 80130ec:	2b00      	cmp	r3, #0
 80130ee:	d101      	bne.n	80130f4 <xQueueGenericCreateStatic+0x88>
 80130f0:	2301      	movs	r3, #1
 80130f2:	e000      	b.n	80130f6 <xQueueGenericCreateStatic+0x8a>
 80130f4:	2300      	movs	r3, #0
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d10b      	bne.n	8013112 <xQueueGenericCreateStatic+0xa6>
 80130fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130fe:	b672      	cpsid	i
 8013100:	f383 8811 	msr	BASEPRI, r3
 8013104:	f3bf 8f6f 	isb	sy
 8013108:	f3bf 8f4f 	dsb	sy
 801310c:	b662      	cpsie	i
 801310e:	61fb      	str	r3, [r7, #28]
 8013110:	e7fe      	b.n	8013110 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8013112:	2350      	movs	r3, #80	; 0x50
 8013114:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8013116:	697b      	ldr	r3, [r7, #20]
 8013118:	2b50      	cmp	r3, #80	; 0x50
 801311a:	d00b      	beq.n	8013134 <xQueueGenericCreateStatic+0xc8>
 801311c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013120:	b672      	cpsid	i
 8013122:	f383 8811 	msr	BASEPRI, r3
 8013126:	f3bf 8f6f 	isb	sy
 801312a:	f3bf 8f4f 	dsb	sy
 801312e:	b662      	cpsie	i
 8013130:	61bb      	str	r3, [r7, #24]
 8013132:	e7fe      	b.n	8013132 <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8013134:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8013136:	683b      	ldr	r3, [r7, #0]
 8013138:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801313a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801313c:	2b00      	cmp	r3, #0
 801313e:	d00d      	beq.n	801315c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8013140:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013142:	2201      	movs	r2, #1
 8013144:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8013148:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801314c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801314e:	9300      	str	r3, [sp, #0]
 8013150:	4613      	mov	r3, r2
 8013152:	687a      	ldr	r2, [r7, #4]
 8013154:	68b9      	ldr	r1, [r7, #8]
 8013156:	68f8      	ldr	r0, [r7, #12]
 8013158:	f000 f846 	bl	80131e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801315c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 801315e:	4618      	mov	r0, r3
 8013160:	3730      	adds	r7, #48	; 0x30
 8013162:	46bd      	mov	sp, r7
 8013164:	bd80      	pop	{r7, pc}

08013166 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8013166:	b580      	push	{r7, lr}
 8013168:	b08a      	sub	sp, #40	; 0x28
 801316a:	af02      	add	r7, sp, #8
 801316c:	60f8      	str	r0, [r7, #12]
 801316e:	60b9      	str	r1, [r7, #8]
 8013170:	4613      	mov	r3, r2
 8013172:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8013174:	68fb      	ldr	r3, [r7, #12]
 8013176:	2b00      	cmp	r3, #0
 8013178:	d10b      	bne.n	8013192 <xQueueGenericCreate+0x2c>
 801317a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801317e:	b672      	cpsid	i
 8013180:	f383 8811 	msr	BASEPRI, r3
 8013184:	f3bf 8f6f 	isb	sy
 8013188:	f3bf 8f4f 	dsb	sy
 801318c:	b662      	cpsie	i
 801318e:	613b      	str	r3, [r7, #16]
 8013190:	e7fe      	b.n	8013190 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8013192:	68bb      	ldr	r3, [r7, #8]
 8013194:	2b00      	cmp	r3, #0
 8013196:	d102      	bne.n	801319e <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8013198:	2300      	movs	r3, #0
 801319a:	61fb      	str	r3, [r7, #28]
 801319c:	e004      	b.n	80131a8 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	68ba      	ldr	r2, [r7, #8]
 80131a2:	fb02 f303 	mul.w	r3, r2, r3
 80131a6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80131a8:	69fb      	ldr	r3, [r7, #28]
 80131aa:	3350      	adds	r3, #80	; 0x50
 80131ac:	4618      	mov	r0, r3
 80131ae:	f002 fe25 	bl	8015dfc <pvPortMalloc>
 80131b2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80131b4:	69bb      	ldr	r3, [r7, #24]
 80131b6:	2b00      	cmp	r3, #0
 80131b8:	d011      	beq.n	80131de <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80131ba:	69bb      	ldr	r3, [r7, #24]
 80131bc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80131be:	697b      	ldr	r3, [r7, #20]
 80131c0:	3350      	adds	r3, #80	; 0x50
 80131c2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80131c4:	69bb      	ldr	r3, [r7, #24]
 80131c6:	2200      	movs	r2, #0
 80131c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80131cc:	79fa      	ldrb	r2, [r7, #7]
 80131ce:	69bb      	ldr	r3, [r7, #24]
 80131d0:	9300      	str	r3, [sp, #0]
 80131d2:	4613      	mov	r3, r2
 80131d4:	697a      	ldr	r2, [r7, #20]
 80131d6:	68b9      	ldr	r1, [r7, #8]
 80131d8:	68f8      	ldr	r0, [r7, #12]
 80131da:	f000 f805 	bl	80131e8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80131de:	69bb      	ldr	r3, [r7, #24]
	}
 80131e0:	4618      	mov	r0, r3
 80131e2:	3720      	adds	r7, #32
 80131e4:	46bd      	mov	sp, r7
 80131e6:	bd80      	pop	{r7, pc}

080131e8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b084      	sub	sp, #16
 80131ec:	af00      	add	r7, sp, #0
 80131ee:	60f8      	str	r0, [r7, #12]
 80131f0:	60b9      	str	r1, [r7, #8]
 80131f2:	607a      	str	r2, [r7, #4]
 80131f4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80131f6:	68bb      	ldr	r3, [r7, #8]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d103      	bne.n	8013204 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80131fc:	69bb      	ldr	r3, [r7, #24]
 80131fe:	69ba      	ldr	r2, [r7, #24]
 8013200:	601a      	str	r2, [r3, #0]
 8013202:	e002      	b.n	801320a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8013204:	69bb      	ldr	r3, [r7, #24]
 8013206:	687a      	ldr	r2, [r7, #4]
 8013208:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801320a:	69bb      	ldr	r3, [r7, #24]
 801320c:	68fa      	ldr	r2, [r7, #12]
 801320e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8013210:	69bb      	ldr	r3, [r7, #24]
 8013212:	68ba      	ldr	r2, [r7, #8]
 8013214:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8013216:	2101      	movs	r1, #1
 8013218:	69b8      	ldr	r0, [r7, #24]
 801321a:	f7ff febd 	bl	8012f98 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801321e:	69bb      	ldr	r3, [r7, #24]
 8013220:	78fa      	ldrb	r2, [r7, #3]
 8013222:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8013226:	bf00      	nop
 8013228:	3710      	adds	r7, #16
 801322a:	46bd      	mov	sp, r7
 801322c:	bd80      	pop	{r7, pc}

0801322e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 801322e:	b580      	push	{r7, lr}
 8013230:	b082      	sub	sp, #8
 8013232:	af00      	add	r7, sp, #0
 8013234:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	2b00      	cmp	r3, #0
 801323a:	d00e      	beq.n	801325a <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	2200      	movs	r2, #0
 8013240:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	2200      	movs	r2, #0
 8013246:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	2200      	movs	r2, #0
 801324c:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 801324e:	2300      	movs	r3, #0
 8013250:	2200      	movs	r2, #0
 8013252:	2100      	movs	r1, #0
 8013254:	6878      	ldr	r0, [r7, #4]
 8013256:	f000 f92b 	bl	80134b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 801325a:	bf00      	nop
 801325c:	3708      	adds	r7, #8
 801325e:	46bd      	mov	sp, r7
 8013260:	bd80      	pop	{r7, pc}

08013262 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8013262:	b580      	push	{r7, lr}
 8013264:	b086      	sub	sp, #24
 8013266:	af00      	add	r7, sp, #0
 8013268:	4603      	mov	r3, r0
 801326a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801326c:	2301      	movs	r3, #1
 801326e:	617b      	str	r3, [r7, #20]
 8013270:	2300      	movs	r3, #0
 8013272:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8013274:	79fb      	ldrb	r3, [r7, #7]
 8013276:	461a      	mov	r2, r3
 8013278:	6939      	ldr	r1, [r7, #16]
 801327a:	6978      	ldr	r0, [r7, #20]
 801327c:	f7ff ff73 	bl	8013166 <xQueueGenericCreate>
 8013280:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8013282:	68f8      	ldr	r0, [r7, #12]
 8013284:	f7ff ffd3 	bl	801322e <prvInitialiseMutex>

		return xNewQueue;
 8013288:	68fb      	ldr	r3, [r7, #12]
	}
 801328a:	4618      	mov	r0, r3
 801328c:	3718      	adds	r7, #24
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}

08013292 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8013292:	b580      	push	{r7, lr}
 8013294:	b088      	sub	sp, #32
 8013296:	af02      	add	r7, sp, #8
 8013298:	4603      	mov	r3, r0
 801329a:	6039      	str	r1, [r7, #0]
 801329c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 801329e:	2301      	movs	r3, #1
 80132a0:	617b      	str	r3, [r7, #20]
 80132a2:	2300      	movs	r3, #0
 80132a4:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80132a6:	79fb      	ldrb	r3, [r7, #7]
 80132a8:	9300      	str	r3, [sp, #0]
 80132aa:	683b      	ldr	r3, [r7, #0]
 80132ac:	2200      	movs	r2, #0
 80132ae:	6939      	ldr	r1, [r7, #16]
 80132b0:	6978      	ldr	r0, [r7, #20]
 80132b2:	f7ff fedb 	bl	801306c <xQueueGenericCreateStatic>
 80132b6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80132b8:	68f8      	ldr	r0, [r7, #12]
 80132ba:	f7ff ffb8 	bl	801322e <prvInitialiseMutex>

		return xNewQueue;
 80132be:	68fb      	ldr	r3, [r7, #12]
	}
 80132c0:	4618      	mov	r0, r3
 80132c2:	3718      	adds	r7, #24
 80132c4:	46bd      	mov	sp, r7
 80132c6:	bd80      	pop	{r7, pc}

080132c8 <xQueueGetMutexHolder>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_MUTEXES == 1 ) && ( INCLUDE_xSemaphoreGetMutexHolder == 1 ) )

	TaskHandle_t xQueueGetMutexHolder( QueueHandle_t xSemaphore )
	{
 80132c8:	b580      	push	{r7, lr}
 80132ca:	b084      	sub	sp, #16
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]
	TaskHandle_t pxReturn;
	Queue_t * const pxSemaphore = ( Queue_t * ) xSemaphore;
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	60bb      	str	r3, [r7, #8]
		/* This function is called by xSemaphoreGetMutexHolder(), and should not
		be called directly.  Note:  This is a good way of determining if the
		calling task is the mutex holder, but not a good way of determining the
		identity of the mutex holder, as the holder may change between the
		following critical section exiting and the function returning. */
		taskENTER_CRITICAL();
 80132d4:	f002 fc70 	bl	8015bb8 <vPortEnterCritical>
		{
			if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
 80132d8:	68bb      	ldr	r3, [r7, #8]
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d103      	bne.n	80132e8 <xQueueGetMutexHolder+0x20>
			{
				pxReturn = pxSemaphore->u.xSemaphore.xMutexHolder;
 80132e0:	68bb      	ldr	r3, [r7, #8]
 80132e2:	689b      	ldr	r3, [r3, #8]
 80132e4:	60fb      	str	r3, [r7, #12]
 80132e6:	e001      	b.n	80132ec <xQueueGetMutexHolder+0x24>
			}
			else
			{
				pxReturn = NULL;
 80132e8:	2300      	movs	r3, #0
 80132ea:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 80132ec:	f002 fc96 	bl	8015c1c <vPortExitCritical>

		return pxReturn;
 80132f0:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
 80132f2:	4618      	mov	r0, r3
 80132f4:	3710      	adds	r7, #16
 80132f6:	46bd      	mov	sp, r7
 80132f8:	bd80      	pop	{r7, pc}

080132fa <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80132fa:	b590      	push	{r4, r7, lr}
 80132fc:	b087      	sub	sp, #28
 80132fe:	af00      	add	r7, sp, #0
 8013300:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8013302:	687b      	ldr	r3, [r7, #4]
 8013304:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8013306:	693b      	ldr	r3, [r7, #16]
 8013308:	2b00      	cmp	r3, #0
 801330a:	d10b      	bne.n	8013324 <xQueueGiveMutexRecursive+0x2a>
 801330c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013310:	b672      	cpsid	i
 8013312:	f383 8811 	msr	BASEPRI, r3
 8013316:	f3bf 8f6f 	isb	sy
 801331a:	f3bf 8f4f 	dsb	sy
 801331e:	b662      	cpsie	i
 8013320:	60fb      	str	r3, [r7, #12]
 8013322:	e7fe      	b.n	8013322 <xQueueGiveMutexRecursive+0x28>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8013324:	693b      	ldr	r3, [r7, #16]
 8013326:	689c      	ldr	r4, [r3, #8]
 8013328:	f001 fdf4 	bl	8014f14 <xTaskGetCurrentTaskHandle>
 801332c:	4603      	mov	r3, r0
 801332e:	429c      	cmp	r4, r3
 8013330:	d111      	bne.n	8013356 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8013332:	693b      	ldr	r3, [r7, #16]
 8013334:	68db      	ldr	r3, [r3, #12]
 8013336:	1e5a      	subs	r2, r3, #1
 8013338:	693b      	ldr	r3, [r7, #16]
 801333a:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 801333c:	693b      	ldr	r3, [r7, #16]
 801333e:	68db      	ldr	r3, [r3, #12]
 8013340:	2b00      	cmp	r3, #0
 8013342:	d105      	bne.n	8013350 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8013344:	2300      	movs	r3, #0
 8013346:	2200      	movs	r2, #0
 8013348:	2100      	movs	r1, #0
 801334a:	6938      	ldr	r0, [r7, #16]
 801334c:	f000 f8b0 	bl	80134b0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8013350:	2301      	movs	r3, #1
 8013352:	617b      	str	r3, [r7, #20]
 8013354:	e001      	b.n	801335a <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8013356:	2300      	movs	r3, #0
 8013358:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 801335a:	697b      	ldr	r3, [r7, #20]
	}
 801335c:	4618      	mov	r0, r3
 801335e:	371c      	adds	r7, #28
 8013360:	46bd      	mov	sp, r7
 8013362:	bd90      	pop	{r4, r7, pc}

08013364 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8013364:	b590      	push	{r4, r7, lr}
 8013366:	b087      	sub	sp, #28
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8013372:	693b      	ldr	r3, [r7, #16]
 8013374:	2b00      	cmp	r3, #0
 8013376:	d10b      	bne.n	8013390 <xQueueTakeMutexRecursive+0x2c>
 8013378:	f04f 0350 	mov.w	r3, #80	; 0x50
 801337c:	b672      	cpsid	i
 801337e:	f383 8811 	msr	BASEPRI, r3
 8013382:	f3bf 8f6f 	isb	sy
 8013386:	f3bf 8f4f 	dsb	sy
 801338a:	b662      	cpsie	i
 801338c:	60fb      	str	r3, [r7, #12]
 801338e:	e7fe      	b.n	801338e <xQueueTakeMutexRecursive+0x2a>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8013390:	693b      	ldr	r3, [r7, #16]
 8013392:	689c      	ldr	r4, [r3, #8]
 8013394:	f001 fdbe 	bl	8014f14 <xTaskGetCurrentTaskHandle>
 8013398:	4603      	mov	r3, r0
 801339a:	429c      	cmp	r4, r3
 801339c:	d107      	bne.n	80133ae <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 801339e:	693b      	ldr	r3, [r7, #16]
 80133a0:	68db      	ldr	r3, [r3, #12]
 80133a2:	1c5a      	adds	r2, r3, #1
 80133a4:	693b      	ldr	r3, [r7, #16]
 80133a6:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80133a8:	2301      	movs	r3, #1
 80133aa:	617b      	str	r3, [r7, #20]
 80133ac:	e00c      	b.n	80133c8 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80133ae:	6839      	ldr	r1, [r7, #0]
 80133b0:	6938      	ldr	r0, [r7, #16]
 80133b2:	f000 fb8f 	bl	8013ad4 <xQueueSemaphoreTake>
 80133b6:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80133b8:	697b      	ldr	r3, [r7, #20]
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d004      	beq.n	80133c8 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80133be:	693b      	ldr	r3, [r7, #16]
 80133c0:	68db      	ldr	r3, [r3, #12]
 80133c2:	1c5a      	adds	r2, r3, #1
 80133c4:	693b      	ldr	r3, [r7, #16]
 80133c6:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80133c8:	697b      	ldr	r3, [r7, #20]
	}
 80133ca:	4618      	mov	r0, r3
 80133cc:	371c      	adds	r7, #28
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd90      	pop	{r4, r7, pc}

080133d2 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80133d2:	b580      	push	{r7, lr}
 80133d4:	b08a      	sub	sp, #40	; 0x28
 80133d6:	af02      	add	r7, sp, #8
 80133d8:	60f8      	str	r0, [r7, #12]
 80133da:	60b9      	str	r1, [r7, #8]
 80133dc:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80133de:	68fb      	ldr	r3, [r7, #12]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d10b      	bne.n	80133fc <xQueueCreateCountingSemaphoreStatic+0x2a>
 80133e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133e8:	b672      	cpsid	i
 80133ea:	f383 8811 	msr	BASEPRI, r3
 80133ee:	f3bf 8f6f 	isb	sy
 80133f2:	f3bf 8f4f 	dsb	sy
 80133f6:	b662      	cpsie	i
 80133f8:	61bb      	str	r3, [r7, #24]
 80133fa:	e7fe      	b.n	80133fa <xQueueCreateCountingSemaphoreStatic+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 80133fc:	68ba      	ldr	r2, [r7, #8]
 80133fe:	68fb      	ldr	r3, [r7, #12]
 8013400:	429a      	cmp	r2, r3
 8013402:	d90b      	bls.n	801341c <xQueueCreateCountingSemaphoreStatic+0x4a>
 8013404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013408:	b672      	cpsid	i
 801340a:	f383 8811 	msr	BASEPRI, r3
 801340e:	f3bf 8f6f 	isb	sy
 8013412:	f3bf 8f4f 	dsb	sy
 8013416:	b662      	cpsie	i
 8013418:	617b      	str	r3, [r7, #20]
 801341a:	e7fe      	b.n	801341a <xQueueCreateCountingSemaphoreStatic+0x48>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801341c:	2302      	movs	r3, #2
 801341e:	9300      	str	r3, [sp, #0]
 8013420:	687b      	ldr	r3, [r7, #4]
 8013422:	2200      	movs	r2, #0
 8013424:	2100      	movs	r1, #0
 8013426:	68f8      	ldr	r0, [r7, #12]
 8013428:	f7ff fe20 	bl	801306c <xQueueGenericCreateStatic>
 801342c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 801342e:	69fb      	ldr	r3, [r7, #28]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d002      	beq.n	801343a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8013434:	69fb      	ldr	r3, [r7, #28]
 8013436:	68ba      	ldr	r2, [r7, #8]
 8013438:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801343a:	69fb      	ldr	r3, [r7, #28]
	}
 801343c:	4618      	mov	r0, r3
 801343e:	3720      	adds	r7, #32
 8013440:	46bd      	mov	sp, r7
 8013442:	bd80      	pop	{r7, pc}

08013444 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8013444:	b580      	push	{r7, lr}
 8013446:	b086      	sub	sp, #24
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d10b      	bne.n	801346c <xQueueCreateCountingSemaphore+0x28>
 8013454:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013458:	b672      	cpsid	i
 801345a:	f383 8811 	msr	BASEPRI, r3
 801345e:	f3bf 8f6f 	isb	sy
 8013462:	f3bf 8f4f 	dsb	sy
 8013466:	b662      	cpsie	i
 8013468:	613b      	str	r3, [r7, #16]
 801346a:	e7fe      	b.n	801346a <xQueueCreateCountingSemaphore+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801346c:	683a      	ldr	r2, [r7, #0]
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	429a      	cmp	r2, r3
 8013472:	d90b      	bls.n	801348c <xQueueCreateCountingSemaphore+0x48>
 8013474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013478:	b672      	cpsid	i
 801347a:	f383 8811 	msr	BASEPRI, r3
 801347e:	f3bf 8f6f 	isb	sy
 8013482:	f3bf 8f4f 	dsb	sy
 8013486:	b662      	cpsie	i
 8013488:	60fb      	str	r3, [r7, #12]
 801348a:	e7fe      	b.n	801348a <xQueueCreateCountingSemaphore+0x46>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 801348c:	2202      	movs	r2, #2
 801348e:	2100      	movs	r1, #0
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f7ff fe68 	bl	8013166 <xQueueGenericCreate>
 8013496:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8013498:	697b      	ldr	r3, [r7, #20]
 801349a:	2b00      	cmp	r3, #0
 801349c:	d002      	beq.n	80134a4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	683a      	ldr	r2, [r7, #0]
 80134a2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80134a4:	697b      	ldr	r3, [r7, #20]
	}
 80134a6:	4618      	mov	r0, r3
 80134a8:	3718      	adds	r7, #24
 80134aa:	46bd      	mov	sp, r7
 80134ac:	bd80      	pop	{r7, pc}
	...

080134b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80134b0:	b580      	push	{r7, lr}
 80134b2:	b08e      	sub	sp, #56	; 0x38
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	60f8      	str	r0, [r7, #12]
 80134b8:	60b9      	str	r1, [r7, #8]
 80134ba:	607a      	str	r2, [r7, #4]
 80134bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80134be:	2300      	movs	r3, #0
 80134c0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80134c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d10b      	bne.n	80134e4 <xQueueGenericSend+0x34>
 80134cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80134d0:	b672      	cpsid	i
 80134d2:	f383 8811 	msr	BASEPRI, r3
 80134d6:	f3bf 8f6f 	isb	sy
 80134da:	f3bf 8f4f 	dsb	sy
 80134de:	b662      	cpsie	i
 80134e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80134e2:	e7fe      	b.n	80134e2 <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80134e4:	68bb      	ldr	r3, [r7, #8]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d103      	bne.n	80134f2 <xQueueGenericSend+0x42>
 80134ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80134ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d101      	bne.n	80134f6 <xQueueGenericSend+0x46>
 80134f2:	2301      	movs	r3, #1
 80134f4:	e000      	b.n	80134f8 <xQueueGenericSend+0x48>
 80134f6:	2300      	movs	r3, #0
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	d10b      	bne.n	8013514 <xQueueGenericSend+0x64>
 80134fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013500:	b672      	cpsid	i
 8013502:	f383 8811 	msr	BASEPRI, r3
 8013506:	f3bf 8f6f 	isb	sy
 801350a:	f3bf 8f4f 	dsb	sy
 801350e:	b662      	cpsie	i
 8013510:	627b      	str	r3, [r7, #36]	; 0x24
 8013512:	e7fe      	b.n	8013512 <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013514:	683b      	ldr	r3, [r7, #0]
 8013516:	2b02      	cmp	r3, #2
 8013518:	d103      	bne.n	8013522 <xQueueGenericSend+0x72>
 801351a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801351c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801351e:	2b01      	cmp	r3, #1
 8013520:	d101      	bne.n	8013526 <xQueueGenericSend+0x76>
 8013522:	2301      	movs	r3, #1
 8013524:	e000      	b.n	8013528 <xQueueGenericSend+0x78>
 8013526:	2300      	movs	r3, #0
 8013528:	2b00      	cmp	r3, #0
 801352a:	d10b      	bne.n	8013544 <xQueueGenericSend+0x94>
 801352c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013530:	b672      	cpsid	i
 8013532:	f383 8811 	msr	BASEPRI, r3
 8013536:	f3bf 8f6f 	isb	sy
 801353a:	f3bf 8f4f 	dsb	sy
 801353e:	b662      	cpsie	i
 8013540:	623b      	str	r3, [r7, #32]
 8013542:	e7fe      	b.n	8013542 <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013544:	f001 fcf6 	bl	8014f34 <xTaskGetSchedulerState>
 8013548:	4603      	mov	r3, r0
 801354a:	2b00      	cmp	r3, #0
 801354c:	d102      	bne.n	8013554 <xQueueGenericSend+0xa4>
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d101      	bne.n	8013558 <xQueueGenericSend+0xa8>
 8013554:	2301      	movs	r3, #1
 8013556:	e000      	b.n	801355a <xQueueGenericSend+0xaa>
 8013558:	2300      	movs	r3, #0
 801355a:	2b00      	cmp	r3, #0
 801355c:	d10b      	bne.n	8013576 <xQueueGenericSend+0xc6>
 801355e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013562:	b672      	cpsid	i
 8013564:	f383 8811 	msr	BASEPRI, r3
 8013568:	f3bf 8f6f 	isb	sy
 801356c:	f3bf 8f4f 	dsb	sy
 8013570:	b662      	cpsie	i
 8013572:	61fb      	str	r3, [r7, #28]
 8013574:	e7fe      	b.n	8013574 <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013576:	f002 fb1f 	bl	8015bb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801357a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801357c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801357e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013582:	429a      	cmp	r2, r3
 8013584:	d302      	bcc.n	801358c <xQueueGenericSend+0xdc>
 8013586:	683b      	ldr	r3, [r7, #0]
 8013588:	2b02      	cmp	r3, #2
 801358a:	d129      	bne.n	80135e0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801358c:	683a      	ldr	r2, [r7, #0]
 801358e:	68b9      	ldr	r1, [r7, #8]
 8013590:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013592:	f000 fc6e 	bl	8013e72 <prvCopyDataToQueue>
 8013596:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013598:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801359a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801359c:	2b00      	cmp	r3, #0
 801359e:	d010      	beq.n	80135c2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80135a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80135a2:	3324      	adds	r3, #36	; 0x24
 80135a4:	4618      	mov	r0, r3
 80135a6:	f001 faf7 	bl	8014b98 <xTaskRemoveFromEventList>
 80135aa:	4603      	mov	r3, r0
 80135ac:	2b00      	cmp	r3, #0
 80135ae:	d013      	beq.n	80135d8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80135b0:	4b3f      	ldr	r3, [pc, #252]	; (80136b0 <xQueueGenericSend+0x200>)
 80135b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135b6:	601a      	str	r2, [r3, #0]
 80135b8:	f3bf 8f4f 	dsb	sy
 80135bc:	f3bf 8f6f 	isb	sy
 80135c0:	e00a      	b.n	80135d8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80135c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d007      	beq.n	80135d8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80135c8:	4b39      	ldr	r3, [pc, #228]	; (80136b0 <xQueueGenericSend+0x200>)
 80135ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80135ce:	601a      	str	r2, [r3, #0]
 80135d0:	f3bf 8f4f 	dsb	sy
 80135d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80135d8:	f002 fb20 	bl	8015c1c <vPortExitCritical>
				return pdPASS;
 80135dc:	2301      	movs	r3, #1
 80135de:	e063      	b.n	80136a8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	2b00      	cmp	r3, #0
 80135e4:	d103      	bne.n	80135ee <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80135e6:	f002 fb19 	bl	8015c1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80135ea:	2300      	movs	r3, #0
 80135ec:	e05c      	b.n	80136a8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80135ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80135f0:	2b00      	cmp	r3, #0
 80135f2:	d106      	bne.n	8013602 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80135f4:	f107 0314 	add.w	r3, r7, #20
 80135f8:	4618      	mov	r0, r3
 80135fa:	f001 fb31 	bl	8014c60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80135fe:	2301      	movs	r3, #1
 8013600:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013602:	f002 fb0b 	bl	8015c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013606:	f001 f88f 	bl	8014728 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801360a:	f002 fad5 	bl	8015bb8 <vPortEnterCritical>
 801360e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013610:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013614:	b25b      	sxtb	r3, r3
 8013616:	f1b3 3fff 	cmp.w	r3, #4294967295
 801361a:	d103      	bne.n	8013624 <xQueueGenericSend+0x174>
 801361c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801361e:	2200      	movs	r2, #0
 8013620:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013624:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013626:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801362a:	b25b      	sxtb	r3, r3
 801362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013630:	d103      	bne.n	801363a <xQueueGenericSend+0x18a>
 8013632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013634:	2200      	movs	r2, #0
 8013636:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801363a:	f002 faef 	bl	8015c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801363e:	1d3a      	adds	r2, r7, #4
 8013640:	f107 0314 	add.w	r3, r7, #20
 8013644:	4611      	mov	r1, r2
 8013646:	4618      	mov	r0, r3
 8013648:	f001 fb20 	bl	8014c8c <xTaskCheckForTimeOut>
 801364c:	4603      	mov	r3, r0
 801364e:	2b00      	cmp	r3, #0
 8013650:	d124      	bne.n	801369c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8013652:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013654:	f000 fd05 	bl	8014062 <prvIsQueueFull>
 8013658:	4603      	mov	r3, r0
 801365a:	2b00      	cmp	r3, #0
 801365c:	d018      	beq.n	8013690 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801365e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013660:	3310      	adds	r3, #16
 8013662:	687a      	ldr	r2, [r7, #4]
 8013664:	4611      	mov	r1, r2
 8013666:	4618      	mov	r0, r3
 8013668:	f001 fa44 	bl	8014af4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801366c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801366e:	f000 fc90 	bl	8013f92 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8013672:	f001 f867 	bl	8014744 <xTaskResumeAll>
 8013676:	4603      	mov	r3, r0
 8013678:	2b00      	cmp	r3, #0
 801367a:	f47f af7c 	bne.w	8013576 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801367e:	4b0c      	ldr	r3, [pc, #48]	; (80136b0 <xQueueGenericSend+0x200>)
 8013680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013684:	601a      	str	r2, [r3, #0]
 8013686:	f3bf 8f4f 	dsb	sy
 801368a:	f3bf 8f6f 	isb	sy
 801368e:	e772      	b.n	8013576 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8013690:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013692:	f000 fc7e 	bl	8013f92 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013696:	f001 f855 	bl	8014744 <xTaskResumeAll>
 801369a:	e76c      	b.n	8013576 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801369c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801369e:	f000 fc78 	bl	8013f92 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80136a2:	f001 f84f 	bl	8014744 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80136a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80136a8:	4618      	mov	r0, r3
 80136aa:	3738      	adds	r7, #56	; 0x38
 80136ac:	46bd      	mov	sp, r7
 80136ae:	bd80      	pop	{r7, pc}
 80136b0:	e000ed04 	.word	0xe000ed04

080136b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80136b4:	b580      	push	{r7, lr}
 80136b6:	b08e      	sub	sp, #56	; 0x38
 80136b8:	af00      	add	r7, sp, #0
 80136ba:	60f8      	str	r0, [r7, #12]
 80136bc:	60b9      	str	r1, [r7, #8]
 80136be:	607a      	str	r2, [r7, #4]
 80136c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80136c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d10b      	bne.n	80136e4 <xQueueGenericSendFromISR+0x30>
 80136cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136d0:	b672      	cpsid	i
 80136d2:	f383 8811 	msr	BASEPRI, r3
 80136d6:	f3bf 8f6f 	isb	sy
 80136da:	f3bf 8f4f 	dsb	sy
 80136de:	b662      	cpsie	i
 80136e0:	627b      	str	r3, [r7, #36]	; 0x24
 80136e2:	e7fe      	b.n	80136e2 <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80136e4:	68bb      	ldr	r3, [r7, #8]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d103      	bne.n	80136f2 <xQueueGenericSendFromISR+0x3e>
 80136ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80136ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d101      	bne.n	80136f6 <xQueueGenericSendFromISR+0x42>
 80136f2:	2301      	movs	r3, #1
 80136f4:	e000      	b.n	80136f8 <xQueueGenericSendFromISR+0x44>
 80136f6:	2300      	movs	r3, #0
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d10b      	bne.n	8013714 <xQueueGenericSendFromISR+0x60>
 80136fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013700:	b672      	cpsid	i
 8013702:	f383 8811 	msr	BASEPRI, r3
 8013706:	f3bf 8f6f 	isb	sy
 801370a:	f3bf 8f4f 	dsb	sy
 801370e:	b662      	cpsie	i
 8013710:	623b      	str	r3, [r7, #32]
 8013712:	e7fe      	b.n	8013712 <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8013714:	683b      	ldr	r3, [r7, #0]
 8013716:	2b02      	cmp	r3, #2
 8013718:	d103      	bne.n	8013722 <xQueueGenericSendFromISR+0x6e>
 801371a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801371c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801371e:	2b01      	cmp	r3, #1
 8013720:	d101      	bne.n	8013726 <xQueueGenericSendFromISR+0x72>
 8013722:	2301      	movs	r3, #1
 8013724:	e000      	b.n	8013728 <xQueueGenericSendFromISR+0x74>
 8013726:	2300      	movs	r3, #0
 8013728:	2b00      	cmp	r3, #0
 801372a:	d10b      	bne.n	8013744 <xQueueGenericSendFromISR+0x90>
 801372c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013730:	b672      	cpsid	i
 8013732:	f383 8811 	msr	BASEPRI, r3
 8013736:	f3bf 8f6f 	isb	sy
 801373a:	f3bf 8f4f 	dsb	sy
 801373e:	b662      	cpsie	i
 8013740:	61fb      	str	r3, [r7, #28]
 8013742:	e7fe      	b.n	8013742 <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013744:	f002 fb18 	bl	8015d78 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8013748:	f3ef 8211 	mrs	r2, BASEPRI
 801374c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013750:	b672      	cpsid	i
 8013752:	f383 8811 	msr	BASEPRI, r3
 8013756:	f3bf 8f6f 	isb	sy
 801375a:	f3bf 8f4f 	dsb	sy
 801375e:	b662      	cpsie	i
 8013760:	61ba      	str	r2, [r7, #24]
 8013762:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8013764:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013766:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8013768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801376a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801376c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801376e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013770:	429a      	cmp	r2, r3
 8013772:	d302      	bcc.n	801377a <xQueueGenericSendFromISR+0xc6>
 8013774:	683b      	ldr	r3, [r7, #0]
 8013776:	2b02      	cmp	r3, #2
 8013778:	d12c      	bne.n	80137d4 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801377a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801377c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013780:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8013784:	683a      	ldr	r2, [r7, #0]
 8013786:	68b9      	ldr	r1, [r7, #8]
 8013788:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801378a:	f000 fb72 	bl	8013e72 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801378e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8013792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013796:	d112      	bne.n	80137be <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801379a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801379c:	2b00      	cmp	r3, #0
 801379e:	d016      	beq.n	80137ce <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80137a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137a2:	3324      	adds	r3, #36	; 0x24
 80137a4:	4618      	mov	r0, r3
 80137a6:	f001 f9f7 	bl	8014b98 <xTaskRemoveFromEventList>
 80137aa:	4603      	mov	r3, r0
 80137ac:	2b00      	cmp	r3, #0
 80137ae:	d00e      	beq.n	80137ce <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d00b      	beq.n	80137ce <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	2201      	movs	r2, #1
 80137ba:	601a      	str	r2, [r3, #0]
 80137bc:	e007      	b.n	80137ce <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80137be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80137c2:	3301      	adds	r3, #1
 80137c4:	b2db      	uxtb	r3, r3
 80137c6:	b25a      	sxtb	r2, r3
 80137c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137ca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80137ce:	2301      	movs	r3, #1
 80137d0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80137d2:	e001      	b.n	80137d8 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80137d4:	2300      	movs	r3, #0
 80137d6:	637b      	str	r3, [r7, #52]	; 0x34
 80137d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80137da:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80137dc:	693b      	ldr	r3, [r7, #16]
 80137de:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80137e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80137e4:	4618      	mov	r0, r3
 80137e6:	3738      	adds	r7, #56	; 0x38
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bd80      	pop	{r7, pc}

080137ec <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80137ec:	b580      	push	{r7, lr}
 80137ee:	b08e      	sub	sp, #56	; 0x38
 80137f0:	af00      	add	r7, sp, #0
 80137f2:	6078      	str	r0, [r7, #4]
 80137f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80137f6:	687b      	ldr	r3, [r7, #4]
 80137f8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80137fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d10b      	bne.n	8013818 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8013800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013804:	b672      	cpsid	i
 8013806:	f383 8811 	msr	BASEPRI, r3
 801380a:	f3bf 8f6f 	isb	sy
 801380e:	f3bf 8f4f 	dsb	sy
 8013812:	b662      	cpsie	i
 8013814:	623b      	str	r3, [r7, #32]
 8013816:	e7fe      	b.n	8013816 <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801381a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801381c:	2b00      	cmp	r3, #0
 801381e:	d00b      	beq.n	8013838 <xQueueGiveFromISR+0x4c>
 8013820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013824:	b672      	cpsid	i
 8013826:	f383 8811 	msr	BASEPRI, r3
 801382a:	f3bf 8f6f 	isb	sy
 801382e:	f3bf 8f4f 	dsb	sy
 8013832:	b662      	cpsie	i
 8013834:	61fb      	str	r3, [r7, #28]
 8013836:	e7fe      	b.n	8013836 <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8013838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	2b00      	cmp	r3, #0
 801383e:	d103      	bne.n	8013848 <xQueueGiveFromISR+0x5c>
 8013840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013842:	689b      	ldr	r3, [r3, #8]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d101      	bne.n	801384c <xQueueGiveFromISR+0x60>
 8013848:	2301      	movs	r3, #1
 801384a:	e000      	b.n	801384e <xQueueGiveFromISR+0x62>
 801384c:	2300      	movs	r3, #0
 801384e:	2b00      	cmp	r3, #0
 8013850:	d10b      	bne.n	801386a <xQueueGiveFromISR+0x7e>
 8013852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013856:	b672      	cpsid	i
 8013858:	f383 8811 	msr	BASEPRI, r3
 801385c:	f3bf 8f6f 	isb	sy
 8013860:	f3bf 8f4f 	dsb	sy
 8013864:	b662      	cpsie	i
 8013866:	61bb      	str	r3, [r7, #24]
 8013868:	e7fe      	b.n	8013868 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801386a:	f002 fa85 	bl	8015d78 <vPortValidateInterruptPriority>
	__asm volatile
 801386e:	f3ef 8211 	mrs	r2, BASEPRI
 8013872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013876:	b672      	cpsid	i
 8013878:	f383 8811 	msr	BASEPRI, r3
 801387c:	f3bf 8f6f 	isb	sy
 8013880:	f3bf 8f4f 	dsb	sy
 8013884:	b662      	cpsie	i
 8013886:	617a      	str	r2, [r7, #20]
 8013888:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801388a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801388c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801388e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013892:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8013894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8013898:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801389a:	429a      	cmp	r2, r3
 801389c:	d22b      	bcs.n	80138f6 <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801389e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80138a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80138a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80138aa:	1c5a      	adds	r2, r3, #1
 80138ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138ae:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80138b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80138b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80138b8:	d112      	bne.n	80138e0 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80138ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d016      	beq.n	80138f0 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80138c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138c4:	3324      	adds	r3, #36	; 0x24
 80138c6:	4618      	mov	r0, r3
 80138c8:	f001 f966 	bl	8014b98 <xTaskRemoveFromEventList>
 80138cc:	4603      	mov	r3, r0
 80138ce:	2b00      	cmp	r3, #0
 80138d0:	d00e      	beq.n	80138f0 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80138d2:	683b      	ldr	r3, [r7, #0]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d00b      	beq.n	80138f0 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80138d8:	683b      	ldr	r3, [r7, #0]
 80138da:	2201      	movs	r2, #1
 80138dc:	601a      	str	r2, [r3, #0]
 80138de:	e007      	b.n	80138f0 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80138e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80138e4:	3301      	adds	r3, #1
 80138e6:	b2db      	uxtb	r3, r3
 80138e8:	b25a      	sxtb	r2, r3
 80138ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80138ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80138f0:	2301      	movs	r3, #1
 80138f2:	637b      	str	r3, [r7, #52]	; 0x34
 80138f4:	e001      	b.n	80138fa <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80138f6:	2300      	movs	r3, #0
 80138f8:	637b      	str	r3, [r7, #52]	; 0x34
 80138fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80138fc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013906:	4618      	mov	r0, r3
 8013908:	3738      	adds	r7, #56	; 0x38
 801390a:	46bd      	mov	sp, r7
 801390c:	bd80      	pop	{r7, pc}
	...

08013910 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8013910:	b580      	push	{r7, lr}
 8013912:	b08c      	sub	sp, #48	; 0x30
 8013914:	af00      	add	r7, sp, #0
 8013916:	60f8      	str	r0, [r7, #12]
 8013918:	60b9      	str	r1, [r7, #8]
 801391a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 801391c:	2300      	movs	r3, #0
 801391e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013920:	68fb      	ldr	r3, [r7, #12]
 8013922:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013926:	2b00      	cmp	r3, #0
 8013928:	d10b      	bne.n	8013942 <xQueueReceive+0x32>
	__asm volatile
 801392a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801392e:	b672      	cpsid	i
 8013930:	f383 8811 	msr	BASEPRI, r3
 8013934:	f3bf 8f6f 	isb	sy
 8013938:	f3bf 8f4f 	dsb	sy
 801393c:	b662      	cpsie	i
 801393e:	623b      	str	r3, [r7, #32]
 8013940:	e7fe      	b.n	8013940 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013942:	68bb      	ldr	r3, [r7, #8]
 8013944:	2b00      	cmp	r3, #0
 8013946:	d103      	bne.n	8013950 <xQueueReceive+0x40>
 8013948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801394c:	2b00      	cmp	r3, #0
 801394e:	d101      	bne.n	8013954 <xQueueReceive+0x44>
 8013950:	2301      	movs	r3, #1
 8013952:	e000      	b.n	8013956 <xQueueReceive+0x46>
 8013954:	2300      	movs	r3, #0
 8013956:	2b00      	cmp	r3, #0
 8013958:	d10b      	bne.n	8013972 <xQueueReceive+0x62>
 801395a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801395e:	b672      	cpsid	i
 8013960:	f383 8811 	msr	BASEPRI, r3
 8013964:	f3bf 8f6f 	isb	sy
 8013968:	f3bf 8f4f 	dsb	sy
 801396c:	b662      	cpsie	i
 801396e:	61fb      	str	r3, [r7, #28]
 8013970:	e7fe      	b.n	8013970 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013972:	f001 fadf 	bl	8014f34 <xTaskGetSchedulerState>
 8013976:	4603      	mov	r3, r0
 8013978:	2b00      	cmp	r3, #0
 801397a:	d102      	bne.n	8013982 <xQueueReceive+0x72>
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	2b00      	cmp	r3, #0
 8013980:	d101      	bne.n	8013986 <xQueueReceive+0x76>
 8013982:	2301      	movs	r3, #1
 8013984:	e000      	b.n	8013988 <xQueueReceive+0x78>
 8013986:	2300      	movs	r3, #0
 8013988:	2b00      	cmp	r3, #0
 801398a:	d10b      	bne.n	80139a4 <xQueueReceive+0x94>
 801398c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013990:	b672      	cpsid	i
 8013992:	f383 8811 	msr	BASEPRI, r3
 8013996:	f3bf 8f6f 	isb	sy
 801399a:	f3bf 8f4f 	dsb	sy
 801399e:	b662      	cpsie	i
 80139a0:	61bb      	str	r3, [r7, #24]
 80139a2:	e7fe      	b.n	80139a2 <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80139a4:	f002 f908 	bl	8015bb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80139a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80139ac:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80139ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	d01f      	beq.n	80139f4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80139b4:	68b9      	ldr	r1, [r7, #8]
 80139b6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80139b8:	f000 fac5 	bl	8013f46 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80139bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80139be:	1e5a      	subs	r2, r3, #1
 80139c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139c2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80139c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139c6:	691b      	ldr	r3, [r3, #16]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d00f      	beq.n	80139ec <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80139cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80139ce:	3310      	adds	r3, #16
 80139d0:	4618      	mov	r0, r3
 80139d2:	f001 f8e1 	bl	8014b98 <xTaskRemoveFromEventList>
 80139d6:	4603      	mov	r3, r0
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d007      	beq.n	80139ec <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80139dc:	4b3c      	ldr	r3, [pc, #240]	; (8013ad0 <xQueueReceive+0x1c0>)
 80139de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80139e2:	601a      	str	r2, [r3, #0]
 80139e4:	f3bf 8f4f 	dsb	sy
 80139e8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80139ec:	f002 f916 	bl	8015c1c <vPortExitCritical>
				return pdPASS;
 80139f0:	2301      	movs	r3, #1
 80139f2:	e069      	b.n	8013ac8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	2b00      	cmp	r3, #0
 80139f8:	d103      	bne.n	8013a02 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80139fa:	f002 f90f 	bl	8015c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80139fe:	2300      	movs	r3, #0
 8013a00:	e062      	b.n	8013ac8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013a02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	d106      	bne.n	8013a16 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013a08:	f107 0310 	add.w	r3, r7, #16
 8013a0c:	4618      	mov	r0, r3
 8013a0e:	f001 f927 	bl	8014c60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013a12:	2301      	movs	r3, #1
 8013a14:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013a16:	f002 f901 	bl	8015c1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013a1a:	f000 fe85 	bl	8014728 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013a1e:	f002 f8cb 	bl	8015bb8 <vPortEnterCritical>
 8013a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013a28:	b25b      	sxtb	r3, r3
 8013a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a2e:	d103      	bne.n	8013a38 <xQueueReceive+0x128>
 8013a30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a32:	2200      	movs	r2, #0
 8013a34:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013a38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a3a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013a3e:	b25b      	sxtb	r3, r3
 8013a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a44:	d103      	bne.n	8013a4e <xQueueReceive+0x13e>
 8013a46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a48:	2200      	movs	r2, #0
 8013a4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013a4e:	f002 f8e5 	bl	8015c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013a52:	1d3a      	adds	r2, r7, #4
 8013a54:	f107 0310 	add.w	r3, r7, #16
 8013a58:	4611      	mov	r1, r2
 8013a5a:	4618      	mov	r0, r3
 8013a5c:	f001 f916 	bl	8014c8c <xTaskCheckForTimeOut>
 8013a60:	4603      	mov	r3, r0
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d123      	bne.n	8013aae <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013a66:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013a68:	f000 fae5 	bl	8014036 <prvIsQueueEmpty>
 8013a6c:	4603      	mov	r3, r0
 8013a6e:	2b00      	cmp	r3, #0
 8013a70:	d017      	beq.n	8013aa2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a74:	3324      	adds	r3, #36	; 0x24
 8013a76:	687a      	ldr	r2, [r7, #4]
 8013a78:	4611      	mov	r1, r2
 8013a7a:	4618      	mov	r0, r3
 8013a7c:	f001 f83a 	bl	8014af4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013a80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013a82:	f000 fa86 	bl	8013f92 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013a86:	f000 fe5d 	bl	8014744 <xTaskResumeAll>
 8013a8a:	4603      	mov	r3, r0
 8013a8c:	2b00      	cmp	r3, #0
 8013a8e:	d189      	bne.n	80139a4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8013a90:	4b0f      	ldr	r3, [pc, #60]	; (8013ad0 <xQueueReceive+0x1c0>)
 8013a92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a96:	601a      	str	r2, [r3, #0]
 8013a98:	f3bf 8f4f 	dsb	sy
 8013a9c:	f3bf 8f6f 	isb	sy
 8013aa0:	e780      	b.n	80139a4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8013aa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013aa4:	f000 fa75 	bl	8013f92 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013aa8:	f000 fe4c 	bl	8014744 <xTaskResumeAll>
 8013aac:	e77a      	b.n	80139a4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8013aae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013ab0:	f000 fa6f 	bl	8013f92 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013ab4:	f000 fe46 	bl	8014744 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013ab8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013aba:	f000 fabc 	bl	8014036 <prvIsQueueEmpty>
 8013abe:	4603      	mov	r3, r0
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	f43f af6f 	beq.w	80139a4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013ac6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013ac8:	4618      	mov	r0, r3
 8013aca:	3730      	adds	r7, #48	; 0x30
 8013acc:	46bd      	mov	sp, r7
 8013ace:	bd80      	pop	{r7, pc}
 8013ad0:	e000ed04 	.word	0xe000ed04

08013ad4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b08e      	sub	sp, #56	; 0x38
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
 8013adc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8013ade:	2300      	movs	r3, #0
 8013ae0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8013ae6:	2300      	movs	r3, #0
 8013ae8:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8013aea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	d10b      	bne.n	8013b08 <xQueueSemaphoreTake+0x34>
 8013af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013af4:	b672      	cpsid	i
 8013af6:	f383 8811 	msr	BASEPRI, r3
 8013afa:	f3bf 8f6f 	isb	sy
 8013afe:	f3bf 8f4f 	dsb	sy
 8013b02:	b662      	cpsie	i
 8013b04:	623b      	str	r3, [r7, #32]
 8013b06:	e7fe      	b.n	8013b06 <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8013b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013b0c:	2b00      	cmp	r3, #0
 8013b0e:	d00b      	beq.n	8013b28 <xQueueSemaphoreTake+0x54>
 8013b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b14:	b672      	cpsid	i
 8013b16:	f383 8811 	msr	BASEPRI, r3
 8013b1a:	f3bf 8f6f 	isb	sy
 8013b1e:	f3bf 8f4f 	dsb	sy
 8013b22:	b662      	cpsie	i
 8013b24:	61fb      	str	r3, [r7, #28]
 8013b26:	e7fe      	b.n	8013b26 <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8013b28:	f001 fa04 	bl	8014f34 <xTaskGetSchedulerState>
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d102      	bne.n	8013b38 <xQueueSemaphoreTake+0x64>
 8013b32:	683b      	ldr	r3, [r7, #0]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d101      	bne.n	8013b3c <xQueueSemaphoreTake+0x68>
 8013b38:	2301      	movs	r3, #1
 8013b3a:	e000      	b.n	8013b3e <xQueueSemaphoreTake+0x6a>
 8013b3c:	2300      	movs	r3, #0
 8013b3e:	2b00      	cmp	r3, #0
 8013b40:	d10b      	bne.n	8013b5a <xQueueSemaphoreTake+0x86>
 8013b42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013b46:	b672      	cpsid	i
 8013b48:	f383 8811 	msr	BASEPRI, r3
 8013b4c:	f3bf 8f6f 	isb	sy
 8013b50:	f3bf 8f4f 	dsb	sy
 8013b54:	b662      	cpsie	i
 8013b56:	61bb      	str	r3, [r7, #24]
 8013b58:	e7fe      	b.n	8013b58 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8013b5a:	f002 f82d 	bl	8015bb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8013b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013b62:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8013b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b66:	2b00      	cmp	r3, #0
 8013b68:	d024      	beq.n	8013bb4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8013b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013b6c:	1e5a      	subs	r2, r3, #1
 8013b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b70:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d104      	bne.n	8013b84 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8013b7a:	f001 fb55 	bl	8015228 <pvTaskIncrementMutexHeldCount>
 8013b7e:	4602      	mov	r2, r0
 8013b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b82:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b86:	691b      	ldr	r3, [r3, #16]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d00f      	beq.n	8013bac <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b8e:	3310      	adds	r3, #16
 8013b90:	4618      	mov	r0, r3
 8013b92:	f001 f801 	bl	8014b98 <xTaskRemoveFromEventList>
 8013b96:	4603      	mov	r3, r0
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d007      	beq.n	8013bac <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8013b9c:	4b54      	ldr	r3, [pc, #336]	; (8013cf0 <xQueueSemaphoreTake+0x21c>)
 8013b9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013ba2:	601a      	str	r2, [r3, #0]
 8013ba4:	f3bf 8f4f 	dsb	sy
 8013ba8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8013bac:	f002 f836 	bl	8015c1c <vPortExitCritical>
				return pdPASS;
 8013bb0:	2301      	movs	r3, #1
 8013bb2:	e098      	b.n	8013ce6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8013bb4:	683b      	ldr	r3, [r7, #0]
 8013bb6:	2b00      	cmp	r3, #0
 8013bb8:	d112      	bne.n	8013be0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8013bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013bbc:	2b00      	cmp	r3, #0
 8013bbe:	d00b      	beq.n	8013bd8 <xQueueSemaphoreTake+0x104>
 8013bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bc4:	b672      	cpsid	i
 8013bc6:	f383 8811 	msr	BASEPRI, r3
 8013bca:	f3bf 8f6f 	isb	sy
 8013bce:	f3bf 8f4f 	dsb	sy
 8013bd2:	b662      	cpsie	i
 8013bd4:	617b      	str	r3, [r7, #20]
 8013bd6:	e7fe      	b.n	8013bd6 <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8013bd8:	f002 f820 	bl	8015c1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8013bdc:	2300      	movs	r3, #0
 8013bde:	e082      	b.n	8013ce6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8013be0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	d106      	bne.n	8013bf4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8013be6:	f107 030c 	add.w	r3, r7, #12
 8013bea:	4618      	mov	r0, r3
 8013bec:	f001 f838 	bl	8014c60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8013bf0:	2301      	movs	r3, #1
 8013bf2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8013bf4:	f002 f812 	bl	8015c1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8013bf8:	f000 fd96 	bl	8014728 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8013bfc:	f001 ffdc 	bl	8015bb8 <vPortEnterCritical>
 8013c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c02:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013c06:	b25b      	sxtb	r3, r3
 8013c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c0c:	d103      	bne.n	8013c16 <xQueueSemaphoreTake+0x142>
 8013c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c10:	2200      	movs	r2, #0
 8013c12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8013c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c18:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013c1c:	b25b      	sxtb	r3, r3
 8013c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c22:	d103      	bne.n	8013c2c <xQueueSemaphoreTake+0x158>
 8013c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c26:	2200      	movs	r2, #0
 8013c28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8013c2c:	f001 fff6 	bl	8015c1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8013c30:	463a      	mov	r2, r7
 8013c32:	f107 030c 	add.w	r3, r7, #12
 8013c36:	4611      	mov	r1, r2
 8013c38:	4618      	mov	r0, r3
 8013c3a:	f001 f827 	bl	8014c8c <xTaskCheckForTimeOut>
 8013c3e:	4603      	mov	r3, r0
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d132      	bne.n	8013caa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013c44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013c46:	f000 f9f6 	bl	8014036 <prvIsQueueEmpty>
 8013c4a:	4603      	mov	r3, r0
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d026      	beq.n	8013c9e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013c50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d109      	bne.n	8013c6c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8013c58:	f001 ffae 	bl	8015bb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c5e:	689b      	ldr	r3, [r3, #8]
 8013c60:	4618      	mov	r0, r3
 8013c62:	f001 f985 	bl	8014f70 <xTaskPriorityInherit>
 8013c66:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8013c68:	f001 ffd8 	bl	8015c1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8013c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013c6e:	3324      	adds	r3, #36	; 0x24
 8013c70:	683a      	ldr	r2, [r7, #0]
 8013c72:	4611      	mov	r1, r2
 8013c74:	4618      	mov	r0, r3
 8013c76:	f000 ff3d 	bl	8014af4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8013c7a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013c7c:	f000 f989 	bl	8013f92 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8013c80:	f000 fd60 	bl	8014744 <xTaskResumeAll>
 8013c84:	4603      	mov	r3, r0
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	f47f af67 	bne.w	8013b5a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8013c8c:	4b18      	ldr	r3, [pc, #96]	; (8013cf0 <xQueueSemaphoreTake+0x21c>)
 8013c8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013c92:	601a      	str	r2, [r3, #0]
 8013c94:	f3bf 8f4f 	dsb	sy
 8013c98:	f3bf 8f6f 	isb	sy
 8013c9c:	e75d      	b.n	8013b5a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8013c9e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013ca0:	f000 f977 	bl	8013f92 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8013ca4:	f000 fd4e 	bl	8014744 <xTaskResumeAll>
 8013ca8:	e757      	b.n	8013b5a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8013caa:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013cac:	f000 f971 	bl	8013f92 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8013cb0:	f000 fd48 	bl	8014744 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8013cb4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013cb6:	f000 f9be 	bl	8014036 <prvIsQueueEmpty>
 8013cba:	4603      	mov	r3, r0
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	f43f af4c 	beq.w	8013b5a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8013cc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d00d      	beq.n	8013ce4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8013cc8:	f001 ff76 	bl	8015bb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8013ccc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013cce:	f000 f8b8 	bl	8013e42 <prvGetDisinheritPriorityAfterTimeout>
 8013cd2:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8013cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013cd6:	689b      	ldr	r3, [r3, #8]
 8013cd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8013cda:	4618      	mov	r0, r3
 8013cdc:	f001 fa20 	bl	8015120 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8013ce0:	f001 ff9c 	bl	8015c1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8013ce4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	3738      	adds	r7, #56	; 0x38
 8013cea:	46bd      	mov	sp, r7
 8013cec:	bd80      	pop	{r7, pc}
 8013cee:	bf00      	nop
 8013cf0:	e000ed04 	.word	0xe000ed04

08013cf4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8013cf4:	b580      	push	{r7, lr}
 8013cf6:	b08e      	sub	sp, #56	; 0x38
 8013cf8:	af00      	add	r7, sp, #0
 8013cfa:	60f8      	str	r0, [r7, #12]
 8013cfc:	60b9      	str	r1, [r7, #8]
 8013cfe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8013d04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d10b      	bne.n	8013d22 <xQueueReceiveFromISR+0x2e>
 8013d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d0e:	b672      	cpsid	i
 8013d10:	f383 8811 	msr	BASEPRI, r3
 8013d14:	f3bf 8f6f 	isb	sy
 8013d18:	f3bf 8f4f 	dsb	sy
 8013d1c:	b662      	cpsie	i
 8013d1e:	623b      	str	r3, [r7, #32]
 8013d20:	e7fe      	b.n	8013d20 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8013d22:	68bb      	ldr	r3, [r7, #8]
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d103      	bne.n	8013d30 <xQueueReceiveFromISR+0x3c>
 8013d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d101      	bne.n	8013d34 <xQueueReceiveFromISR+0x40>
 8013d30:	2301      	movs	r3, #1
 8013d32:	e000      	b.n	8013d36 <xQueueReceiveFromISR+0x42>
 8013d34:	2300      	movs	r3, #0
 8013d36:	2b00      	cmp	r3, #0
 8013d38:	d10b      	bne.n	8013d52 <xQueueReceiveFromISR+0x5e>
 8013d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d3e:	b672      	cpsid	i
 8013d40:	f383 8811 	msr	BASEPRI, r3
 8013d44:	f3bf 8f6f 	isb	sy
 8013d48:	f3bf 8f4f 	dsb	sy
 8013d4c:	b662      	cpsie	i
 8013d4e:	61fb      	str	r3, [r7, #28]
 8013d50:	e7fe      	b.n	8013d50 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8013d52:	f002 f811 	bl	8015d78 <vPortValidateInterruptPriority>
	__asm volatile
 8013d56:	f3ef 8211 	mrs	r2, BASEPRI
 8013d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d5e:	b672      	cpsid	i
 8013d60:	f383 8811 	msr	BASEPRI, r3
 8013d64:	f3bf 8f6f 	isb	sy
 8013d68:	f3bf 8f4f 	dsb	sy
 8013d6c:	b662      	cpsie	i
 8013d6e:	61ba      	str	r2, [r7, #24]
 8013d70:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8013d72:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8013d74:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013d7a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d7e:	2b00      	cmp	r3, #0
 8013d80:	d02f      	beq.n	8013de2 <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8013d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013d88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8013d8c:	68b9      	ldr	r1, [r7, #8]
 8013d8e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8013d90:	f000 f8d9 	bl	8013f46 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8013d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d96:	1e5a      	subs	r2, r3, #1
 8013d98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013d9a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8013d9c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8013da0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013da4:	d112      	bne.n	8013dcc <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013da8:	691b      	ldr	r3, [r3, #16]
 8013daa:	2b00      	cmp	r3, #0
 8013dac:	d016      	beq.n	8013ddc <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013db0:	3310      	adds	r3, #16
 8013db2:	4618      	mov	r0, r3
 8013db4:	f000 fef0 	bl	8014b98 <xTaskRemoveFromEventList>
 8013db8:	4603      	mov	r3, r0
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d00e      	beq.n	8013ddc <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8013dbe:	687b      	ldr	r3, [r7, #4]
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	d00b      	beq.n	8013ddc <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8013dc4:	687b      	ldr	r3, [r7, #4]
 8013dc6:	2201      	movs	r2, #1
 8013dc8:	601a      	str	r2, [r3, #0]
 8013dca:	e007      	b.n	8013ddc <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8013dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013dd0:	3301      	adds	r3, #1
 8013dd2:	b2db      	uxtb	r3, r3
 8013dd4:	b25a      	sxtb	r2, r3
 8013dd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013dd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8013ddc:	2301      	movs	r3, #1
 8013dde:	637b      	str	r3, [r7, #52]	; 0x34
 8013de0:	e001      	b.n	8013de6 <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8013de2:	2300      	movs	r3, #0
 8013de4:	637b      	str	r3, [r7, #52]	; 0x34
 8013de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013de8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8013dea:	693b      	ldr	r3, [r7, #16]
 8013dec:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8013df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013df2:	4618      	mov	r0, r3
 8013df4:	3738      	adds	r7, #56	; 0x38
 8013df6:	46bd      	mov	sp, r7
 8013df8:	bd80      	pop	{r7, pc}

08013dfa <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8013dfa:	b580      	push	{r7, lr}
 8013dfc:	b084      	sub	sp, #16
 8013dfe:	af00      	add	r7, sp, #0
 8013e00:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	2b00      	cmp	r3, #0
 8013e0a:	d10b      	bne.n	8013e24 <vQueueDelete+0x2a>
	__asm volatile
 8013e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e10:	b672      	cpsid	i
 8013e12:	f383 8811 	msr	BASEPRI, r3
 8013e16:	f3bf 8f6f 	isb	sy
 8013e1a:	f3bf 8f4f 	dsb	sy
 8013e1e:	b662      	cpsie	i
 8013e20:	60bb      	str	r3, [r7, #8]
 8013e22:	e7fe      	b.n	8013e22 <vQueueDelete+0x28>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8013e24:	68f8      	ldr	r0, [r7, #12]
 8013e26:	f000 f95d 	bl	80140e4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8013e30:	2b00      	cmp	r3, #0
 8013e32:	d102      	bne.n	8013e3a <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8013e34:	68f8      	ldr	r0, [r7, #12]
 8013e36:	f002 f8a9 	bl	8015f8c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8013e3a:	bf00      	nop
 8013e3c:	3710      	adds	r7, #16
 8013e3e:	46bd      	mov	sp, r7
 8013e40:	bd80      	pop	{r7, pc}

08013e42 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8013e42:	b480      	push	{r7}
 8013e44:	b085      	sub	sp, #20
 8013e46:	af00      	add	r7, sp, #0
 8013e48:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8013e4a:	687b      	ldr	r3, [r7, #4]
 8013e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013e4e:	2b00      	cmp	r3, #0
 8013e50:	d006      	beq.n	8013e60 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8013e5c:	60fb      	str	r3, [r7, #12]
 8013e5e:	e001      	b.n	8013e64 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8013e60:	2300      	movs	r3, #0
 8013e62:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8013e64:	68fb      	ldr	r3, [r7, #12]
	}
 8013e66:	4618      	mov	r0, r3
 8013e68:	3714      	adds	r7, #20
 8013e6a:	46bd      	mov	sp, r7
 8013e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e70:	4770      	bx	lr

08013e72 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8013e72:	b580      	push	{r7, lr}
 8013e74:	b086      	sub	sp, #24
 8013e76:	af00      	add	r7, sp, #0
 8013e78:	60f8      	str	r0, [r7, #12]
 8013e7a:	60b9      	str	r1, [r7, #8]
 8013e7c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8013e7e:	2300      	movs	r3, #0
 8013e80:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013e86:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	d10d      	bne.n	8013eac <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d14d      	bne.n	8013f34 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	689b      	ldr	r3, [r3, #8]
 8013e9c:	4618      	mov	r0, r3
 8013e9e:	f001 f8cf 	bl	8015040 <xTaskPriorityDisinherit>
 8013ea2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8013ea4:	68fb      	ldr	r3, [r7, #12]
 8013ea6:	2200      	movs	r2, #0
 8013ea8:	609a      	str	r2, [r3, #8]
 8013eaa:	e043      	b.n	8013f34 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8013eac:	687b      	ldr	r3, [r7, #4]
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d119      	bne.n	8013ee6 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	6858      	ldr	r0, [r3, #4]
 8013eb6:	68fb      	ldr	r3, [r7, #12]
 8013eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013eba:	461a      	mov	r2, r3
 8013ebc:	68b9      	ldr	r1, [r7, #8]
 8013ebe:	f002 fef9 	bl	8016cb4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013ec2:	68fb      	ldr	r3, [r7, #12]
 8013ec4:	685a      	ldr	r2, [r3, #4]
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013eca:	441a      	add	r2, r3
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013ed0:	68fb      	ldr	r3, [r7, #12]
 8013ed2:	685a      	ldr	r2, [r3, #4]
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	689b      	ldr	r3, [r3, #8]
 8013ed8:	429a      	cmp	r2, r3
 8013eda:	d32b      	bcc.n	8013f34 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8013edc:	68fb      	ldr	r3, [r7, #12]
 8013ede:	681a      	ldr	r2, [r3, #0]
 8013ee0:	68fb      	ldr	r3, [r7, #12]
 8013ee2:	605a      	str	r2, [r3, #4]
 8013ee4:	e026      	b.n	8013f34 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	68d8      	ldr	r0, [r3, #12]
 8013eea:	68fb      	ldr	r3, [r7, #12]
 8013eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013eee:	461a      	mov	r2, r3
 8013ef0:	68b9      	ldr	r1, [r7, #8]
 8013ef2:	f002 fedf 	bl	8016cb4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	68da      	ldr	r2, [r3, #12]
 8013efa:	68fb      	ldr	r3, [r7, #12]
 8013efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013efe:	425b      	negs	r3, r3
 8013f00:	441a      	add	r2, r3
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	68da      	ldr	r2, [r3, #12]
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	429a      	cmp	r2, r3
 8013f10:	d207      	bcs.n	8013f22 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8013f12:	68fb      	ldr	r3, [r7, #12]
 8013f14:	689a      	ldr	r2, [r3, #8]
 8013f16:	68fb      	ldr	r3, [r7, #12]
 8013f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f1a:	425b      	negs	r3, r3
 8013f1c:	441a      	add	r2, r3
 8013f1e:	68fb      	ldr	r3, [r7, #12]
 8013f20:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	2b02      	cmp	r3, #2
 8013f26:	d105      	bne.n	8013f34 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8013f28:	693b      	ldr	r3, [r7, #16]
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d002      	beq.n	8013f34 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8013f2e:	693b      	ldr	r3, [r7, #16]
 8013f30:	3b01      	subs	r3, #1
 8013f32:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8013f34:	693b      	ldr	r3, [r7, #16]
 8013f36:	1c5a      	adds	r2, r3, #1
 8013f38:	68fb      	ldr	r3, [r7, #12]
 8013f3a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8013f3c:	697b      	ldr	r3, [r7, #20]
}
 8013f3e:	4618      	mov	r0, r3
 8013f40:	3718      	adds	r7, #24
 8013f42:	46bd      	mov	sp, r7
 8013f44:	bd80      	pop	{r7, pc}

08013f46 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8013f46:	b580      	push	{r7, lr}
 8013f48:	b082      	sub	sp, #8
 8013f4a:	af00      	add	r7, sp, #0
 8013f4c:	6078      	str	r0, [r7, #4]
 8013f4e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	d018      	beq.n	8013f8a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	68da      	ldr	r2, [r3, #12]
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f60:	441a      	add	r2, r3
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	68da      	ldr	r2, [r3, #12]
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	689b      	ldr	r3, [r3, #8]
 8013f6e:	429a      	cmp	r2, r3
 8013f70:	d303      	bcc.n	8013f7a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	681a      	ldr	r2, [r3, #0]
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	68d9      	ldr	r1, [r3, #12]
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8013f82:	461a      	mov	r2, r3
 8013f84:	6838      	ldr	r0, [r7, #0]
 8013f86:	f002 fe95 	bl	8016cb4 <memcpy>
	}
}
 8013f8a:	bf00      	nop
 8013f8c:	3708      	adds	r7, #8
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	bd80      	pop	{r7, pc}

08013f92 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8013f92:	b580      	push	{r7, lr}
 8013f94:	b084      	sub	sp, #16
 8013f96:	af00      	add	r7, sp, #0
 8013f98:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8013f9a:	f001 fe0d 	bl	8015bb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8013fa4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013fa6:	e011      	b.n	8013fcc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d012      	beq.n	8013fd6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8013fb0:	687b      	ldr	r3, [r7, #4]
 8013fb2:	3324      	adds	r3, #36	; 0x24
 8013fb4:	4618      	mov	r0, r3
 8013fb6:	f000 fdef 	bl	8014b98 <xTaskRemoveFromEventList>
 8013fba:	4603      	mov	r3, r0
 8013fbc:	2b00      	cmp	r3, #0
 8013fbe:	d001      	beq.n	8013fc4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8013fc0:	f000 fec8 	bl	8014d54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8013fc4:	7bfb      	ldrb	r3, [r7, #15]
 8013fc6:	3b01      	subs	r3, #1
 8013fc8:	b2db      	uxtb	r3, r3
 8013fca:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8013fcc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	dce9      	bgt.n	8013fa8 <prvUnlockQueue+0x16>
 8013fd4:	e000      	b.n	8013fd8 <prvUnlockQueue+0x46>
					break;
 8013fd6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8013fd8:	687b      	ldr	r3, [r7, #4]
 8013fda:	22ff      	movs	r2, #255	; 0xff
 8013fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8013fe0:	f001 fe1c 	bl	8015c1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8013fe4:	f001 fde8 	bl	8015bb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8013fee:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8013ff0:	e011      	b.n	8014016 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8013ff2:	687b      	ldr	r3, [r7, #4]
 8013ff4:	691b      	ldr	r3, [r3, #16]
 8013ff6:	2b00      	cmp	r3, #0
 8013ff8:	d012      	beq.n	8014020 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	3310      	adds	r3, #16
 8013ffe:	4618      	mov	r0, r3
 8014000:	f000 fdca 	bl	8014b98 <xTaskRemoveFromEventList>
 8014004:	4603      	mov	r3, r0
 8014006:	2b00      	cmp	r3, #0
 8014008:	d001      	beq.n	801400e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801400a:	f000 fea3 	bl	8014d54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801400e:	7bbb      	ldrb	r3, [r7, #14]
 8014010:	3b01      	subs	r3, #1
 8014012:	b2db      	uxtb	r3, r3
 8014014:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8014016:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801401a:	2b00      	cmp	r3, #0
 801401c:	dce9      	bgt.n	8013ff2 <prvUnlockQueue+0x60>
 801401e:	e000      	b.n	8014022 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8014020:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	22ff      	movs	r2, #255	; 0xff
 8014026:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801402a:	f001 fdf7 	bl	8015c1c <vPortExitCritical>
}
 801402e:	bf00      	nop
 8014030:	3710      	adds	r7, #16
 8014032:	46bd      	mov	sp, r7
 8014034:	bd80      	pop	{r7, pc}

08014036 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8014036:	b580      	push	{r7, lr}
 8014038:	b084      	sub	sp, #16
 801403a:	af00      	add	r7, sp, #0
 801403c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801403e:	f001 fdbb 	bl	8015bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014042:	687b      	ldr	r3, [r7, #4]
 8014044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014046:	2b00      	cmp	r3, #0
 8014048:	d102      	bne.n	8014050 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801404a:	2301      	movs	r3, #1
 801404c:	60fb      	str	r3, [r7, #12]
 801404e:	e001      	b.n	8014054 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8014050:	2300      	movs	r3, #0
 8014052:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014054:	f001 fde2 	bl	8015c1c <vPortExitCritical>

	return xReturn;
 8014058:	68fb      	ldr	r3, [r7, #12]
}
 801405a:	4618      	mov	r0, r3
 801405c:	3710      	adds	r7, #16
 801405e:	46bd      	mov	sp, r7
 8014060:	bd80      	pop	{r7, pc}

08014062 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014062:	b580      	push	{r7, lr}
 8014064:	b084      	sub	sp, #16
 8014066:	af00      	add	r7, sp, #0
 8014068:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801406a:	f001 fda5 	bl	8015bb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014076:	429a      	cmp	r2, r3
 8014078:	d102      	bne.n	8014080 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801407a:	2301      	movs	r3, #1
 801407c:	60fb      	str	r3, [r7, #12]
 801407e:	e001      	b.n	8014084 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8014080:	2300      	movs	r3, #0
 8014082:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014084:	f001 fdca 	bl	8015c1c <vPortExitCritical>

	return xReturn;
 8014088:	68fb      	ldr	r3, [r7, #12]
}
 801408a:	4618      	mov	r0, r3
 801408c:	3710      	adds	r7, #16
 801408e:	46bd      	mov	sp, r7
 8014090:	bd80      	pop	{r7, pc}
	...

08014094 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014094:	b480      	push	{r7}
 8014096:	b085      	sub	sp, #20
 8014098:	af00      	add	r7, sp, #0
 801409a:	6078      	str	r0, [r7, #4]
 801409c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801409e:	2300      	movs	r3, #0
 80140a0:	60fb      	str	r3, [r7, #12]
 80140a2:	e014      	b.n	80140ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80140a4:	4a0e      	ldr	r2, [pc, #56]	; (80140e0 <vQueueAddToRegistry+0x4c>)
 80140a6:	68fb      	ldr	r3, [r7, #12]
 80140a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80140ac:	2b00      	cmp	r3, #0
 80140ae:	d10b      	bne.n	80140c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80140b0:	490b      	ldr	r1, [pc, #44]	; (80140e0 <vQueueAddToRegistry+0x4c>)
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	683a      	ldr	r2, [r7, #0]
 80140b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80140ba:	4a09      	ldr	r2, [pc, #36]	; (80140e0 <vQueueAddToRegistry+0x4c>)
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	00db      	lsls	r3, r3, #3
 80140c0:	4413      	add	r3, r2
 80140c2:	687a      	ldr	r2, [r7, #4]
 80140c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80140c6:	e005      	b.n	80140d4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	3301      	adds	r3, #1
 80140cc:	60fb      	str	r3, [r7, #12]
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	2b07      	cmp	r3, #7
 80140d2:	d9e7      	bls.n	80140a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80140d4:	bf00      	nop
 80140d6:	3714      	adds	r7, #20
 80140d8:	46bd      	mov	sp, r7
 80140da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140de:	4770      	bx	lr
 80140e0:	200156e4 	.word	0x200156e4

080140e4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80140e4:	b480      	push	{r7}
 80140e6:	b085      	sub	sp, #20
 80140e8:	af00      	add	r7, sp, #0
 80140ea:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80140ec:	2300      	movs	r3, #0
 80140ee:	60fb      	str	r3, [r7, #12]
 80140f0:	e016      	b.n	8014120 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80140f2:	4a10      	ldr	r2, [pc, #64]	; (8014134 <vQueueUnregisterQueue+0x50>)
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	00db      	lsls	r3, r3, #3
 80140f8:	4413      	add	r3, r2
 80140fa:	685b      	ldr	r3, [r3, #4]
 80140fc:	687a      	ldr	r2, [r7, #4]
 80140fe:	429a      	cmp	r2, r3
 8014100:	d10b      	bne.n	801411a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8014102:	4a0c      	ldr	r2, [pc, #48]	; (8014134 <vQueueUnregisterQueue+0x50>)
 8014104:	68fb      	ldr	r3, [r7, #12]
 8014106:	2100      	movs	r1, #0
 8014108:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801410c:	4a09      	ldr	r2, [pc, #36]	; (8014134 <vQueueUnregisterQueue+0x50>)
 801410e:	68fb      	ldr	r3, [r7, #12]
 8014110:	00db      	lsls	r3, r3, #3
 8014112:	4413      	add	r3, r2
 8014114:	2200      	movs	r2, #0
 8014116:	605a      	str	r2, [r3, #4]
				break;
 8014118:	e005      	b.n	8014126 <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801411a:	68fb      	ldr	r3, [r7, #12]
 801411c:	3301      	adds	r3, #1
 801411e:	60fb      	str	r3, [r7, #12]
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	2b07      	cmp	r3, #7
 8014124:	d9e5      	bls.n	80140f2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8014126:	bf00      	nop
 8014128:	3714      	adds	r7, #20
 801412a:	46bd      	mov	sp, r7
 801412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014130:	4770      	bx	lr
 8014132:	bf00      	nop
 8014134:	200156e4 	.word	0x200156e4

08014138 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014138:	b580      	push	{r7, lr}
 801413a:	b086      	sub	sp, #24
 801413c:	af00      	add	r7, sp, #0
 801413e:	60f8      	str	r0, [r7, #12]
 8014140:	60b9      	str	r1, [r7, #8]
 8014142:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8014148:	f001 fd36 	bl	8015bb8 <vPortEnterCritical>
 801414c:	697b      	ldr	r3, [r7, #20]
 801414e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8014152:	b25b      	sxtb	r3, r3
 8014154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014158:	d103      	bne.n	8014162 <vQueueWaitForMessageRestricted+0x2a>
 801415a:	697b      	ldr	r3, [r7, #20]
 801415c:	2200      	movs	r2, #0
 801415e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8014162:	697b      	ldr	r3, [r7, #20]
 8014164:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8014168:	b25b      	sxtb	r3, r3
 801416a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801416e:	d103      	bne.n	8014178 <vQueueWaitForMessageRestricted+0x40>
 8014170:	697b      	ldr	r3, [r7, #20]
 8014172:	2200      	movs	r2, #0
 8014174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8014178:	f001 fd50 	bl	8015c1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 801417c:	697b      	ldr	r3, [r7, #20]
 801417e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014180:	2b00      	cmp	r3, #0
 8014182:	d106      	bne.n	8014192 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8014184:	697b      	ldr	r3, [r7, #20]
 8014186:	3324      	adds	r3, #36	; 0x24
 8014188:	687a      	ldr	r2, [r7, #4]
 801418a:	68b9      	ldr	r1, [r7, #8]
 801418c:	4618      	mov	r0, r3
 801418e:	f000 fcd7 	bl	8014b40 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8014192:	6978      	ldr	r0, [r7, #20]
 8014194:	f7ff fefd 	bl	8013f92 <prvUnlockQueue>
	}
 8014198:	bf00      	nop
 801419a:	3718      	adds	r7, #24
 801419c:	46bd      	mov	sp, r7
 801419e:	bd80      	pop	{r7, pc}

080141a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b08e      	sub	sp, #56	; 0x38
 80141a4:	af04      	add	r7, sp, #16
 80141a6:	60f8      	str	r0, [r7, #12]
 80141a8:	60b9      	str	r1, [r7, #8]
 80141aa:	607a      	str	r2, [r7, #4]
 80141ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80141ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80141b0:	2b00      	cmp	r3, #0
 80141b2:	d10b      	bne.n	80141cc <xTaskCreateStatic+0x2c>
 80141b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141b8:	b672      	cpsid	i
 80141ba:	f383 8811 	msr	BASEPRI, r3
 80141be:	f3bf 8f6f 	isb	sy
 80141c2:	f3bf 8f4f 	dsb	sy
 80141c6:	b662      	cpsie	i
 80141c8:	623b      	str	r3, [r7, #32]
 80141ca:	e7fe      	b.n	80141ca <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 80141cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80141ce:	2b00      	cmp	r3, #0
 80141d0:	d10b      	bne.n	80141ea <xTaskCreateStatic+0x4a>
 80141d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141d6:	b672      	cpsid	i
 80141d8:	f383 8811 	msr	BASEPRI, r3
 80141dc:	f3bf 8f6f 	isb	sy
 80141e0:	f3bf 8f4f 	dsb	sy
 80141e4:	b662      	cpsie	i
 80141e6:	61fb      	str	r3, [r7, #28]
 80141e8:	e7fe      	b.n	80141e8 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80141ea:	235c      	movs	r3, #92	; 0x5c
 80141ec:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80141ee:	693b      	ldr	r3, [r7, #16]
 80141f0:	2b5c      	cmp	r3, #92	; 0x5c
 80141f2:	d00b      	beq.n	801420c <xTaskCreateStatic+0x6c>
 80141f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80141f8:	b672      	cpsid	i
 80141fa:	f383 8811 	msr	BASEPRI, r3
 80141fe:	f3bf 8f6f 	isb	sy
 8014202:	f3bf 8f4f 	dsb	sy
 8014206:	b662      	cpsie	i
 8014208:	61bb      	str	r3, [r7, #24]
 801420a:	e7fe      	b.n	801420a <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801420c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801420e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014210:	2b00      	cmp	r3, #0
 8014212:	d01e      	beq.n	8014252 <xTaskCreateStatic+0xb2>
 8014214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014216:	2b00      	cmp	r3, #0
 8014218:	d01b      	beq.n	8014252 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801421a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801421c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801421e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014220:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014222:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014226:	2202      	movs	r2, #2
 8014228:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801422c:	2300      	movs	r3, #0
 801422e:	9303      	str	r3, [sp, #12]
 8014230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014232:	9302      	str	r3, [sp, #8]
 8014234:	f107 0314 	add.w	r3, r7, #20
 8014238:	9301      	str	r3, [sp, #4]
 801423a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801423c:	9300      	str	r3, [sp, #0]
 801423e:	683b      	ldr	r3, [r7, #0]
 8014240:	687a      	ldr	r2, [r7, #4]
 8014242:	68b9      	ldr	r1, [r7, #8]
 8014244:	68f8      	ldr	r0, [r7, #12]
 8014246:	f000 f850 	bl	80142ea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801424a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801424c:	f000 f8de 	bl	801440c <prvAddNewTaskToReadyList>
 8014250:	e001      	b.n	8014256 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8014252:	2300      	movs	r3, #0
 8014254:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014256:	697b      	ldr	r3, [r7, #20]
	}
 8014258:	4618      	mov	r0, r3
 801425a:	3728      	adds	r7, #40	; 0x28
 801425c:	46bd      	mov	sp, r7
 801425e:	bd80      	pop	{r7, pc}

08014260 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014260:	b580      	push	{r7, lr}
 8014262:	b08c      	sub	sp, #48	; 0x30
 8014264:	af04      	add	r7, sp, #16
 8014266:	60f8      	str	r0, [r7, #12]
 8014268:	60b9      	str	r1, [r7, #8]
 801426a:	603b      	str	r3, [r7, #0]
 801426c:	4613      	mov	r3, r2
 801426e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014270:	88fb      	ldrh	r3, [r7, #6]
 8014272:	009b      	lsls	r3, r3, #2
 8014274:	4618      	mov	r0, r3
 8014276:	f001 fdc1 	bl	8015dfc <pvPortMalloc>
 801427a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 801427c:	697b      	ldr	r3, [r7, #20]
 801427e:	2b00      	cmp	r3, #0
 8014280:	d00e      	beq.n	80142a0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014282:	205c      	movs	r0, #92	; 0x5c
 8014284:	f001 fdba 	bl	8015dfc <pvPortMalloc>
 8014288:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801428a:	69fb      	ldr	r3, [r7, #28]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d003      	beq.n	8014298 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014290:	69fb      	ldr	r3, [r7, #28]
 8014292:	697a      	ldr	r2, [r7, #20]
 8014294:	631a      	str	r2, [r3, #48]	; 0x30
 8014296:	e005      	b.n	80142a4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014298:	6978      	ldr	r0, [r7, #20]
 801429a:	f001 fe77 	bl	8015f8c <vPortFree>
 801429e:	e001      	b.n	80142a4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80142a0:	2300      	movs	r3, #0
 80142a2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80142a4:	69fb      	ldr	r3, [r7, #28]
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d017      	beq.n	80142da <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80142aa:	69fb      	ldr	r3, [r7, #28]
 80142ac:	2200      	movs	r2, #0
 80142ae:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80142b2:	88fa      	ldrh	r2, [r7, #6]
 80142b4:	2300      	movs	r3, #0
 80142b6:	9303      	str	r3, [sp, #12]
 80142b8:	69fb      	ldr	r3, [r7, #28]
 80142ba:	9302      	str	r3, [sp, #8]
 80142bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80142be:	9301      	str	r3, [sp, #4]
 80142c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80142c2:	9300      	str	r3, [sp, #0]
 80142c4:	683b      	ldr	r3, [r7, #0]
 80142c6:	68b9      	ldr	r1, [r7, #8]
 80142c8:	68f8      	ldr	r0, [r7, #12]
 80142ca:	f000 f80e 	bl	80142ea <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80142ce:	69f8      	ldr	r0, [r7, #28]
 80142d0:	f000 f89c 	bl	801440c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80142d4:	2301      	movs	r3, #1
 80142d6:	61bb      	str	r3, [r7, #24]
 80142d8:	e002      	b.n	80142e0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80142da:	f04f 33ff 	mov.w	r3, #4294967295
 80142de:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80142e0:	69bb      	ldr	r3, [r7, #24]
	}
 80142e2:	4618      	mov	r0, r3
 80142e4:	3720      	adds	r7, #32
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}

080142ea <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80142ea:	b580      	push	{r7, lr}
 80142ec:	b088      	sub	sp, #32
 80142ee:	af00      	add	r7, sp, #0
 80142f0:	60f8      	str	r0, [r7, #12]
 80142f2:	60b9      	str	r1, [r7, #8]
 80142f4:	607a      	str	r2, [r7, #4]
 80142f6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80142f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80142fa:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80142fc:	687b      	ldr	r3, [r7, #4]
 80142fe:	009b      	lsls	r3, r3, #2
 8014300:	461a      	mov	r2, r3
 8014302:	21a5      	movs	r1, #165	; 0xa5
 8014304:	f002 fce1 	bl	8016cca <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014308:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801430a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801430c:	6879      	ldr	r1, [r7, #4]
 801430e:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8014312:	440b      	add	r3, r1
 8014314:	009b      	lsls	r3, r3, #2
 8014316:	4413      	add	r3, r2
 8014318:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801431a:	69bb      	ldr	r3, [r7, #24]
 801431c:	f023 0307 	bic.w	r3, r3, #7
 8014320:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014322:	69bb      	ldr	r3, [r7, #24]
 8014324:	f003 0307 	and.w	r3, r3, #7
 8014328:	2b00      	cmp	r3, #0
 801432a:	d00b      	beq.n	8014344 <prvInitialiseNewTask+0x5a>
 801432c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014330:	b672      	cpsid	i
 8014332:	f383 8811 	msr	BASEPRI, r3
 8014336:	f3bf 8f6f 	isb	sy
 801433a:	f3bf 8f4f 	dsb	sy
 801433e:	b662      	cpsie	i
 8014340:	617b      	str	r3, [r7, #20]
 8014342:	e7fe      	b.n	8014342 <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014344:	68bb      	ldr	r3, [r7, #8]
 8014346:	2b00      	cmp	r3, #0
 8014348:	d01f      	beq.n	801438a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801434a:	2300      	movs	r3, #0
 801434c:	61fb      	str	r3, [r7, #28]
 801434e:	e012      	b.n	8014376 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014350:	68ba      	ldr	r2, [r7, #8]
 8014352:	69fb      	ldr	r3, [r7, #28]
 8014354:	4413      	add	r3, r2
 8014356:	7819      	ldrb	r1, [r3, #0]
 8014358:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801435a:	69fb      	ldr	r3, [r7, #28]
 801435c:	4413      	add	r3, r2
 801435e:	3334      	adds	r3, #52	; 0x34
 8014360:	460a      	mov	r2, r1
 8014362:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014364:	68ba      	ldr	r2, [r7, #8]
 8014366:	69fb      	ldr	r3, [r7, #28]
 8014368:	4413      	add	r3, r2
 801436a:	781b      	ldrb	r3, [r3, #0]
 801436c:	2b00      	cmp	r3, #0
 801436e:	d006      	beq.n	801437e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014370:	69fb      	ldr	r3, [r7, #28]
 8014372:	3301      	adds	r3, #1
 8014374:	61fb      	str	r3, [r7, #28]
 8014376:	69fb      	ldr	r3, [r7, #28]
 8014378:	2b0f      	cmp	r3, #15
 801437a:	d9e9      	bls.n	8014350 <prvInitialiseNewTask+0x66>
 801437c:	e000      	b.n	8014380 <prvInitialiseNewTask+0x96>
			{
				break;
 801437e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014382:	2200      	movs	r2, #0
 8014384:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8014388:	e003      	b.n	8014392 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801438a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801438c:	2200      	movs	r2, #0
 801438e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014394:	2b37      	cmp	r3, #55	; 0x37
 8014396:	d901      	bls.n	801439c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014398:	2337      	movs	r3, #55	; 0x37
 801439a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801439c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801439e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80143a0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80143a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80143a6:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80143a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143aa:	2200      	movs	r2, #0
 80143ac:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80143ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143b0:	3304      	adds	r3, #4
 80143b2:	4618      	mov	r0, r3
 80143b4:	f7fe fd5c 	bl	8012e70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80143b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143ba:	3318      	adds	r3, #24
 80143bc:	4618      	mov	r0, r3
 80143be:	f7fe fd57 	bl	8012e70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80143c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80143c6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80143c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80143ca:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80143ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143d0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80143d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80143d6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80143d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143da:	2200      	movs	r2, #0
 80143dc:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80143de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143e0:	2200      	movs	r2, #0
 80143e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80143e6:	683a      	ldr	r2, [r7, #0]
 80143e8:	68f9      	ldr	r1, [r7, #12]
 80143ea:	69b8      	ldr	r0, [r7, #24]
 80143ec:	f001 fad8 	bl	80159a0 <pxPortInitialiseStack>
 80143f0:	4602      	mov	r2, r0
 80143f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80143f4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80143f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	d002      	beq.n	8014402 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80143fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80143fe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8014400:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014402:	bf00      	nop
 8014404:	3720      	adds	r7, #32
 8014406:	46bd      	mov	sp, r7
 8014408:	bd80      	pop	{r7, pc}
	...

0801440c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801440c:	b580      	push	{r7, lr}
 801440e:	b082      	sub	sp, #8
 8014410:	af00      	add	r7, sp, #0
 8014412:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014414:	f001 fbd0 	bl	8015bb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014418:	4b2d      	ldr	r3, [pc, #180]	; (80144d0 <prvAddNewTaskToReadyList+0xc4>)
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	3301      	adds	r3, #1
 801441e:	4a2c      	ldr	r2, [pc, #176]	; (80144d0 <prvAddNewTaskToReadyList+0xc4>)
 8014420:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014422:	4b2c      	ldr	r3, [pc, #176]	; (80144d4 <prvAddNewTaskToReadyList+0xc8>)
 8014424:	681b      	ldr	r3, [r3, #0]
 8014426:	2b00      	cmp	r3, #0
 8014428:	d109      	bne.n	801443e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801442a:	4a2a      	ldr	r2, [pc, #168]	; (80144d4 <prvAddNewTaskToReadyList+0xc8>)
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014430:	4b27      	ldr	r3, [pc, #156]	; (80144d0 <prvAddNewTaskToReadyList+0xc4>)
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	2b01      	cmp	r3, #1
 8014436:	d110      	bne.n	801445a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014438:	f000 fcb0 	bl	8014d9c <prvInitialiseTaskLists>
 801443c:	e00d      	b.n	801445a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801443e:	4b26      	ldr	r3, [pc, #152]	; (80144d8 <prvAddNewTaskToReadyList+0xcc>)
 8014440:	681b      	ldr	r3, [r3, #0]
 8014442:	2b00      	cmp	r3, #0
 8014444:	d109      	bne.n	801445a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014446:	4b23      	ldr	r3, [pc, #140]	; (80144d4 <prvAddNewTaskToReadyList+0xc8>)
 8014448:	681b      	ldr	r3, [r3, #0]
 801444a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014450:	429a      	cmp	r2, r3
 8014452:	d802      	bhi.n	801445a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014454:	4a1f      	ldr	r2, [pc, #124]	; (80144d4 <prvAddNewTaskToReadyList+0xc8>)
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801445a:	4b20      	ldr	r3, [pc, #128]	; (80144dc <prvAddNewTaskToReadyList+0xd0>)
 801445c:	681b      	ldr	r3, [r3, #0]
 801445e:	3301      	adds	r3, #1
 8014460:	4a1e      	ldr	r2, [pc, #120]	; (80144dc <prvAddNewTaskToReadyList+0xd0>)
 8014462:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014464:	4b1d      	ldr	r3, [pc, #116]	; (80144dc <prvAddNewTaskToReadyList+0xd0>)
 8014466:	681a      	ldr	r2, [r3, #0]
 8014468:	687b      	ldr	r3, [r7, #4]
 801446a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 801446c:	687b      	ldr	r3, [r7, #4]
 801446e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014470:	4b1b      	ldr	r3, [pc, #108]	; (80144e0 <prvAddNewTaskToReadyList+0xd4>)
 8014472:	681b      	ldr	r3, [r3, #0]
 8014474:	429a      	cmp	r2, r3
 8014476:	d903      	bls.n	8014480 <prvAddNewTaskToReadyList+0x74>
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801447c:	4a18      	ldr	r2, [pc, #96]	; (80144e0 <prvAddNewTaskToReadyList+0xd4>)
 801447e:	6013      	str	r3, [r2, #0]
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014484:	4613      	mov	r3, r2
 8014486:	009b      	lsls	r3, r3, #2
 8014488:	4413      	add	r3, r2
 801448a:	009b      	lsls	r3, r3, #2
 801448c:	4a15      	ldr	r2, [pc, #84]	; (80144e4 <prvAddNewTaskToReadyList+0xd8>)
 801448e:	441a      	add	r2, r3
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	3304      	adds	r3, #4
 8014494:	4619      	mov	r1, r3
 8014496:	4610      	mov	r0, r2
 8014498:	f7fe fcf7 	bl	8012e8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 801449c:	f001 fbbe 	bl	8015c1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80144a0:	4b0d      	ldr	r3, [pc, #52]	; (80144d8 <prvAddNewTaskToReadyList+0xcc>)
 80144a2:	681b      	ldr	r3, [r3, #0]
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d00e      	beq.n	80144c6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80144a8:	4b0a      	ldr	r3, [pc, #40]	; (80144d4 <prvAddNewTaskToReadyList+0xc8>)
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80144b2:	429a      	cmp	r2, r3
 80144b4:	d207      	bcs.n	80144c6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80144b6:	4b0c      	ldr	r3, [pc, #48]	; (80144e8 <prvAddNewTaskToReadyList+0xdc>)
 80144b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80144bc:	601a      	str	r2, [r3, #0]
 80144be:	f3bf 8f4f 	dsb	sy
 80144c2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80144c6:	bf00      	nop
 80144c8:	3708      	adds	r7, #8
 80144ca:	46bd      	mov	sp, r7
 80144cc:	bd80      	pop	{r7, pc}
 80144ce:	bf00      	nop
 80144d0:	20000ef8 	.word	0x20000ef8
 80144d4:	20000a24 	.word	0x20000a24
 80144d8:	20000f04 	.word	0x20000f04
 80144dc:	20000f14 	.word	0x20000f14
 80144e0:	20000f00 	.word	0x20000f00
 80144e4:	20000a28 	.word	0x20000a28
 80144e8:	e000ed04 	.word	0xe000ed04

080144ec <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b08a      	sub	sp, #40	; 0x28
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
 80144f4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80144f6:	2300      	movs	r3, #0
 80144f8:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	2b00      	cmp	r3, #0
 80144fe:	d10b      	bne.n	8014518 <vTaskDelayUntil+0x2c>
 8014500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014504:	b672      	cpsid	i
 8014506:	f383 8811 	msr	BASEPRI, r3
 801450a:	f3bf 8f6f 	isb	sy
 801450e:	f3bf 8f4f 	dsb	sy
 8014512:	b662      	cpsie	i
 8014514:	617b      	str	r3, [r7, #20]
 8014516:	e7fe      	b.n	8014516 <vTaskDelayUntil+0x2a>
		configASSERT( ( xTimeIncrement > 0U ) );
 8014518:	683b      	ldr	r3, [r7, #0]
 801451a:	2b00      	cmp	r3, #0
 801451c:	d10b      	bne.n	8014536 <vTaskDelayUntil+0x4a>
 801451e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014522:	b672      	cpsid	i
 8014524:	f383 8811 	msr	BASEPRI, r3
 8014528:	f3bf 8f6f 	isb	sy
 801452c:	f3bf 8f4f 	dsb	sy
 8014530:	b662      	cpsie	i
 8014532:	613b      	str	r3, [r7, #16]
 8014534:	e7fe      	b.n	8014534 <vTaskDelayUntil+0x48>
		configASSERT( uxSchedulerSuspended == 0 );
 8014536:	4b2a      	ldr	r3, [pc, #168]	; (80145e0 <vTaskDelayUntil+0xf4>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	2b00      	cmp	r3, #0
 801453c:	d00b      	beq.n	8014556 <vTaskDelayUntil+0x6a>
 801453e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014542:	b672      	cpsid	i
 8014544:	f383 8811 	msr	BASEPRI, r3
 8014548:	f3bf 8f6f 	isb	sy
 801454c:	f3bf 8f4f 	dsb	sy
 8014550:	b662      	cpsie	i
 8014552:	60fb      	str	r3, [r7, #12]
 8014554:	e7fe      	b.n	8014554 <vTaskDelayUntil+0x68>

		vTaskSuspendAll();
 8014556:	f000 f8e7 	bl	8014728 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801455a:	4b22      	ldr	r3, [pc, #136]	; (80145e4 <vTaskDelayUntil+0xf8>)
 801455c:	681b      	ldr	r3, [r3, #0]
 801455e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	681b      	ldr	r3, [r3, #0]
 8014564:	683a      	ldr	r2, [r7, #0]
 8014566:	4413      	add	r3, r2
 8014568:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 801456a:	687b      	ldr	r3, [r7, #4]
 801456c:	681b      	ldr	r3, [r3, #0]
 801456e:	6a3a      	ldr	r2, [r7, #32]
 8014570:	429a      	cmp	r2, r3
 8014572:	d20b      	bcs.n	801458c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	681b      	ldr	r3, [r3, #0]
 8014578:	69fa      	ldr	r2, [r7, #28]
 801457a:	429a      	cmp	r2, r3
 801457c:	d211      	bcs.n	80145a2 <vTaskDelayUntil+0xb6>
 801457e:	69fa      	ldr	r2, [r7, #28]
 8014580:	6a3b      	ldr	r3, [r7, #32]
 8014582:	429a      	cmp	r2, r3
 8014584:	d90d      	bls.n	80145a2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8014586:	2301      	movs	r3, #1
 8014588:	627b      	str	r3, [r7, #36]	; 0x24
 801458a:	e00a      	b.n	80145a2 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	681b      	ldr	r3, [r3, #0]
 8014590:	69fa      	ldr	r2, [r7, #28]
 8014592:	429a      	cmp	r2, r3
 8014594:	d303      	bcc.n	801459e <vTaskDelayUntil+0xb2>
 8014596:	69fa      	ldr	r2, [r7, #28]
 8014598:	6a3b      	ldr	r3, [r7, #32]
 801459a:	429a      	cmp	r2, r3
 801459c:	d901      	bls.n	80145a2 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 801459e:	2301      	movs	r3, #1
 80145a0:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	69fa      	ldr	r2, [r7, #28]
 80145a6:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80145a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145aa:	2b00      	cmp	r3, #0
 80145ac:	d006      	beq.n	80145bc <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80145ae:	69fa      	ldr	r2, [r7, #28]
 80145b0:	6a3b      	ldr	r3, [r7, #32]
 80145b2:	1ad3      	subs	r3, r2, r3
 80145b4:	2100      	movs	r1, #0
 80145b6:	4618      	mov	r0, r3
 80145b8:	f000 fe4a 	bl	8015250 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80145bc:	f000 f8c2 	bl	8014744 <xTaskResumeAll>
 80145c0:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80145c2:	69bb      	ldr	r3, [r7, #24]
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d107      	bne.n	80145d8 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 80145c8:	4b07      	ldr	r3, [pc, #28]	; (80145e8 <vTaskDelayUntil+0xfc>)
 80145ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80145ce:	601a      	str	r2, [r3, #0]
 80145d0:	f3bf 8f4f 	dsb	sy
 80145d4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80145d8:	bf00      	nop
 80145da:	3728      	adds	r7, #40	; 0x28
 80145dc:	46bd      	mov	sp, r7
 80145de:	bd80      	pop	{r7, pc}
 80145e0:	20000f20 	.word	0x20000f20
 80145e4:	20000efc 	.word	0x20000efc
 80145e8:	e000ed04 	.word	0xe000ed04

080145ec <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80145ec:	b580      	push	{r7, lr}
 80145ee:	b084      	sub	sp, #16
 80145f0:	af00      	add	r7, sp, #0
 80145f2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80145f4:	2300      	movs	r3, #0
 80145f6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d018      	beq.n	8014630 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80145fe:	4b14      	ldr	r3, [pc, #80]	; (8014650 <vTaskDelay+0x64>)
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	2b00      	cmp	r3, #0
 8014604:	d00b      	beq.n	801461e <vTaskDelay+0x32>
 8014606:	f04f 0350 	mov.w	r3, #80	; 0x50
 801460a:	b672      	cpsid	i
 801460c:	f383 8811 	msr	BASEPRI, r3
 8014610:	f3bf 8f6f 	isb	sy
 8014614:	f3bf 8f4f 	dsb	sy
 8014618:	b662      	cpsie	i
 801461a:	60bb      	str	r3, [r7, #8]
 801461c:	e7fe      	b.n	801461c <vTaskDelay+0x30>
			vTaskSuspendAll();
 801461e:	f000 f883 	bl	8014728 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014622:	2100      	movs	r1, #0
 8014624:	6878      	ldr	r0, [r7, #4]
 8014626:	f000 fe13 	bl	8015250 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801462a:	f000 f88b 	bl	8014744 <xTaskResumeAll>
 801462e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	2b00      	cmp	r3, #0
 8014634:	d107      	bne.n	8014646 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8014636:	4b07      	ldr	r3, [pc, #28]	; (8014654 <vTaskDelay+0x68>)
 8014638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801463c:	601a      	str	r2, [r3, #0]
 801463e:	f3bf 8f4f 	dsb	sy
 8014642:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014646:	bf00      	nop
 8014648:	3710      	adds	r7, #16
 801464a:	46bd      	mov	sp, r7
 801464c:	bd80      	pop	{r7, pc}
 801464e:	bf00      	nop
 8014650:	20000f20 	.word	0x20000f20
 8014654:	e000ed04 	.word	0xe000ed04

08014658 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014658:	b580      	push	{r7, lr}
 801465a:	b08a      	sub	sp, #40	; 0x28
 801465c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801465e:	2300      	movs	r3, #0
 8014660:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014662:	2300      	movs	r3, #0
 8014664:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014666:	463a      	mov	r2, r7
 8014668:	1d39      	adds	r1, r7, #4
 801466a:	f107 0308 	add.w	r3, r7, #8
 801466e:	4618      	mov	r0, r3
 8014670:	f7fe fbaa 	bl	8012dc8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014674:	6839      	ldr	r1, [r7, #0]
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	68ba      	ldr	r2, [r7, #8]
 801467a:	9202      	str	r2, [sp, #8]
 801467c:	9301      	str	r3, [sp, #4]
 801467e:	2300      	movs	r3, #0
 8014680:	9300      	str	r3, [sp, #0]
 8014682:	2300      	movs	r3, #0
 8014684:	460a      	mov	r2, r1
 8014686:	4922      	ldr	r1, [pc, #136]	; (8014710 <vTaskStartScheduler+0xb8>)
 8014688:	4822      	ldr	r0, [pc, #136]	; (8014714 <vTaskStartScheduler+0xbc>)
 801468a:	f7ff fd89 	bl	80141a0 <xTaskCreateStatic>
 801468e:	4602      	mov	r2, r0
 8014690:	4b21      	ldr	r3, [pc, #132]	; (8014718 <vTaskStartScheduler+0xc0>)
 8014692:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014694:	4b20      	ldr	r3, [pc, #128]	; (8014718 <vTaskStartScheduler+0xc0>)
 8014696:	681b      	ldr	r3, [r3, #0]
 8014698:	2b00      	cmp	r3, #0
 801469a:	d002      	beq.n	80146a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 801469c:	2301      	movs	r3, #1
 801469e:	617b      	str	r3, [r7, #20]
 80146a0:	e001      	b.n	80146a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80146a2:	2300      	movs	r3, #0
 80146a4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80146a6:	697b      	ldr	r3, [r7, #20]
 80146a8:	2b01      	cmp	r3, #1
 80146aa:	d102      	bne.n	80146b2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80146ac:	f000 fe24 	bl	80152f8 <xTimerCreateTimerTask>
 80146b0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80146b2:	697b      	ldr	r3, [r7, #20]
 80146b4:	2b01      	cmp	r3, #1
 80146b6:	d117      	bne.n	80146e8 <vTaskStartScheduler+0x90>
 80146b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146bc:	b672      	cpsid	i
 80146be:	f383 8811 	msr	BASEPRI, r3
 80146c2:	f3bf 8f6f 	isb	sy
 80146c6:	f3bf 8f4f 	dsb	sy
 80146ca:	b662      	cpsie	i
 80146cc:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80146ce:	4b13      	ldr	r3, [pc, #76]	; (801471c <vTaskStartScheduler+0xc4>)
 80146d0:	f04f 32ff 	mov.w	r2, #4294967295
 80146d4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80146d6:	4b12      	ldr	r3, [pc, #72]	; (8014720 <vTaskStartScheduler+0xc8>)
 80146d8:	2201      	movs	r2, #1
 80146da:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80146dc:	4b11      	ldr	r3, [pc, #68]	; (8014724 <vTaskStartScheduler+0xcc>)
 80146de:	2200      	movs	r2, #0
 80146e0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80146e2:	f001 f9ed 	bl	8015ac0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80146e6:	e00f      	b.n	8014708 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80146e8:	697b      	ldr	r3, [r7, #20]
 80146ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146ee:	d10b      	bne.n	8014708 <vTaskStartScheduler+0xb0>
 80146f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80146f4:	b672      	cpsid	i
 80146f6:	f383 8811 	msr	BASEPRI, r3
 80146fa:	f3bf 8f6f 	isb	sy
 80146fe:	f3bf 8f4f 	dsb	sy
 8014702:	b662      	cpsie	i
 8014704:	60fb      	str	r3, [r7, #12]
 8014706:	e7fe      	b.n	8014706 <vTaskStartScheduler+0xae>
}
 8014708:	bf00      	nop
 801470a:	3718      	adds	r7, #24
 801470c:	46bd      	mov	sp, r7
 801470e:	bd80      	pop	{r7, pc}
 8014710:	08019e24 	.word	0x08019e24
 8014714:	08014d6d 	.word	0x08014d6d
 8014718:	20000f1c 	.word	0x20000f1c
 801471c:	20000f18 	.word	0x20000f18
 8014720:	20000f04 	.word	0x20000f04
 8014724:	20000efc 	.word	0x20000efc

08014728 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014728:	b480      	push	{r7}
 801472a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 801472c:	4b04      	ldr	r3, [pc, #16]	; (8014740 <vTaskSuspendAll+0x18>)
 801472e:	681b      	ldr	r3, [r3, #0]
 8014730:	3301      	adds	r3, #1
 8014732:	4a03      	ldr	r2, [pc, #12]	; (8014740 <vTaskSuspendAll+0x18>)
 8014734:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8014736:	bf00      	nop
 8014738:	46bd      	mov	sp, r7
 801473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801473e:	4770      	bx	lr
 8014740:	20000f20 	.word	0x20000f20

08014744 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014744:	b580      	push	{r7, lr}
 8014746:	b084      	sub	sp, #16
 8014748:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801474a:	2300      	movs	r3, #0
 801474c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801474e:	2300      	movs	r3, #0
 8014750:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014752:	4b42      	ldr	r3, [pc, #264]	; (801485c <xTaskResumeAll+0x118>)
 8014754:	681b      	ldr	r3, [r3, #0]
 8014756:	2b00      	cmp	r3, #0
 8014758:	d10b      	bne.n	8014772 <xTaskResumeAll+0x2e>
 801475a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801475e:	b672      	cpsid	i
 8014760:	f383 8811 	msr	BASEPRI, r3
 8014764:	f3bf 8f6f 	isb	sy
 8014768:	f3bf 8f4f 	dsb	sy
 801476c:	b662      	cpsie	i
 801476e:	603b      	str	r3, [r7, #0]
 8014770:	e7fe      	b.n	8014770 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8014772:	f001 fa21 	bl	8015bb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8014776:	4b39      	ldr	r3, [pc, #228]	; (801485c <xTaskResumeAll+0x118>)
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	3b01      	subs	r3, #1
 801477c:	4a37      	ldr	r2, [pc, #220]	; (801485c <xTaskResumeAll+0x118>)
 801477e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014780:	4b36      	ldr	r3, [pc, #216]	; (801485c <xTaskResumeAll+0x118>)
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	2b00      	cmp	r3, #0
 8014786:	d162      	bne.n	801484e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8014788:	4b35      	ldr	r3, [pc, #212]	; (8014860 <xTaskResumeAll+0x11c>)
 801478a:	681b      	ldr	r3, [r3, #0]
 801478c:	2b00      	cmp	r3, #0
 801478e:	d05e      	beq.n	801484e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8014790:	e02f      	b.n	80147f2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014792:	4b34      	ldr	r3, [pc, #208]	; (8014864 <xTaskResumeAll+0x120>)
 8014794:	68db      	ldr	r3, [r3, #12]
 8014796:	68db      	ldr	r3, [r3, #12]
 8014798:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	3318      	adds	r3, #24
 801479e:	4618      	mov	r0, r3
 80147a0:	f7fe fbd0 	bl	8012f44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	3304      	adds	r3, #4
 80147a8:	4618      	mov	r0, r3
 80147aa:	f7fe fbcb 	bl	8012f44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80147ae:	68fb      	ldr	r3, [r7, #12]
 80147b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147b2:	4b2d      	ldr	r3, [pc, #180]	; (8014868 <xTaskResumeAll+0x124>)
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	429a      	cmp	r2, r3
 80147b8:	d903      	bls.n	80147c2 <xTaskResumeAll+0x7e>
 80147ba:	68fb      	ldr	r3, [r7, #12]
 80147bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147be:	4a2a      	ldr	r2, [pc, #168]	; (8014868 <xTaskResumeAll+0x124>)
 80147c0:	6013      	str	r3, [r2, #0]
 80147c2:	68fb      	ldr	r3, [r7, #12]
 80147c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147c6:	4613      	mov	r3, r2
 80147c8:	009b      	lsls	r3, r3, #2
 80147ca:	4413      	add	r3, r2
 80147cc:	009b      	lsls	r3, r3, #2
 80147ce:	4a27      	ldr	r2, [pc, #156]	; (801486c <xTaskResumeAll+0x128>)
 80147d0:	441a      	add	r2, r3
 80147d2:	68fb      	ldr	r3, [r7, #12]
 80147d4:	3304      	adds	r3, #4
 80147d6:	4619      	mov	r1, r3
 80147d8:	4610      	mov	r0, r2
 80147da:	f7fe fb56 	bl	8012e8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80147de:	68fb      	ldr	r3, [r7, #12]
 80147e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80147e2:	4b23      	ldr	r3, [pc, #140]	; (8014870 <xTaskResumeAll+0x12c>)
 80147e4:	681b      	ldr	r3, [r3, #0]
 80147e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80147e8:	429a      	cmp	r2, r3
 80147ea:	d302      	bcc.n	80147f2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80147ec:	4b21      	ldr	r3, [pc, #132]	; (8014874 <xTaskResumeAll+0x130>)
 80147ee:	2201      	movs	r2, #1
 80147f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80147f2:	4b1c      	ldr	r3, [pc, #112]	; (8014864 <xTaskResumeAll+0x120>)
 80147f4:	681b      	ldr	r3, [r3, #0]
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d1cb      	bne.n	8014792 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80147fa:	68fb      	ldr	r3, [r7, #12]
 80147fc:	2b00      	cmp	r3, #0
 80147fe:	d001      	beq.n	8014804 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8014800:	f000 fb68 	bl	8014ed4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8014804:	4b1c      	ldr	r3, [pc, #112]	; (8014878 <xTaskResumeAll+0x134>)
 8014806:	681b      	ldr	r3, [r3, #0]
 8014808:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	2b00      	cmp	r3, #0
 801480e:	d010      	beq.n	8014832 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8014810:	f000 f858 	bl	80148c4 <xTaskIncrementTick>
 8014814:	4603      	mov	r3, r0
 8014816:	2b00      	cmp	r3, #0
 8014818:	d002      	beq.n	8014820 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801481a:	4b16      	ldr	r3, [pc, #88]	; (8014874 <xTaskResumeAll+0x130>)
 801481c:	2201      	movs	r2, #1
 801481e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	3b01      	subs	r3, #1
 8014824:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8014826:	687b      	ldr	r3, [r7, #4]
 8014828:	2b00      	cmp	r3, #0
 801482a:	d1f1      	bne.n	8014810 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 801482c:	4b12      	ldr	r3, [pc, #72]	; (8014878 <xTaskResumeAll+0x134>)
 801482e:	2200      	movs	r2, #0
 8014830:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8014832:	4b10      	ldr	r3, [pc, #64]	; (8014874 <xTaskResumeAll+0x130>)
 8014834:	681b      	ldr	r3, [r3, #0]
 8014836:	2b00      	cmp	r3, #0
 8014838:	d009      	beq.n	801484e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801483a:	2301      	movs	r3, #1
 801483c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801483e:	4b0f      	ldr	r3, [pc, #60]	; (801487c <xTaskResumeAll+0x138>)
 8014840:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014844:	601a      	str	r2, [r3, #0]
 8014846:	f3bf 8f4f 	dsb	sy
 801484a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801484e:	f001 f9e5 	bl	8015c1c <vPortExitCritical>

	return xAlreadyYielded;
 8014852:	68bb      	ldr	r3, [r7, #8]
}
 8014854:	4618      	mov	r0, r3
 8014856:	3710      	adds	r7, #16
 8014858:	46bd      	mov	sp, r7
 801485a:	bd80      	pop	{r7, pc}
 801485c:	20000f20 	.word	0x20000f20
 8014860:	20000ef8 	.word	0x20000ef8
 8014864:	20000eb8 	.word	0x20000eb8
 8014868:	20000f00 	.word	0x20000f00
 801486c:	20000a28 	.word	0x20000a28
 8014870:	20000a24 	.word	0x20000a24
 8014874:	20000f0c 	.word	0x20000f0c
 8014878:	20000f08 	.word	0x20000f08
 801487c:	e000ed04 	.word	0xe000ed04

08014880 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8014880:	b480      	push	{r7}
 8014882:	b083      	sub	sp, #12
 8014884:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8014886:	4b05      	ldr	r3, [pc, #20]	; (801489c <xTaskGetTickCount+0x1c>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 801488c:	687b      	ldr	r3, [r7, #4]
}
 801488e:	4618      	mov	r0, r3
 8014890:	370c      	adds	r7, #12
 8014892:	46bd      	mov	sp, r7
 8014894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014898:	4770      	bx	lr
 801489a:	bf00      	nop
 801489c:	20000efc 	.word	0x20000efc

080148a0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80148a0:	b580      	push	{r7, lr}
 80148a2:	b082      	sub	sp, #8
 80148a4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80148a6:	f001 fa67 	bl	8015d78 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80148aa:	2300      	movs	r3, #0
 80148ac:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80148ae:	4b04      	ldr	r3, [pc, #16]	; (80148c0 <xTaskGetTickCountFromISR+0x20>)
 80148b0:	681b      	ldr	r3, [r3, #0]
 80148b2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80148b4:	683b      	ldr	r3, [r7, #0]
}
 80148b6:	4618      	mov	r0, r3
 80148b8:	3708      	adds	r7, #8
 80148ba:	46bd      	mov	sp, r7
 80148bc:	bd80      	pop	{r7, pc}
 80148be:	bf00      	nop
 80148c0:	20000efc 	.word	0x20000efc

080148c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80148c4:	b580      	push	{r7, lr}
 80148c6:	b086      	sub	sp, #24
 80148c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80148ca:	2300      	movs	r3, #0
 80148cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80148ce:	4b4f      	ldr	r3, [pc, #316]	; (8014a0c <xTaskIncrementTick+0x148>)
 80148d0:	681b      	ldr	r3, [r3, #0]
 80148d2:	2b00      	cmp	r3, #0
 80148d4:	f040 808a 	bne.w	80149ec <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80148d8:	4b4d      	ldr	r3, [pc, #308]	; (8014a10 <xTaskIncrementTick+0x14c>)
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	3301      	adds	r3, #1
 80148de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80148e0:	4a4b      	ldr	r2, [pc, #300]	; (8014a10 <xTaskIncrementTick+0x14c>)
 80148e2:	693b      	ldr	r3, [r7, #16]
 80148e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80148e6:	693b      	ldr	r3, [r7, #16]
 80148e8:	2b00      	cmp	r3, #0
 80148ea:	d121      	bne.n	8014930 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80148ec:	4b49      	ldr	r3, [pc, #292]	; (8014a14 <xTaskIncrementTick+0x150>)
 80148ee:	681b      	ldr	r3, [r3, #0]
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	2b00      	cmp	r3, #0
 80148f4:	d00b      	beq.n	801490e <xTaskIncrementTick+0x4a>
 80148f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80148fa:	b672      	cpsid	i
 80148fc:	f383 8811 	msr	BASEPRI, r3
 8014900:	f3bf 8f6f 	isb	sy
 8014904:	f3bf 8f4f 	dsb	sy
 8014908:	b662      	cpsie	i
 801490a:	603b      	str	r3, [r7, #0]
 801490c:	e7fe      	b.n	801490c <xTaskIncrementTick+0x48>
 801490e:	4b41      	ldr	r3, [pc, #260]	; (8014a14 <xTaskIncrementTick+0x150>)
 8014910:	681b      	ldr	r3, [r3, #0]
 8014912:	60fb      	str	r3, [r7, #12]
 8014914:	4b40      	ldr	r3, [pc, #256]	; (8014a18 <xTaskIncrementTick+0x154>)
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	4a3e      	ldr	r2, [pc, #248]	; (8014a14 <xTaskIncrementTick+0x150>)
 801491a:	6013      	str	r3, [r2, #0]
 801491c:	4a3e      	ldr	r2, [pc, #248]	; (8014a18 <xTaskIncrementTick+0x154>)
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	6013      	str	r3, [r2, #0]
 8014922:	4b3e      	ldr	r3, [pc, #248]	; (8014a1c <xTaskIncrementTick+0x158>)
 8014924:	681b      	ldr	r3, [r3, #0]
 8014926:	3301      	adds	r3, #1
 8014928:	4a3c      	ldr	r2, [pc, #240]	; (8014a1c <xTaskIncrementTick+0x158>)
 801492a:	6013      	str	r3, [r2, #0]
 801492c:	f000 fad2 	bl	8014ed4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8014930:	4b3b      	ldr	r3, [pc, #236]	; (8014a20 <xTaskIncrementTick+0x15c>)
 8014932:	681b      	ldr	r3, [r3, #0]
 8014934:	693a      	ldr	r2, [r7, #16]
 8014936:	429a      	cmp	r2, r3
 8014938:	d349      	bcc.n	80149ce <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801493a:	4b36      	ldr	r3, [pc, #216]	; (8014a14 <xTaskIncrementTick+0x150>)
 801493c:	681b      	ldr	r3, [r3, #0]
 801493e:	681b      	ldr	r3, [r3, #0]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d104      	bne.n	801494e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014944:	4b36      	ldr	r3, [pc, #216]	; (8014a20 <xTaskIncrementTick+0x15c>)
 8014946:	f04f 32ff 	mov.w	r2, #4294967295
 801494a:	601a      	str	r2, [r3, #0]
					break;
 801494c:	e03f      	b.n	80149ce <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801494e:	4b31      	ldr	r3, [pc, #196]	; (8014a14 <xTaskIncrementTick+0x150>)
 8014950:	681b      	ldr	r3, [r3, #0]
 8014952:	68db      	ldr	r3, [r3, #12]
 8014954:	68db      	ldr	r3, [r3, #12]
 8014956:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8014958:	68bb      	ldr	r3, [r7, #8]
 801495a:	685b      	ldr	r3, [r3, #4]
 801495c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801495e:	693a      	ldr	r2, [r7, #16]
 8014960:	687b      	ldr	r3, [r7, #4]
 8014962:	429a      	cmp	r2, r3
 8014964:	d203      	bcs.n	801496e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8014966:	4a2e      	ldr	r2, [pc, #184]	; (8014a20 <xTaskIncrementTick+0x15c>)
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801496c:	e02f      	b.n	80149ce <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801496e:	68bb      	ldr	r3, [r7, #8]
 8014970:	3304      	adds	r3, #4
 8014972:	4618      	mov	r0, r3
 8014974:	f7fe fae6 	bl	8012f44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014978:	68bb      	ldr	r3, [r7, #8]
 801497a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801497c:	2b00      	cmp	r3, #0
 801497e:	d004      	beq.n	801498a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	3318      	adds	r3, #24
 8014984:	4618      	mov	r0, r3
 8014986:	f7fe fadd 	bl	8012f44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801498a:	68bb      	ldr	r3, [r7, #8]
 801498c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801498e:	4b25      	ldr	r3, [pc, #148]	; (8014a24 <xTaskIncrementTick+0x160>)
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	429a      	cmp	r2, r3
 8014994:	d903      	bls.n	801499e <xTaskIncrementTick+0xda>
 8014996:	68bb      	ldr	r3, [r7, #8]
 8014998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801499a:	4a22      	ldr	r2, [pc, #136]	; (8014a24 <xTaskIncrementTick+0x160>)
 801499c:	6013      	str	r3, [r2, #0]
 801499e:	68bb      	ldr	r3, [r7, #8]
 80149a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149a2:	4613      	mov	r3, r2
 80149a4:	009b      	lsls	r3, r3, #2
 80149a6:	4413      	add	r3, r2
 80149a8:	009b      	lsls	r3, r3, #2
 80149aa:	4a1f      	ldr	r2, [pc, #124]	; (8014a28 <xTaskIncrementTick+0x164>)
 80149ac:	441a      	add	r2, r3
 80149ae:	68bb      	ldr	r3, [r7, #8]
 80149b0:	3304      	adds	r3, #4
 80149b2:	4619      	mov	r1, r3
 80149b4:	4610      	mov	r0, r2
 80149b6:	f7fe fa68 	bl	8012e8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80149ba:	68bb      	ldr	r3, [r7, #8]
 80149bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149be:	4b1b      	ldr	r3, [pc, #108]	; (8014a2c <xTaskIncrementTick+0x168>)
 80149c0:	681b      	ldr	r3, [r3, #0]
 80149c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149c4:	429a      	cmp	r2, r3
 80149c6:	d3b8      	bcc.n	801493a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80149c8:	2301      	movs	r3, #1
 80149ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80149cc:	e7b5      	b.n	801493a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80149ce:	4b17      	ldr	r3, [pc, #92]	; (8014a2c <xTaskIncrementTick+0x168>)
 80149d0:	681b      	ldr	r3, [r3, #0]
 80149d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80149d4:	4914      	ldr	r1, [pc, #80]	; (8014a28 <xTaskIncrementTick+0x164>)
 80149d6:	4613      	mov	r3, r2
 80149d8:	009b      	lsls	r3, r3, #2
 80149da:	4413      	add	r3, r2
 80149dc:	009b      	lsls	r3, r3, #2
 80149de:	440b      	add	r3, r1
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	2b01      	cmp	r3, #1
 80149e4:	d907      	bls.n	80149f6 <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 80149e6:	2301      	movs	r3, #1
 80149e8:	617b      	str	r3, [r7, #20]
 80149ea:	e004      	b.n	80149f6 <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80149ec:	4b10      	ldr	r3, [pc, #64]	; (8014a30 <xTaskIncrementTick+0x16c>)
 80149ee:	681b      	ldr	r3, [r3, #0]
 80149f0:	3301      	adds	r3, #1
 80149f2:	4a0f      	ldr	r2, [pc, #60]	; (8014a30 <xTaskIncrementTick+0x16c>)
 80149f4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80149f6:	4b0f      	ldr	r3, [pc, #60]	; (8014a34 <xTaskIncrementTick+0x170>)
 80149f8:	681b      	ldr	r3, [r3, #0]
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d001      	beq.n	8014a02 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 80149fe:	2301      	movs	r3, #1
 8014a00:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8014a02:	697b      	ldr	r3, [r7, #20]
}
 8014a04:	4618      	mov	r0, r3
 8014a06:	3718      	adds	r7, #24
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	bd80      	pop	{r7, pc}
 8014a0c:	20000f20 	.word	0x20000f20
 8014a10:	20000efc 	.word	0x20000efc
 8014a14:	20000eb0 	.word	0x20000eb0
 8014a18:	20000eb4 	.word	0x20000eb4
 8014a1c:	20000f10 	.word	0x20000f10
 8014a20:	20000f18 	.word	0x20000f18
 8014a24:	20000f00 	.word	0x20000f00
 8014a28:	20000a28 	.word	0x20000a28
 8014a2c:	20000a24 	.word	0x20000a24
 8014a30:	20000f08 	.word	0x20000f08
 8014a34:	20000f0c 	.word	0x20000f0c

08014a38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8014a38:	b480      	push	{r7}
 8014a3a:	b085      	sub	sp, #20
 8014a3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8014a3e:	4b28      	ldr	r3, [pc, #160]	; (8014ae0 <vTaskSwitchContext+0xa8>)
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	2b00      	cmp	r3, #0
 8014a44:	d003      	beq.n	8014a4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8014a46:	4b27      	ldr	r3, [pc, #156]	; (8014ae4 <vTaskSwitchContext+0xac>)
 8014a48:	2201      	movs	r2, #1
 8014a4a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8014a4c:	e042      	b.n	8014ad4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8014a4e:	4b25      	ldr	r3, [pc, #148]	; (8014ae4 <vTaskSwitchContext+0xac>)
 8014a50:	2200      	movs	r2, #0
 8014a52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014a54:	4b24      	ldr	r3, [pc, #144]	; (8014ae8 <vTaskSwitchContext+0xb0>)
 8014a56:	681b      	ldr	r3, [r3, #0]
 8014a58:	60fb      	str	r3, [r7, #12]
 8014a5a:	e011      	b.n	8014a80 <vTaskSwitchContext+0x48>
 8014a5c:	68fb      	ldr	r3, [r7, #12]
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d10b      	bne.n	8014a7a <vTaskSwitchContext+0x42>
 8014a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014a66:	b672      	cpsid	i
 8014a68:	f383 8811 	msr	BASEPRI, r3
 8014a6c:	f3bf 8f6f 	isb	sy
 8014a70:	f3bf 8f4f 	dsb	sy
 8014a74:	b662      	cpsie	i
 8014a76:	607b      	str	r3, [r7, #4]
 8014a78:	e7fe      	b.n	8014a78 <vTaskSwitchContext+0x40>
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	3b01      	subs	r3, #1
 8014a7e:	60fb      	str	r3, [r7, #12]
 8014a80:	491a      	ldr	r1, [pc, #104]	; (8014aec <vTaskSwitchContext+0xb4>)
 8014a82:	68fa      	ldr	r2, [r7, #12]
 8014a84:	4613      	mov	r3, r2
 8014a86:	009b      	lsls	r3, r3, #2
 8014a88:	4413      	add	r3, r2
 8014a8a:	009b      	lsls	r3, r3, #2
 8014a8c:	440b      	add	r3, r1
 8014a8e:	681b      	ldr	r3, [r3, #0]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d0e3      	beq.n	8014a5c <vTaskSwitchContext+0x24>
 8014a94:	68fa      	ldr	r2, [r7, #12]
 8014a96:	4613      	mov	r3, r2
 8014a98:	009b      	lsls	r3, r3, #2
 8014a9a:	4413      	add	r3, r2
 8014a9c:	009b      	lsls	r3, r3, #2
 8014a9e:	4a13      	ldr	r2, [pc, #76]	; (8014aec <vTaskSwitchContext+0xb4>)
 8014aa0:	4413      	add	r3, r2
 8014aa2:	60bb      	str	r3, [r7, #8]
 8014aa4:	68bb      	ldr	r3, [r7, #8]
 8014aa6:	685b      	ldr	r3, [r3, #4]
 8014aa8:	685a      	ldr	r2, [r3, #4]
 8014aaa:	68bb      	ldr	r3, [r7, #8]
 8014aac:	605a      	str	r2, [r3, #4]
 8014aae:	68bb      	ldr	r3, [r7, #8]
 8014ab0:	685a      	ldr	r2, [r3, #4]
 8014ab2:	68bb      	ldr	r3, [r7, #8]
 8014ab4:	3308      	adds	r3, #8
 8014ab6:	429a      	cmp	r2, r3
 8014ab8:	d104      	bne.n	8014ac4 <vTaskSwitchContext+0x8c>
 8014aba:	68bb      	ldr	r3, [r7, #8]
 8014abc:	685b      	ldr	r3, [r3, #4]
 8014abe:	685a      	ldr	r2, [r3, #4]
 8014ac0:	68bb      	ldr	r3, [r7, #8]
 8014ac2:	605a      	str	r2, [r3, #4]
 8014ac4:	68bb      	ldr	r3, [r7, #8]
 8014ac6:	685b      	ldr	r3, [r3, #4]
 8014ac8:	68db      	ldr	r3, [r3, #12]
 8014aca:	4a09      	ldr	r2, [pc, #36]	; (8014af0 <vTaskSwitchContext+0xb8>)
 8014acc:	6013      	str	r3, [r2, #0]
 8014ace:	4a06      	ldr	r2, [pc, #24]	; (8014ae8 <vTaskSwitchContext+0xb0>)
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	6013      	str	r3, [r2, #0]
}
 8014ad4:	bf00      	nop
 8014ad6:	3714      	adds	r7, #20
 8014ad8:	46bd      	mov	sp, r7
 8014ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ade:	4770      	bx	lr
 8014ae0:	20000f20 	.word	0x20000f20
 8014ae4:	20000f0c 	.word	0x20000f0c
 8014ae8:	20000f00 	.word	0x20000f00
 8014aec:	20000a28 	.word	0x20000a28
 8014af0:	20000a24 	.word	0x20000a24

08014af4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8014af4:	b580      	push	{r7, lr}
 8014af6:	b084      	sub	sp, #16
 8014af8:	af00      	add	r7, sp, #0
 8014afa:	6078      	str	r0, [r7, #4]
 8014afc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8014afe:	687b      	ldr	r3, [r7, #4]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d10b      	bne.n	8014b1c <vTaskPlaceOnEventList+0x28>
 8014b04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b08:	b672      	cpsid	i
 8014b0a:	f383 8811 	msr	BASEPRI, r3
 8014b0e:	f3bf 8f6f 	isb	sy
 8014b12:	f3bf 8f4f 	dsb	sy
 8014b16:	b662      	cpsie	i
 8014b18:	60fb      	str	r3, [r7, #12]
 8014b1a:	e7fe      	b.n	8014b1a <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014b1c:	4b07      	ldr	r3, [pc, #28]	; (8014b3c <vTaskPlaceOnEventList+0x48>)
 8014b1e:	681b      	ldr	r3, [r3, #0]
 8014b20:	3318      	adds	r3, #24
 8014b22:	4619      	mov	r1, r3
 8014b24:	6878      	ldr	r0, [r7, #4]
 8014b26:	f7fe f9d4 	bl	8012ed2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8014b2a:	2101      	movs	r1, #1
 8014b2c:	6838      	ldr	r0, [r7, #0]
 8014b2e:	f000 fb8f 	bl	8015250 <prvAddCurrentTaskToDelayedList>
}
 8014b32:	bf00      	nop
 8014b34:	3710      	adds	r7, #16
 8014b36:	46bd      	mov	sp, r7
 8014b38:	bd80      	pop	{r7, pc}
 8014b3a:	bf00      	nop
 8014b3c:	20000a24 	.word	0x20000a24

08014b40 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8014b40:	b580      	push	{r7, lr}
 8014b42:	b086      	sub	sp, #24
 8014b44:	af00      	add	r7, sp, #0
 8014b46:	60f8      	str	r0, [r7, #12]
 8014b48:	60b9      	str	r1, [r7, #8]
 8014b4a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8014b4c:	68fb      	ldr	r3, [r7, #12]
 8014b4e:	2b00      	cmp	r3, #0
 8014b50:	d10b      	bne.n	8014b6a <vTaskPlaceOnEventListRestricted+0x2a>
 8014b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014b56:	b672      	cpsid	i
 8014b58:	f383 8811 	msr	BASEPRI, r3
 8014b5c:	f3bf 8f6f 	isb	sy
 8014b60:	f3bf 8f4f 	dsb	sy
 8014b64:	b662      	cpsie	i
 8014b66:	617b      	str	r3, [r7, #20]
 8014b68:	e7fe      	b.n	8014b68 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8014b6a:	4b0a      	ldr	r3, [pc, #40]	; (8014b94 <vTaskPlaceOnEventListRestricted+0x54>)
 8014b6c:	681b      	ldr	r3, [r3, #0]
 8014b6e:	3318      	adds	r3, #24
 8014b70:	4619      	mov	r1, r3
 8014b72:	68f8      	ldr	r0, [r7, #12]
 8014b74:	f7fe f989 	bl	8012e8a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8014b78:	687b      	ldr	r3, [r7, #4]
 8014b7a:	2b00      	cmp	r3, #0
 8014b7c:	d002      	beq.n	8014b84 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8014b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8014b82:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8014b84:	6879      	ldr	r1, [r7, #4]
 8014b86:	68b8      	ldr	r0, [r7, #8]
 8014b88:	f000 fb62 	bl	8015250 <prvAddCurrentTaskToDelayedList>
	}
 8014b8c:	bf00      	nop
 8014b8e:	3718      	adds	r7, #24
 8014b90:	46bd      	mov	sp, r7
 8014b92:	bd80      	pop	{r7, pc}
 8014b94:	20000a24 	.word	0x20000a24

08014b98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8014b98:	b580      	push	{r7, lr}
 8014b9a:	b086      	sub	sp, #24
 8014b9c:	af00      	add	r7, sp, #0
 8014b9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014ba0:	687b      	ldr	r3, [r7, #4]
 8014ba2:	68db      	ldr	r3, [r3, #12]
 8014ba4:	68db      	ldr	r3, [r3, #12]
 8014ba6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8014ba8:	693b      	ldr	r3, [r7, #16]
 8014baa:	2b00      	cmp	r3, #0
 8014bac:	d10b      	bne.n	8014bc6 <xTaskRemoveFromEventList+0x2e>
 8014bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014bb2:	b672      	cpsid	i
 8014bb4:	f383 8811 	msr	BASEPRI, r3
 8014bb8:	f3bf 8f6f 	isb	sy
 8014bbc:	f3bf 8f4f 	dsb	sy
 8014bc0:	b662      	cpsie	i
 8014bc2:	60fb      	str	r3, [r7, #12]
 8014bc4:	e7fe      	b.n	8014bc4 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8014bc6:	693b      	ldr	r3, [r7, #16]
 8014bc8:	3318      	adds	r3, #24
 8014bca:	4618      	mov	r0, r3
 8014bcc:	f7fe f9ba 	bl	8012f44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014bd0:	4b1d      	ldr	r3, [pc, #116]	; (8014c48 <xTaskRemoveFromEventList+0xb0>)
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	2b00      	cmp	r3, #0
 8014bd6:	d11d      	bne.n	8014c14 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8014bd8:	693b      	ldr	r3, [r7, #16]
 8014bda:	3304      	adds	r3, #4
 8014bdc:	4618      	mov	r0, r3
 8014bde:	f7fe f9b1 	bl	8012f44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8014be2:	693b      	ldr	r3, [r7, #16]
 8014be4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014be6:	4b19      	ldr	r3, [pc, #100]	; (8014c4c <xTaskRemoveFromEventList+0xb4>)
 8014be8:	681b      	ldr	r3, [r3, #0]
 8014bea:	429a      	cmp	r2, r3
 8014bec:	d903      	bls.n	8014bf6 <xTaskRemoveFromEventList+0x5e>
 8014bee:	693b      	ldr	r3, [r7, #16]
 8014bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014bf2:	4a16      	ldr	r2, [pc, #88]	; (8014c4c <xTaskRemoveFromEventList+0xb4>)
 8014bf4:	6013      	str	r3, [r2, #0]
 8014bf6:	693b      	ldr	r3, [r7, #16]
 8014bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014bfa:	4613      	mov	r3, r2
 8014bfc:	009b      	lsls	r3, r3, #2
 8014bfe:	4413      	add	r3, r2
 8014c00:	009b      	lsls	r3, r3, #2
 8014c02:	4a13      	ldr	r2, [pc, #76]	; (8014c50 <xTaskRemoveFromEventList+0xb8>)
 8014c04:	441a      	add	r2, r3
 8014c06:	693b      	ldr	r3, [r7, #16]
 8014c08:	3304      	adds	r3, #4
 8014c0a:	4619      	mov	r1, r3
 8014c0c:	4610      	mov	r0, r2
 8014c0e:	f7fe f93c 	bl	8012e8a <vListInsertEnd>
 8014c12:	e005      	b.n	8014c20 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8014c14:	693b      	ldr	r3, [r7, #16]
 8014c16:	3318      	adds	r3, #24
 8014c18:	4619      	mov	r1, r3
 8014c1a:	480e      	ldr	r0, [pc, #56]	; (8014c54 <xTaskRemoveFromEventList+0xbc>)
 8014c1c:	f7fe f935 	bl	8012e8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8014c20:	693b      	ldr	r3, [r7, #16]
 8014c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014c24:	4b0c      	ldr	r3, [pc, #48]	; (8014c58 <xTaskRemoveFromEventList+0xc0>)
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	d905      	bls.n	8014c3a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8014c2e:	2301      	movs	r3, #1
 8014c30:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8014c32:	4b0a      	ldr	r3, [pc, #40]	; (8014c5c <xTaskRemoveFromEventList+0xc4>)
 8014c34:	2201      	movs	r2, #1
 8014c36:	601a      	str	r2, [r3, #0]
 8014c38:	e001      	b.n	8014c3e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8014c3a:	2300      	movs	r3, #0
 8014c3c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8014c3e:	697b      	ldr	r3, [r7, #20]
}
 8014c40:	4618      	mov	r0, r3
 8014c42:	3718      	adds	r7, #24
 8014c44:	46bd      	mov	sp, r7
 8014c46:	bd80      	pop	{r7, pc}
 8014c48:	20000f20 	.word	0x20000f20
 8014c4c:	20000f00 	.word	0x20000f00
 8014c50:	20000a28 	.word	0x20000a28
 8014c54:	20000eb8 	.word	0x20000eb8
 8014c58:	20000a24 	.word	0x20000a24
 8014c5c:	20000f0c 	.word	0x20000f0c

08014c60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8014c60:	b480      	push	{r7}
 8014c62:	b083      	sub	sp, #12
 8014c64:	af00      	add	r7, sp, #0
 8014c66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8014c68:	4b06      	ldr	r3, [pc, #24]	; (8014c84 <vTaskInternalSetTimeOutState+0x24>)
 8014c6a:	681a      	ldr	r2, [r3, #0]
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8014c70:	4b05      	ldr	r3, [pc, #20]	; (8014c88 <vTaskInternalSetTimeOutState+0x28>)
 8014c72:	681a      	ldr	r2, [r3, #0]
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	605a      	str	r2, [r3, #4]
}
 8014c78:	bf00      	nop
 8014c7a:	370c      	adds	r7, #12
 8014c7c:	46bd      	mov	sp, r7
 8014c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014c82:	4770      	bx	lr
 8014c84:	20000f10 	.word	0x20000f10
 8014c88:	20000efc 	.word	0x20000efc

08014c8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8014c8c:	b580      	push	{r7, lr}
 8014c8e:	b088      	sub	sp, #32
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	6078      	str	r0, [r7, #4]
 8014c94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d10b      	bne.n	8014cb4 <xTaskCheckForTimeOut+0x28>
 8014c9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014ca0:	b672      	cpsid	i
 8014ca2:	f383 8811 	msr	BASEPRI, r3
 8014ca6:	f3bf 8f6f 	isb	sy
 8014caa:	f3bf 8f4f 	dsb	sy
 8014cae:	b662      	cpsie	i
 8014cb0:	613b      	str	r3, [r7, #16]
 8014cb2:	e7fe      	b.n	8014cb2 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8014cb4:	683b      	ldr	r3, [r7, #0]
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d10b      	bne.n	8014cd2 <xTaskCheckForTimeOut+0x46>
 8014cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014cbe:	b672      	cpsid	i
 8014cc0:	f383 8811 	msr	BASEPRI, r3
 8014cc4:	f3bf 8f6f 	isb	sy
 8014cc8:	f3bf 8f4f 	dsb	sy
 8014ccc:	b662      	cpsie	i
 8014cce:	60fb      	str	r3, [r7, #12]
 8014cd0:	e7fe      	b.n	8014cd0 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8014cd2:	f000 ff71 	bl	8015bb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8014cd6:	4b1d      	ldr	r3, [pc, #116]	; (8014d4c <xTaskCheckForTimeOut+0xc0>)
 8014cd8:	681b      	ldr	r3, [r3, #0]
 8014cda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	685b      	ldr	r3, [r3, #4]
 8014ce0:	69ba      	ldr	r2, [r7, #24]
 8014ce2:	1ad3      	subs	r3, r2, r3
 8014ce4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8014ce6:	683b      	ldr	r3, [r7, #0]
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014cee:	d102      	bne.n	8014cf6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8014cf0:	2300      	movs	r3, #0
 8014cf2:	61fb      	str	r3, [r7, #28]
 8014cf4:	e023      	b.n	8014d3e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	681a      	ldr	r2, [r3, #0]
 8014cfa:	4b15      	ldr	r3, [pc, #84]	; (8014d50 <xTaskCheckForTimeOut+0xc4>)
 8014cfc:	681b      	ldr	r3, [r3, #0]
 8014cfe:	429a      	cmp	r2, r3
 8014d00:	d007      	beq.n	8014d12 <xTaskCheckForTimeOut+0x86>
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	685b      	ldr	r3, [r3, #4]
 8014d06:	69ba      	ldr	r2, [r7, #24]
 8014d08:	429a      	cmp	r2, r3
 8014d0a:	d302      	bcc.n	8014d12 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8014d0c:	2301      	movs	r3, #1
 8014d0e:	61fb      	str	r3, [r7, #28]
 8014d10:	e015      	b.n	8014d3e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8014d12:	683b      	ldr	r3, [r7, #0]
 8014d14:	681b      	ldr	r3, [r3, #0]
 8014d16:	697a      	ldr	r2, [r7, #20]
 8014d18:	429a      	cmp	r2, r3
 8014d1a:	d20b      	bcs.n	8014d34 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8014d1c:	683b      	ldr	r3, [r7, #0]
 8014d1e:	681a      	ldr	r2, [r3, #0]
 8014d20:	697b      	ldr	r3, [r7, #20]
 8014d22:	1ad2      	subs	r2, r2, r3
 8014d24:	683b      	ldr	r3, [r7, #0]
 8014d26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8014d28:	6878      	ldr	r0, [r7, #4]
 8014d2a:	f7ff ff99 	bl	8014c60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8014d2e:	2300      	movs	r3, #0
 8014d30:	61fb      	str	r3, [r7, #28]
 8014d32:	e004      	b.n	8014d3e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8014d34:	683b      	ldr	r3, [r7, #0]
 8014d36:	2200      	movs	r2, #0
 8014d38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8014d3a:	2301      	movs	r3, #1
 8014d3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8014d3e:	f000 ff6d 	bl	8015c1c <vPortExitCritical>

	return xReturn;
 8014d42:	69fb      	ldr	r3, [r7, #28]
}
 8014d44:	4618      	mov	r0, r3
 8014d46:	3720      	adds	r7, #32
 8014d48:	46bd      	mov	sp, r7
 8014d4a:	bd80      	pop	{r7, pc}
 8014d4c:	20000efc 	.word	0x20000efc
 8014d50:	20000f10 	.word	0x20000f10

08014d54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8014d54:	b480      	push	{r7}
 8014d56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8014d58:	4b03      	ldr	r3, [pc, #12]	; (8014d68 <vTaskMissedYield+0x14>)
 8014d5a:	2201      	movs	r2, #1
 8014d5c:	601a      	str	r2, [r3, #0]
}
 8014d5e:	bf00      	nop
 8014d60:	46bd      	mov	sp, r7
 8014d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d66:	4770      	bx	lr
 8014d68:	20000f0c 	.word	0x20000f0c

08014d6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8014d6c:	b580      	push	{r7, lr}
 8014d6e:	b082      	sub	sp, #8
 8014d70:	af00      	add	r7, sp, #0
 8014d72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8014d74:	f000 f852 	bl	8014e1c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8014d78:	4b06      	ldr	r3, [pc, #24]	; (8014d94 <prvIdleTask+0x28>)
 8014d7a:	681b      	ldr	r3, [r3, #0]
 8014d7c:	2b01      	cmp	r3, #1
 8014d7e:	d9f9      	bls.n	8014d74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8014d80:	4b05      	ldr	r3, [pc, #20]	; (8014d98 <prvIdleTask+0x2c>)
 8014d82:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014d86:	601a      	str	r2, [r3, #0]
 8014d88:	f3bf 8f4f 	dsb	sy
 8014d8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8014d90:	e7f0      	b.n	8014d74 <prvIdleTask+0x8>
 8014d92:	bf00      	nop
 8014d94:	20000a28 	.word	0x20000a28
 8014d98:	e000ed04 	.word	0xe000ed04

08014d9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8014d9c:	b580      	push	{r7, lr}
 8014d9e:	b082      	sub	sp, #8
 8014da0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014da2:	2300      	movs	r3, #0
 8014da4:	607b      	str	r3, [r7, #4]
 8014da6:	e00c      	b.n	8014dc2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8014da8:	687a      	ldr	r2, [r7, #4]
 8014daa:	4613      	mov	r3, r2
 8014dac:	009b      	lsls	r3, r3, #2
 8014dae:	4413      	add	r3, r2
 8014db0:	009b      	lsls	r3, r3, #2
 8014db2:	4a12      	ldr	r2, [pc, #72]	; (8014dfc <prvInitialiseTaskLists+0x60>)
 8014db4:	4413      	add	r3, r2
 8014db6:	4618      	mov	r0, r3
 8014db8:	f7fe f83a 	bl	8012e30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	3301      	adds	r3, #1
 8014dc0:	607b      	str	r3, [r7, #4]
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	2b37      	cmp	r3, #55	; 0x37
 8014dc6:	d9ef      	bls.n	8014da8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8014dc8:	480d      	ldr	r0, [pc, #52]	; (8014e00 <prvInitialiseTaskLists+0x64>)
 8014dca:	f7fe f831 	bl	8012e30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8014dce:	480d      	ldr	r0, [pc, #52]	; (8014e04 <prvInitialiseTaskLists+0x68>)
 8014dd0:	f7fe f82e 	bl	8012e30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8014dd4:	480c      	ldr	r0, [pc, #48]	; (8014e08 <prvInitialiseTaskLists+0x6c>)
 8014dd6:	f7fe f82b 	bl	8012e30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8014dda:	480c      	ldr	r0, [pc, #48]	; (8014e0c <prvInitialiseTaskLists+0x70>)
 8014ddc:	f7fe f828 	bl	8012e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8014de0:	480b      	ldr	r0, [pc, #44]	; (8014e10 <prvInitialiseTaskLists+0x74>)
 8014de2:	f7fe f825 	bl	8012e30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8014de6:	4b0b      	ldr	r3, [pc, #44]	; (8014e14 <prvInitialiseTaskLists+0x78>)
 8014de8:	4a05      	ldr	r2, [pc, #20]	; (8014e00 <prvInitialiseTaskLists+0x64>)
 8014dea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8014dec:	4b0a      	ldr	r3, [pc, #40]	; (8014e18 <prvInitialiseTaskLists+0x7c>)
 8014dee:	4a05      	ldr	r2, [pc, #20]	; (8014e04 <prvInitialiseTaskLists+0x68>)
 8014df0:	601a      	str	r2, [r3, #0]
}
 8014df2:	bf00      	nop
 8014df4:	3708      	adds	r7, #8
 8014df6:	46bd      	mov	sp, r7
 8014df8:	bd80      	pop	{r7, pc}
 8014dfa:	bf00      	nop
 8014dfc:	20000a28 	.word	0x20000a28
 8014e00:	20000e88 	.word	0x20000e88
 8014e04:	20000e9c 	.word	0x20000e9c
 8014e08:	20000eb8 	.word	0x20000eb8
 8014e0c:	20000ecc 	.word	0x20000ecc
 8014e10:	20000ee4 	.word	0x20000ee4
 8014e14:	20000eb0 	.word	0x20000eb0
 8014e18:	20000eb4 	.word	0x20000eb4

08014e1c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8014e1c:	b580      	push	{r7, lr}
 8014e1e:	b082      	sub	sp, #8
 8014e20:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014e22:	e019      	b.n	8014e58 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8014e24:	f000 fec8 	bl	8015bb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014e28:	4b0f      	ldr	r3, [pc, #60]	; (8014e68 <prvCheckTasksWaitingTermination+0x4c>)
 8014e2a:	68db      	ldr	r3, [r3, #12]
 8014e2c:	68db      	ldr	r3, [r3, #12]
 8014e2e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	3304      	adds	r3, #4
 8014e34:	4618      	mov	r0, r3
 8014e36:	f7fe f885 	bl	8012f44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8014e3a:	4b0c      	ldr	r3, [pc, #48]	; (8014e6c <prvCheckTasksWaitingTermination+0x50>)
 8014e3c:	681b      	ldr	r3, [r3, #0]
 8014e3e:	3b01      	subs	r3, #1
 8014e40:	4a0a      	ldr	r2, [pc, #40]	; (8014e6c <prvCheckTasksWaitingTermination+0x50>)
 8014e42:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8014e44:	4b0a      	ldr	r3, [pc, #40]	; (8014e70 <prvCheckTasksWaitingTermination+0x54>)
 8014e46:	681b      	ldr	r3, [r3, #0]
 8014e48:	3b01      	subs	r3, #1
 8014e4a:	4a09      	ldr	r2, [pc, #36]	; (8014e70 <prvCheckTasksWaitingTermination+0x54>)
 8014e4c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8014e4e:	f000 fee5 	bl	8015c1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8014e52:	6878      	ldr	r0, [r7, #4]
 8014e54:	f000 f80e 	bl	8014e74 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8014e58:	4b05      	ldr	r3, [pc, #20]	; (8014e70 <prvCheckTasksWaitingTermination+0x54>)
 8014e5a:	681b      	ldr	r3, [r3, #0]
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d1e1      	bne.n	8014e24 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8014e60:	bf00      	nop
 8014e62:	3708      	adds	r7, #8
 8014e64:	46bd      	mov	sp, r7
 8014e66:	bd80      	pop	{r7, pc}
 8014e68:	20000ecc 	.word	0x20000ecc
 8014e6c:	20000ef8 	.word	0x20000ef8
 8014e70:	20000ee0 	.word	0x20000ee0

08014e74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8014e74:	b580      	push	{r7, lr}
 8014e76:	b084      	sub	sp, #16
 8014e78:	af00      	add	r7, sp, #0
 8014e7a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014e82:	2b00      	cmp	r3, #0
 8014e84:	d108      	bne.n	8014e98 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8014e86:	687b      	ldr	r3, [r7, #4]
 8014e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e8a:	4618      	mov	r0, r3
 8014e8c:	f001 f87e 	bl	8015f8c <vPortFree>
				vPortFree( pxTCB );
 8014e90:	6878      	ldr	r0, [r7, #4]
 8014e92:	f001 f87b 	bl	8015f8c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8014e96:	e019      	b.n	8014ecc <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8014e98:	687b      	ldr	r3, [r7, #4]
 8014e9a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014e9e:	2b01      	cmp	r3, #1
 8014ea0:	d103      	bne.n	8014eaa <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8014ea2:	6878      	ldr	r0, [r7, #4]
 8014ea4:	f001 f872 	bl	8015f8c <vPortFree>
	}
 8014ea8:	e010      	b.n	8014ecc <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8014eaa:	687b      	ldr	r3, [r7, #4]
 8014eac:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8014eb0:	2b02      	cmp	r3, #2
 8014eb2:	d00b      	beq.n	8014ecc <prvDeleteTCB+0x58>
 8014eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014eb8:	b672      	cpsid	i
 8014eba:	f383 8811 	msr	BASEPRI, r3
 8014ebe:	f3bf 8f6f 	isb	sy
 8014ec2:	f3bf 8f4f 	dsb	sy
 8014ec6:	b662      	cpsie	i
 8014ec8:	60fb      	str	r3, [r7, #12]
 8014eca:	e7fe      	b.n	8014eca <prvDeleteTCB+0x56>
	}
 8014ecc:	bf00      	nop
 8014ece:	3710      	adds	r7, #16
 8014ed0:	46bd      	mov	sp, r7
 8014ed2:	bd80      	pop	{r7, pc}

08014ed4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8014ed4:	b480      	push	{r7}
 8014ed6:	b083      	sub	sp, #12
 8014ed8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8014eda:	4b0c      	ldr	r3, [pc, #48]	; (8014f0c <prvResetNextTaskUnblockTime+0x38>)
 8014edc:	681b      	ldr	r3, [r3, #0]
 8014ede:	681b      	ldr	r3, [r3, #0]
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d104      	bne.n	8014eee <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8014ee4:	4b0a      	ldr	r3, [pc, #40]	; (8014f10 <prvResetNextTaskUnblockTime+0x3c>)
 8014ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8014eea:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8014eec:	e008      	b.n	8014f00 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8014eee:	4b07      	ldr	r3, [pc, #28]	; (8014f0c <prvResetNextTaskUnblockTime+0x38>)
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	68db      	ldr	r3, [r3, #12]
 8014ef4:	68db      	ldr	r3, [r3, #12]
 8014ef6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	685b      	ldr	r3, [r3, #4]
 8014efc:	4a04      	ldr	r2, [pc, #16]	; (8014f10 <prvResetNextTaskUnblockTime+0x3c>)
 8014efe:	6013      	str	r3, [r2, #0]
}
 8014f00:	bf00      	nop
 8014f02:	370c      	adds	r7, #12
 8014f04:	46bd      	mov	sp, r7
 8014f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f0a:	4770      	bx	lr
 8014f0c:	20000eb0 	.word	0x20000eb0
 8014f10:	20000f18 	.word	0x20000f18

08014f14 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8014f14:	b480      	push	{r7}
 8014f16:	b083      	sub	sp, #12
 8014f18:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8014f1a:	4b05      	ldr	r3, [pc, #20]	; (8014f30 <xTaskGetCurrentTaskHandle+0x1c>)
 8014f1c:	681b      	ldr	r3, [r3, #0]
 8014f1e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8014f20:	687b      	ldr	r3, [r7, #4]
	}
 8014f22:	4618      	mov	r0, r3
 8014f24:	370c      	adds	r7, #12
 8014f26:	46bd      	mov	sp, r7
 8014f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f2c:	4770      	bx	lr
 8014f2e:	bf00      	nop
 8014f30:	20000a24 	.word	0x20000a24

08014f34 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8014f34:	b480      	push	{r7}
 8014f36:	b083      	sub	sp, #12
 8014f38:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8014f3a:	4b0b      	ldr	r3, [pc, #44]	; (8014f68 <xTaskGetSchedulerState+0x34>)
 8014f3c:	681b      	ldr	r3, [r3, #0]
 8014f3e:	2b00      	cmp	r3, #0
 8014f40:	d102      	bne.n	8014f48 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8014f42:	2301      	movs	r3, #1
 8014f44:	607b      	str	r3, [r7, #4]
 8014f46:	e008      	b.n	8014f5a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8014f48:	4b08      	ldr	r3, [pc, #32]	; (8014f6c <xTaskGetSchedulerState+0x38>)
 8014f4a:	681b      	ldr	r3, [r3, #0]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d102      	bne.n	8014f56 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8014f50:	2302      	movs	r3, #2
 8014f52:	607b      	str	r3, [r7, #4]
 8014f54:	e001      	b.n	8014f5a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8014f56:	2300      	movs	r3, #0
 8014f58:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8014f5a:	687b      	ldr	r3, [r7, #4]
	}
 8014f5c:	4618      	mov	r0, r3
 8014f5e:	370c      	adds	r7, #12
 8014f60:	46bd      	mov	sp, r7
 8014f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f66:	4770      	bx	lr
 8014f68:	20000f04 	.word	0x20000f04
 8014f6c:	20000f20 	.word	0x20000f20

08014f70 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8014f70:	b580      	push	{r7, lr}
 8014f72:	b084      	sub	sp, #16
 8014f74:	af00      	add	r7, sp, #0
 8014f76:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8014f7c:	2300      	movs	r3, #0
 8014f7e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	2b00      	cmp	r3, #0
 8014f84:	d051      	beq.n	801502a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8014f86:	68bb      	ldr	r3, [r7, #8]
 8014f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014f8a:	4b2a      	ldr	r3, [pc, #168]	; (8015034 <xTaskPriorityInherit+0xc4>)
 8014f8c:	681b      	ldr	r3, [r3, #0]
 8014f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014f90:	429a      	cmp	r2, r3
 8014f92:	d241      	bcs.n	8015018 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8014f94:	68bb      	ldr	r3, [r7, #8]
 8014f96:	699b      	ldr	r3, [r3, #24]
 8014f98:	2b00      	cmp	r3, #0
 8014f9a:	db06      	blt.n	8014faa <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014f9c:	4b25      	ldr	r3, [pc, #148]	; (8015034 <xTaskPriorityInherit+0xc4>)
 8014f9e:	681b      	ldr	r3, [r3, #0]
 8014fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fa2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8014fa6:	68bb      	ldr	r3, [r7, #8]
 8014fa8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8014faa:	68bb      	ldr	r3, [r7, #8]
 8014fac:	6959      	ldr	r1, [r3, #20]
 8014fae:	68bb      	ldr	r3, [r7, #8]
 8014fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014fb2:	4613      	mov	r3, r2
 8014fb4:	009b      	lsls	r3, r3, #2
 8014fb6:	4413      	add	r3, r2
 8014fb8:	009b      	lsls	r3, r3, #2
 8014fba:	4a1f      	ldr	r2, [pc, #124]	; (8015038 <xTaskPriorityInherit+0xc8>)
 8014fbc:	4413      	add	r3, r2
 8014fbe:	4299      	cmp	r1, r3
 8014fc0:	d122      	bne.n	8015008 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014fc2:	68bb      	ldr	r3, [r7, #8]
 8014fc4:	3304      	adds	r3, #4
 8014fc6:	4618      	mov	r0, r3
 8014fc8:	f7fd ffbc 	bl	8012f44 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8014fcc:	4b19      	ldr	r3, [pc, #100]	; (8015034 <xTaskPriorityInherit+0xc4>)
 8014fce:	681b      	ldr	r3, [r3, #0]
 8014fd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014fd2:	68bb      	ldr	r3, [r7, #8]
 8014fd4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8014fd6:	68bb      	ldr	r3, [r7, #8]
 8014fd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014fda:	4b18      	ldr	r3, [pc, #96]	; (801503c <xTaskPriorityInherit+0xcc>)
 8014fdc:	681b      	ldr	r3, [r3, #0]
 8014fde:	429a      	cmp	r2, r3
 8014fe0:	d903      	bls.n	8014fea <xTaskPriorityInherit+0x7a>
 8014fe2:	68bb      	ldr	r3, [r7, #8]
 8014fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fe6:	4a15      	ldr	r2, [pc, #84]	; (801503c <xTaskPriorityInherit+0xcc>)
 8014fe8:	6013      	str	r3, [r2, #0]
 8014fea:	68bb      	ldr	r3, [r7, #8]
 8014fec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014fee:	4613      	mov	r3, r2
 8014ff0:	009b      	lsls	r3, r3, #2
 8014ff2:	4413      	add	r3, r2
 8014ff4:	009b      	lsls	r3, r3, #2
 8014ff6:	4a10      	ldr	r2, [pc, #64]	; (8015038 <xTaskPriorityInherit+0xc8>)
 8014ff8:	441a      	add	r2, r3
 8014ffa:	68bb      	ldr	r3, [r7, #8]
 8014ffc:	3304      	adds	r3, #4
 8014ffe:	4619      	mov	r1, r3
 8015000:	4610      	mov	r0, r2
 8015002:	f7fd ff42 	bl	8012e8a <vListInsertEnd>
 8015006:	e004      	b.n	8015012 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8015008:	4b0a      	ldr	r3, [pc, #40]	; (8015034 <xTaskPriorityInherit+0xc4>)
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801500e:	68bb      	ldr	r3, [r7, #8]
 8015010:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8015012:	2301      	movs	r3, #1
 8015014:	60fb      	str	r3, [r7, #12]
 8015016:	e008      	b.n	801502a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8015018:	68bb      	ldr	r3, [r7, #8]
 801501a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801501c:	4b05      	ldr	r3, [pc, #20]	; (8015034 <xTaskPriorityInherit+0xc4>)
 801501e:	681b      	ldr	r3, [r3, #0]
 8015020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015022:	429a      	cmp	r2, r3
 8015024:	d201      	bcs.n	801502a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8015026:	2301      	movs	r3, #1
 8015028:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801502a:	68fb      	ldr	r3, [r7, #12]
	}
 801502c:	4618      	mov	r0, r3
 801502e:	3710      	adds	r7, #16
 8015030:	46bd      	mov	sp, r7
 8015032:	bd80      	pop	{r7, pc}
 8015034:	20000a24 	.word	0x20000a24
 8015038:	20000a28 	.word	0x20000a28
 801503c:	20000f00 	.word	0x20000f00

08015040 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8015040:	b580      	push	{r7, lr}
 8015042:	b086      	sub	sp, #24
 8015044:	af00      	add	r7, sp, #0
 8015046:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8015048:	687b      	ldr	r3, [r7, #4]
 801504a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801504c:	2300      	movs	r3, #0
 801504e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015050:	687b      	ldr	r3, [r7, #4]
 8015052:	2b00      	cmp	r3, #0
 8015054:	d058      	beq.n	8015108 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8015056:	4b2f      	ldr	r3, [pc, #188]	; (8015114 <xTaskPriorityDisinherit+0xd4>)
 8015058:	681b      	ldr	r3, [r3, #0]
 801505a:	693a      	ldr	r2, [r7, #16]
 801505c:	429a      	cmp	r2, r3
 801505e:	d00b      	beq.n	8015078 <xTaskPriorityDisinherit+0x38>
 8015060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015064:	b672      	cpsid	i
 8015066:	f383 8811 	msr	BASEPRI, r3
 801506a:	f3bf 8f6f 	isb	sy
 801506e:	f3bf 8f4f 	dsb	sy
 8015072:	b662      	cpsie	i
 8015074:	60fb      	str	r3, [r7, #12]
 8015076:	e7fe      	b.n	8015076 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8015078:	693b      	ldr	r3, [r7, #16]
 801507a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801507c:	2b00      	cmp	r3, #0
 801507e:	d10b      	bne.n	8015098 <xTaskPriorityDisinherit+0x58>
 8015080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015084:	b672      	cpsid	i
 8015086:	f383 8811 	msr	BASEPRI, r3
 801508a:	f3bf 8f6f 	isb	sy
 801508e:	f3bf 8f4f 	dsb	sy
 8015092:	b662      	cpsie	i
 8015094:	60bb      	str	r3, [r7, #8]
 8015096:	e7fe      	b.n	8015096 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8015098:	693b      	ldr	r3, [r7, #16]
 801509a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801509c:	1e5a      	subs	r2, r3, #1
 801509e:	693b      	ldr	r3, [r7, #16]
 80150a0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80150a2:	693b      	ldr	r3, [r7, #16]
 80150a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150a6:	693b      	ldr	r3, [r7, #16]
 80150a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80150aa:	429a      	cmp	r2, r3
 80150ac:	d02c      	beq.n	8015108 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80150ae:	693b      	ldr	r3, [r7, #16]
 80150b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80150b2:	2b00      	cmp	r3, #0
 80150b4:	d128      	bne.n	8015108 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80150b6:	693b      	ldr	r3, [r7, #16]
 80150b8:	3304      	adds	r3, #4
 80150ba:	4618      	mov	r0, r3
 80150bc:	f7fd ff42 	bl	8012f44 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80150c0:	693b      	ldr	r3, [r7, #16]
 80150c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80150c4:	693b      	ldr	r3, [r7, #16]
 80150c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80150c8:	693b      	ldr	r3, [r7, #16]
 80150ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150cc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80150d0:	693b      	ldr	r3, [r7, #16]
 80150d2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80150d4:	693b      	ldr	r3, [r7, #16]
 80150d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150d8:	4b0f      	ldr	r3, [pc, #60]	; (8015118 <xTaskPriorityDisinherit+0xd8>)
 80150da:	681b      	ldr	r3, [r3, #0]
 80150dc:	429a      	cmp	r2, r3
 80150de:	d903      	bls.n	80150e8 <xTaskPriorityDisinherit+0xa8>
 80150e0:	693b      	ldr	r3, [r7, #16]
 80150e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80150e4:	4a0c      	ldr	r2, [pc, #48]	; (8015118 <xTaskPriorityDisinherit+0xd8>)
 80150e6:	6013      	str	r3, [r2, #0]
 80150e8:	693b      	ldr	r3, [r7, #16]
 80150ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80150ec:	4613      	mov	r3, r2
 80150ee:	009b      	lsls	r3, r3, #2
 80150f0:	4413      	add	r3, r2
 80150f2:	009b      	lsls	r3, r3, #2
 80150f4:	4a09      	ldr	r2, [pc, #36]	; (801511c <xTaskPriorityDisinherit+0xdc>)
 80150f6:	441a      	add	r2, r3
 80150f8:	693b      	ldr	r3, [r7, #16]
 80150fa:	3304      	adds	r3, #4
 80150fc:	4619      	mov	r1, r3
 80150fe:	4610      	mov	r0, r2
 8015100:	f7fd fec3 	bl	8012e8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8015104:	2301      	movs	r3, #1
 8015106:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8015108:	697b      	ldr	r3, [r7, #20]
	}
 801510a:	4618      	mov	r0, r3
 801510c:	3718      	adds	r7, #24
 801510e:	46bd      	mov	sp, r7
 8015110:	bd80      	pop	{r7, pc}
 8015112:	bf00      	nop
 8015114:	20000a24 	.word	0x20000a24
 8015118:	20000f00 	.word	0x20000f00
 801511c:	20000a28 	.word	0x20000a28

08015120 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8015120:	b580      	push	{r7, lr}
 8015122:	b088      	sub	sp, #32
 8015124:	af00      	add	r7, sp, #0
 8015126:	6078      	str	r0, [r7, #4]
 8015128:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801512e:	2301      	movs	r3, #1
 8015130:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	2b00      	cmp	r3, #0
 8015136:	d06c      	beq.n	8015212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8015138:	69bb      	ldr	r3, [r7, #24]
 801513a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801513c:	2b00      	cmp	r3, #0
 801513e:	d10b      	bne.n	8015158 <vTaskPriorityDisinheritAfterTimeout+0x38>
 8015140:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015144:	b672      	cpsid	i
 8015146:	f383 8811 	msr	BASEPRI, r3
 801514a:	f3bf 8f6f 	isb	sy
 801514e:	f3bf 8f4f 	dsb	sy
 8015152:	b662      	cpsie	i
 8015154:	60fb      	str	r3, [r7, #12]
 8015156:	e7fe      	b.n	8015156 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8015158:	69bb      	ldr	r3, [r7, #24]
 801515a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801515c:	683a      	ldr	r2, [r7, #0]
 801515e:	429a      	cmp	r2, r3
 8015160:	d902      	bls.n	8015168 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8015162:	683b      	ldr	r3, [r7, #0]
 8015164:	61fb      	str	r3, [r7, #28]
 8015166:	e002      	b.n	801516e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8015168:	69bb      	ldr	r3, [r7, #24]
 801516a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801516c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801516e:	69bb      	ldr	r3, [r7, #24]
 8015170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015172:	69fa      	ldr	r2, [r7, #28]
 8015174:	429a      	cmp	r2, r3
 8015176:	d04c      	beq.n	8015212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8015178:	69bb      	ldr	r3, [r7, #24]
 801517a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801517c:	697a      	ldr	r2, [r7, #20]
 801517e:	429a      	cmp	r2, r3
 8015180:	d147      	bne.n	8015212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8015182:	4b26      	ldr	r3, [pc, #152]	; (801521c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8015184:	681b      	ldr	r3, [r3, #0]
 8015186:	69ba      	ldr	r2, [r7, #24]
 8015188:	429a      	cmp	r2, r3
 801518a:	d10b      	bne.n	80151a4 <vTaskPriorityDisinheritAfterTimeout+0x84>
 801518c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015190:	b672      	cpsid	i
 8015192:	f383 8811 	msr	BASEPRI, r3
 8015196:	f3bf 8f6f 	isb	sy
 801519a:	f3bf 8f4f 	dsb	sy
 801519e:	b662      	cpsie	i
 80151a0:	60bb      	str	r3, [r7, #8]
 80151a2:	e7fe      	b.n	80151a2 <vTaskPriorityDisinheritAfterTimeout+0x82>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80151a4:	69bb      	ldr	r3, [r7, #24]
 80151a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80151aa:	69bb      	ldr	r3, [r7, #24]
 80151ac:	69fa      	ldr	r2, [r7, #28]
 80151ae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80151b0:	69bb      	ldr	r3, [r7, #24]
 80151b2:	699b      	ldr	r3, [r3, #24]
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	db04      	blt.n	80151c2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80151b8:	69fb      	ldr	r3, [r7, #28]
 80151ba:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80151be:	69bb      	ldr	r3, [r7, #24]
 80151c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80151c2:	69bb      	ldr	r3, [r7, #24]
 80151c4:	6959      	ldr	r1, [r3, #20]
 80151c6:	693a      	ldr	r2, [r7, #16]
 80151c8:	4613      	mov	r3, r2
 80151ca:	009b      	lsls	r3, r3, #2
 80151cc:	4413      	add	r3, r2
 80151ce:	009b      	lsls	r3, r3, #2
 80151d0:	4a13      	ldr	r2, [pc, #76]	; (8015220 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80151d2:	4413      	add	r3, r2
 80151d4:	4299      	cmp	r1, r3
 80151d6:	d11c      	bne.n	8015212 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80151d8:	69bb      	ldr	r3, [r7, #24]
 80151da:	3304      	adds	r3, #4
 80151dc:	4618      	mov	r0, r3
 80151de:	f7fd feb1 	bl	8012f44 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80151e2:	69bb      	ldr	r3, [r7, #24]
 80151e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80151e6:	4b0f      	ldr	r3, [pc, #60]	; (8015224 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	429a      	cmp	r2, r3
 80151ec:	d903      	bls.n	80151f6 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80151ee:	69bb      	ldr	r3, [r7, #24]
 80151f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80151f2:	4a0c      	ldr	r2, [pc, #48]	; (8015224 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80151f4:	6013      	str	r3, [r2, #0]
 80151f6:	69bb      	ldr	r3, [r7, #24]
 80151f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80151fa:	4613      	mov	r3, r2
 80151fc:	009b      	lsls	r3, r3, #2
 80151fe:	4413      	add	r3, r2
 8015200:	009b      	lsls	r3, r3, #2
 8015202:	4a07      	ldr	r2, [pc, #28]	; (8015220 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8015204:	441a      	add	r2, r3
 8015206:	69bb      	ldr	r3, [r7, #24]
 8015208:	3304      	adds	r3, #4
 801520a:	4619      	mov	r1, r3
 801520c:	4610      	mov	r0, r2
 801520e:	f7fd fe3c 	bl	8012e8a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8015212:	bf00      	nop
 8015214:	3720      	adds	r7, #32
 8015216:	46bd      	mov	sp, r7
 8015218:	bd80      	pop	{r7, pc}
 801521a:	bf00      	nop
 801521c:	20000a24 	.word	0x20000a24
 8015220:	20000a28 	.word	0x20000a28
 8015224:	20000f00 	.word	0x20000f00

08015228 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8015228:	b480      	push	{r7}
 801522a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 801522c:	4b07      	ldr	r3, [pc, #28]	; (801524c <pvTaskIncrementMutexHeldCount+0x24>)
 801522e:	681b      	ldr	r3, [r3, #0]
 8015230:	2b00      	cmp	r3, #0
 8015232:	d004      	beq.n	801523e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8015234:	4b05      	ldr	r3, [pc, #20]	; (801524c <pvTaskIncrementMutexHeldCount+0x24>)
 8015236:	681b      	ldr	r3, [r3, #0]
 8015238:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801523a:	3201      	adds	r2, #1
 801523c:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 801523e:	4b03      	ldr	r3, [pc, #12]	; (801524c <pvTaskIncrementMutexHeldCount+0x24>)
 8015240:	681b      	ldr	r3, [r3, #0]
	}
 8015242:	4618      	mov	r0, r3
 8015244:	46bd      	mov	sp, r7
 8015246:	f85d 7b04 	ldr.w	r7, [sp], #4
 801524a:	4770      	bx	lr
 801524c:	20000a24 	.word	0x20000a24

08015250 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b084      	sub	sp, #16
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
 8015258:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 801525a:	4b21      	ldr	r3, [pc, #132]	; (80152e0 <prvAddCurrentTaskToDelayedList+0x90>)
 801525c:	681b      	ldr	r3, [r3, #0]
 801525e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8015260:	4b20      	ldr	r3, [pc, #128]	; (80152e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8015262:	681b      	ldr	r3, [r3, #0]
 8015264:	3304      	adds	r3, #4
 8015266:	4618      	mov	r0, r3
 8015268:	f7fd fe6c 	bl	8012f44 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015272:	d10a      	bne.n	801528a <prvAddCurrentTaskToDelayedList+0x3a>
 8015274:	683b      	ldr	r3, [r7, #0]
 8015276:	2b00      	cmp	r3, #0
 8015278:	d007      	beq.n	801528a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801527a:	4b1a      	ldr	r3, [pc, #104]	; (80152e4 <prvAddCurrentTaskToDelayedList+0x94>)
 801527c:	681b      	ldr	r3, [r3, #0]
 801527e:	3304      	adds	r3, #4
 8015280:	4619      	mov	r1, r3
 8015282:	4819      	ldr	r0, [pc, #100]	; (80152e8 <prvAddCurrentTaskToDelayedList+0x98>)
 8015284:	f7fd fe01 	bl	8012e8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8015288:	e026      	b.n	80152d8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801528a:	68fa      	ldr	r2, [r7, #12]
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	4413      	add	r3, r2
 8015290:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015292:	4b14      	ldr	r3, [pc, #80]	; (80152e4 <prvAddCurrentTaskToDelayedList+0x94>)
 8015294:	681b      	ldr	r3, [r3, #0]
 8015296:	68ba      	ldr	r2, [r7, #8]
 8015298:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801529a:	68ba      	ldr	r2, [r7, #8]
 801529c:	68fb      	ldr	r3, [r7, #12]
 801529e:	429a      	cmp	r2, r3
 80152a0:	d209      	bcs.n	80152b6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80152a2:	4b12      	ldr	r3, [pc, #72]	; (80152ec <prvAddCurrentTaskToDelayedList+0x9c>)
 80152a4:	681a      	ldr	r2, [r3, #0]
 80152a6:	4b0f      	ldr	r3, [pc, #60]	; (80152e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	3304      	adds	r3, #4
 80152ac:	4619      	mov	r1, r3
 80152ae:	4610      	mov	r0, r2
 80152b0:	f7fd fe0f 	bl	8012ed2 <vListInsert>
}
 80152b4:	e010      	b.n	80152d8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80152b6:	4b0e      	ldr	r3, [pc, #56]	; (80152f0 <prvAddCurrentTaskToDelayedList+0xa0>)
 80152b8:	681a      	ldr	r2, [r3, #0]
 80152ba:	4b0a      	ldr	r3, [pc, #40]	; (80152e4 <prvAddCurrentTaskToDelayedList+0x94>)
 80152bc:	681b      	ldr	r3, [r3, #0]
 80152be:	3304      	adds	r3, #4
 80152c0:	4619      	mov	r1, r3
 80152c2:	4610      	mov	r0, r2
 80152c4:	f7fd fe05 	bl	8012ed2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80152c8:	4b0a      	ldr	r3, [pc, #40]	; (80152f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	68ba      	ldr	r2, [r7, #8]
 80152ce:	429a      	cmp	r2, r3
 80152d0:	d202      	bcs.n	80152d8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80152d2:	4a08      	ldr	r2, [pc, #32]	; (80152f4 <prvAddCurrentTaskToDelayedList+0xa4>)
 80152d4:	68bb      	ldr	r3, [r7, #8]
 80152d6:	6013      	str	r3, [r2, #0]
}
 80152d8:	bf00      	nop
 80152da:	3710      	adds	r7, #16
 80152dc:	46bd      	mov	sp, r7
 80152de:	bd80      	pop	{r7, pc}
 80152e0:	20000efc 	.word	0x20000efc
 80152e4:	20000a24 	.word	0x20000a24
 80152e8:	20000ee4 	.word	0x20000ee4
 80152ec:	20000eb4 	.word	0x20000eb4
 80152f0:	20000eb0 	.word	0x20000eb0
 80152f4:	20000f18 	.word	0x20000f18

080152f8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80152f8:	b580      	push	{r7, lr}
 80152fa:	b08a      	sub	sp, #40	; 0x28
 80152fc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80152fe:	2300      	movs	r3, #0
 8015300:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015302:	f000 fb0d 	bl	8015920 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8015306:	4b1d      	ldr	r3, [pc, #116]	; (801537c <xTimerCreateTimerTask+0x84>)
 8015308:	681b      	ldr	r3, [r3, #0]
 801530a:	2b00      	cmp	r3, #0
 801530c:	d021      	beq.n	8015352 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801530e:	2300      	movs	r3, #0
 8015310:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015312:	2300      	movs	r3, #0
 8015314:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8015316:	1d3a      	adds	r2, r7, #4
 8015318:	f107 0108 	add.w	r1, r7, #8
 801531c:	f107 030c 	add.w	r3, r7, #12
 8015320:	4618      	mov	r0, r3
 8015322:	f7fd fd6b 	bl	8012dfc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8015326:	6879      	ldr	r1, [r7, #4]
 8015328:	68bb      	ldr	r3, [r7, #8]
 801532a:	68fa      	ldr	r2, [r7, #12]
 801532c:	9202      	str	r2, [sp, #8]
 801532e:	9301      	str	r3, [sp, #4]
 8015330:	2302      	movs	r3, #2
 8015332:	9300      	str	r3, [sp, #0]
 8015334:	2300      	movs	r3, #0
 8015336:	460a      	mov	r2, r1
 8015338:	4911      	ldr	r1, [pc, #68]	; (8015380 <xTimerCreateTimerTask+0x88>)
 801533a:	4812      	ldr	r0, [pc, #72]	; (8015384 <xTimerCreateTimerTask+0x8c>)
 801533c:	f7fe ff30 	bl	80141a0 <xTaskCreateStatic>
 8015340:	4602      	mov	r2, r0
 8015342:	4b11      	ldr	r3, [pc, #68]	; (8015388 <xTimerCreateTimerTask+0x90>)
 8015344:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8015346:	4b10      	ldr	r3, [pc, #64]	; (8015388 <xTimerCreateTimerTask+0x90>)
 8015348:	681b      	ldr	r3, [r3, #0]
 801534a:	2b00      	cmp	r3, #0
 801534c:	d001      	beq.n	8015352 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 801534e:	2301      	movs	r3, #1
 8015350:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8015352:	697b      	ldr	r3, [r7, #20]
 8015354:	2b00      	cmp	r3, #0
 8015356:	d10b      	bne.n	8015370 <xTimerCreateTimerTask+0x78>
 8015358:	f04f 0350 	mov.w	r3, #80	; 0x50
 801535c:	b672      	cpsid	i
 801535e:	f383 8811 	msr	BASEPRI, r3
 8015362:	f3bf 8f6f 	isb	sy
 8015366:	f3bf 8f4f 	dsb	sy
 801536a:	b662      	cpsie	i
 801536c:	613b      	str	r3, [r7, #16]
 801536e:	e7fe      	b.n	801536e <xTimerCreateTimerTask+0x76>
	return xReturn;
 8015370:	697b      	ldr	r3, [r7, #20]
}
 8015372:	4618      	mov	r0, r3
 8015374:	3718      	adds	r7, #24
 8015376:	46bd      	mov	sp, r7
 8015378:	bd80      	pop	{r7, pc}
 801537a:	bf00      	nop
 801537c:	20000f54 	.word	0x20000f54
 8015380:	08019e2c 	.word	0x08019e2c
 8015384:	080154c5 	.word	0x080154c5
 8015388:	20000f58 	.word	0x20000f58

0801538c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801538c:	b580      	push	{r7, lr}
 801538e:	b08a      	sub	sp, #40	; 0x28
 8015390:	af00      	add	r7, sp, #0
 8015392:	60f8      	str	r0, [r7, #12]
 8015394:	60b9      	str	r1, [r7, #8]
 8015396:	607a      	str	r2, [r7, #4]
 8015398:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801539a:	2300      	movs	r3, #0
 801539c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801539e:	68fb      	ldr	r3, [r7, #12]
 80153a0:	2b00      	cmp	r3, #0
 80153a2:	d10b      	bne.n	80153bc <xTimerGenericCommand+0x30>
 80153a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80153a8:	b672      	cpsid	i
 80153aa:	f383 8811 	msr	BASEPRI, r3
 80153ae:	f3bf 8f6f 	isb	sy
 80153b2:	f3bf 8f4f 	dsb	sy
 80153b6:	b662      	cpsie	i
 80153b8:	623b      	str	r3, [r7, #32]
 80153ba:	e7fe      	b.n	80153ba <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80153bc:	4b19      	ldr	r3, [pc, #100]	; (8015424 <xTimerGenericCommand+0x98>)
 80153be:	681b      	ldr	r3, [r3, #0]
 80153c0:	2b00      	cmp	r3, #0
 80153c2:	d02a      	beq.n	801541a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80153c4:	68bb      	ldr	r3, [r7, #8]
 80153c6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80153cc:	68fb      	ldr	r3, [r7, #12]
 80153ce:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80153d0:	68bb      	ldr	r3, [r7, #8]
 80153d2:	2b05      	cmp	r3, #5
 80153d4:	dc18      	bgt.n	8015408 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80153d6:	f7ff fdad 	bl	8014f34 <xTaskGetSchedulerState>
 80153da:	4603      	mov	r3, r0
 80153dc:	2b02      	cmp	r3, #2
 80153de:	d109      	bne.n	80153f4 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80153e0:	4b10      	ldr	r3, [pc, #64]	; (8015424 <xTimerGenericCommand+0x98>)
 80153e2:	6818      	ldr	r0, [r3, #0]
 80153e4:	f107 0110 	add.w	r1, r7, #16
 80153e8:	2300      	movs	r3, #0
 80153ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80153ec:	f7fe f860 	bl	80134b0 <xQueueGenericSend>
 80153f0:	6278      	str	r0, [r7, #36]	; 0x24
 80153f2:	e012      	b.n	801541a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80153f4:	4b0b      	ldr	r3, [pc, #44]	; (8015424 <xTimerGenericCommand+0x98>)
 80153f6:	6818      	ldr	r0, [r3, #0]
 80153f8:	f107 0110 	add.w	r1, r7, #16
 80153fc:	2300      	movs	r3, #0
 80153fe:	2200      	movs	r2, #0
 8015400:	f7fe f856 	bl	80134b0 <xQueueGenericSend>
 8015404:	6278      	str	r0, [r7, #36]	; 0x24
 8015406:	e008      	b.n	801541a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015408:	4b06      	ldr	r3, [pc, #24]	; (8015424 <xTimerGenericCommand+0x98>)
 801540a:	6818      	ldr	r0, [r3, #0]
 801540c:	f107 0110 	add.w	r1, r7, #16
 8015410:	2300      	movs	r3, #0
 8015412:	683a      	ldr	r2, [r7, #0]
 8015414:	f7fe f94e 	bl	80136b4 <xQueueGenericSendFromISR>
 8015418:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801541a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801541c:	4618      	mov	r0, r3
 801541e:	3728      	adds	r7, #40	; 0x28
 8015420:	46bd      	mov	sp, r7
 8015422:	bd80      	pop	{r7, pc}
 8015424:	20000f54 	.word	0x20000f54

08015428 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015428:	b580      	push	{r7, lr}
 801542a:	b088      	sub	sp, #32
 801542c:	af02      	add	r7, sp, #8
 801542e:	6078      	str	r0, [r7, #4]
 8015430:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015432:	4b23      	ldr	r3, [pc, #140]	; (80154c0 <prvProcessExpiredTimer+0x98>)
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	68db      	ldr	r3, [r3, #12]
 8015438:	68db      	ldr	r3, [r3, #12]
 801543a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801543c:	697b      	ldr	r3, [r7, #20]
 801543e:	3304      	adds	r3, #4
 8015440:	4618      	mov	r0, r3
 8015442:	f7fd fd7f 	bl	8012f44 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015446:	697b      	ldr	r3, [r7, #20]
 8015448:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801544c:	f003 0304 	and.w	r3, r3, #4
 8015450:	2b00      	cmp	r3, #0
 8015452:	d023      	beq.n	801549c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015454:	697b      	ldr	r3, [r7, #20]
 8015456:	699a      	ldr	r2, [r3, #24]
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	18d1      	adds	r1, r2, r3
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	683a      	ldr	r2, [r7, #0]
 8015460:	6978      	ldr	r0, [r7, #20]
 8015462:	f000 f8d3 	bl	801560c <prvInsertTimerInActiveList>
 8015466:	4603      	mov	r3, r0
 8015468:	2b00      	cmp	r3, #0
 801546a:	d020      	beq.n	80154ae <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 801546c:	2300      	movs	r3, #0
 801546e:	9300      	str	r3, [sp, #0]
 8015470:	2300      	movs	r3, #0
 8015472:	687a      	ldr	r2, [r7, #4]
 8015474:	2100      	movs	r1, #0
 8015476:	6978      	ldr	r0, [r7, #20]
 8015478:	f7ff ff88 	bl	801538c <xTimerGenericCommand>
 801547c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 801547e:	693b      	ldr	r3, [r7, #16]
 8015480:	2b00      	cmp	r3, #0
 8015482:	d114      	bne.n	80154ae <prvProcessExpiredTimer+0x86>
 8015484:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015488:	b672      	cpsid	i
 801548a:	f383 8811 	msr	BASEPRI, r3
 801548e:	f3bf 8f6f 	isb	sy
 8015492:	f3bf 8f4f 	dsb	sy
 8015496:	b662      	cpsie	i
 8015498:	60fb      	str	r3, [r7, #12]
 801549a:	e7fe      	b.n	801549a <prvProcessExpiredTimer+0x72>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801549c:	697b      	ldr	r3, [r7, #20]
 801549e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80154a2:	f023 0301 	bic.w	r3, r3, #1
 80154a6:	b2da      	uxtb	r2, r3
 80154a8:	697b      	ldr	r3, [r7, #20]
 80154aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80154ae:	697b      	ldr	r3, [r7, #20]
 80154b0:	6a1b      	ldr	r3, [r3, #32]
 80154b2:	6978      	ldr	r0, [r7, #20]
 80154b4:	4798      	blx	r3
}
 80154b6:	bf00      	nop
 80154b8:	3718      	adds	r7, #24
 80154ba:	46bd      	mov	sp, r7
 80154bc:	bd80      	pop	{r7, pc}
 80154be:	bf00      	nop
 80154c0:	20000f4c 	.word	0x20000f4c

080154c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80154c4:	b580      	push	{r7, lr}
 80154c6:	b084      	sub	sp, #16
 80154c8:	af00      	add	r7, sp, #0
 80154ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80154cc:	f107 0308 	add.w	r3, r7, #8
 80154d0:	4618      	mov	r0, r3
 80154d2:	f000 f857 	bl	8015584 <prvGetNextExpireTime>
 80154d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80154d8:	68bb      	ldr	r3, [r7, #8]
 80154da:	4619      	mov	r1, r3
 80154dc:	68f8      	ldr	r0, [r7, #12]
 80154de:	f000 f803 	bl	80154e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80154e2:	f000 f8d5 	bl	8015690 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80154e6:	e7f1      	b.n	80154cc <prvTimerTask+0x8>

080154e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80154e8:	b580      	push	{r7, lr}
 80154ea:	b084      	sub	sp, #16
 80154ec:	af00      	add	r7, sp, #0
 80154ee:	6078      	str	r0, [r7, #4]
 80154f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80154f2:	f7ff f919 	bl	8014728 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80154f6:	f107 0308 	add.w	r3, r7, #8
 80154fa:	4618      	mov	r0, r3
 80154fc:	f000 f866 	bl	80155cc <prvSampleTimeNow>
 8015500:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015502:	68bb      	ldr	r3, [r7, #8]
 8015504:	2b00      	cmp	r3, #0
 8015506:	d130      	bne.n	801556a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015508:	683b      	ldr	r3, [r7, #0]
 801550a:	2b00      	cmp	r3, #0
 801550c:	d10a      	bne.n	8015524 <prvProcessTimerOrBlockTask+0x3c>
 801550e:	687a      	ldr	r2, [r7, #4]
 8015510:	68fb      	ldr	r3, [r7, #12]
 8015512:	429a      	cmp	r2, r3
 8015514:	d806      	bhi.n	8015524 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015516:	f7ff f915 	bl	8014744 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801551a:	68f9      	ldr	r1, [r7, #12]
 801551c:	6878      	ldr	r0, [r7, #4]
 801551e:	f7ff ff83 	bl	8015428 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015522:	e024      	b.n	801556e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015524:	683b      	ldr	r3, [r7, #0]
 8015526:	2b00      	cmp	r3, #0
 8015528:	d008      	beq.n	801553c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801552a:	4b13      	ldr	r3, [pc, #76]	; (8015578 <prvProcessTimerOrBlockTask+0x90>)
 801552c:	681b      	ldr	r3, [r3, #0]
 801552e:	681b      	ldr	r3, [r3, #0]
 8015530:	2b00      	cmp	r3, #0
 8015532:	d101      	bne.n	8015538 <prvProcessTimerOrBlockTask+0x50>
 8015534:	2301      	movs	r3, #1
 8015536:	e000      	b.n	801553a <prvProcessTimerOrBlockTask+0x52>
 8015538:	2300      	movs	r3, #0
 801553a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801553c:	4b0f      	ldr	r3, [pc, #60]	; (801557c <prvProcessTimerOrBlockTask+0x94>)
 801553e:	6818      	ldr	r0, [r3, #0]
 8015540:	687a      	ldr	r2, [r7, #4]
 8015542:	68fb      	ldr	r3, [r7, #12]
 8015544:	1ad3      	subs	r3, r2, r3
 8015546:	683a      	ldr	r2, [r7, #0]
 8015548:	4619      	mov	r1, r3
 801554a:	f7fe fdf5 	bl	8014138 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801554e:	f7ff f8f9 	bl	8014744 <xTaskResumeAll>
 8015552:	4603      	mov	r3, r0
 8015554:	2b00      	cmp	r3, #0
 8015556:	d10a      	bne.n	801556e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015558:	4b09      	ldr	r3, [pc, #36]	; (8015580 <prvProcessTimerOrBlockTask+0x98>)
 801555a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801555e:	601a      	str	r2, [r3, #0]
 8015560:	f3bf 8f4f 	dsb	sy
 8015564:	f3bf 8f6f 	isb	sy
}
 8015568:	e001      	b.n	801556e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 801556a:	f7ff f8eb 	bl	8014744 <xTaskResumeAll>
}
 801556e:	bf00      	nop
 8015570:	3710      	adds	r7, #16
 8015572:	46bd      	mov	sp, r7
 8015574:	bd80      	pop	{r7, pc}
 8015576:	bf00      	nop
 8015578:	20000f50 	.word	0x20000f50
 801557c:	20000f54 	.word	0x20000f54
 8015580:	e000ed04 	.word	0xe000ed04

08015584 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015584:	b480      	push	{r7}
 8015586:	b085      	sub	sp, #20
 8015588:	af00      	add	r7, sp, #0
 801558a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 801558c:	4b0e      	ldr	r3, [pc, #56]	; (80155c8 <prvGetNextExpireTime+0x44>)
 801558e:	681b      	ldr	r3, [r3, #0]
 8015590:	681b      	ldr	r3, [r3, #0]
 8015592:	2b00      	cmp	r3, #0
 8015594:	d101      	bne.n	801559a <prvGetNextExpireTime+0x16>
 8015596:	2201      	movs	r2, #1
 8015598:	e000      	b.n	801559c <prvGetNextExpireTime+0x18>
 801559a:	2200      	movs	r2, #0
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80155a0:	687b      	ldr	r3, [r7, #4]
 80155a2:	681b      	ldr	r3, [r3, #0]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d105      	bne.n	80155b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80155a8:	4b07      	ldr	r3, [pc, #28]	; (80155c8 <prvGetNextExpireTime+0x44>)
 80155aa:	681b      	ldr	r3, [r3, #0]
 80155ac:	68db      	ldr	r3, [r3, #12]
 80155ae:	681b      	ldr	r3, [r3, #0]
 80155b0:	60fb      	str	r3, [r7, #12]
 80155b2:	e001      	b.n	80155b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80155b4:	2300      	movs	r3, #0
 80155b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80155b8:	68fb      	ldr	r3, [r7, #12]
}
 80155ba:	4618      	mov	r0, r3
 80155bc:	3714      	adds	r7, #20
 80155be:	46bd      	mov	sp, r7
 80155c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155c4:	4770      	bx	lr
 80155c6:	bf00      	nop
 80155c8:	20000f4c 	.word	0x20000f4c

080155cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	b084      	sub	sp, #16
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80155d4:	f7ff f954 	bl	8014880 <xTaskGetTickCount>
 80155d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80155da:	4b0b      	ldr	r3, [pc, #44]	; (8015608 <prvSampleTimeNow+0x3c>)
 80155dc:	681b      	ldr	r3, [r3, #0]
 80155de:	68fa      	ldr	r2, [r7, #12]
 80155e0:	429a      	cmp	r2, r3
 80155e2:	d205      	bcs.n	80155f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80155e4:	f000 f936 	bl	8015854 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80155e8:	687b      	ldr	r3, [r7, #4]
 80155ea:	2201      	movs	r2, #1
 80155ec:	601a      	str	r2, [r3, #0]
 80155ee:	e002      	b.n	80155f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80155f0:	687b      	ldr	r3, [r7, #4]
 80155f2:	2200      	movs	r2, #0
 80155f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80155f6:	4a04      	ldr	r2, [pc, #16]	; (8015608 <prvSampleTimeNow+0x3c>)
 80155f8:	68fb      	ldr	r3, [r7, #12]
 80155fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80155fc:	68fb      	ldr	r3, [r7, #12]
}
 80155fe:	4618      	mov	r0, r3
 8015600:	3710      	adds	r7, #16
 8015602:	46bd      	mov	sp, r7
 8015604:	bd80      	pop	{r7, pc}
 8015606:	bf00      	nop
 8015608:	20000f5c 	.word	0x20000f5c

0801560c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801560c:	b580      	push	{r7, lr}
 801560e:	b086      	sub	sp, #24
 8015610:	af00      	add	r7, sp, #0
 8015612:	60f8      	str	r0, [r7, #12]
 8015614:	60b9      	str	r1, [r7, #8]
 8015616:	607a      	str	r2, [r7, #4]
 8015618:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801561a:	2300      	movs	r3, #0
 801561c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801561e:	68fb      	ldr	r3, [r7, #12]
 8015620:	68ba      	ldr	r2, [r7, #8]
 8015622:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015624:	68fb      	ldr	r3, [r7, #12]
 8015626:	68fa      	ldr	r2, [r7, #12]
 8015628:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801562a:	68ba      	ldr	r2, [r7, #8]
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	429a      	cmp	r2, r3
 8015630:	d812      	bhi.n	8015658 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015632:	687a      	ldr	r2, [r7, #4]
 8015634:	683b      	ldr	r3, [r7, #0]
 8015636:	1ad2      	subs	r2, r2, r3
 8015638:	68fb      	ldr	r3, [r7, #12]
 801563a:	699b      	ldr	r3, [r3, #24]
 801563c:	429a      	cmp	r2, r3
 801563e:	d302      	bcc.n	8015646 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8015640:	2301      	movs	r3, #1
 8015642:	617b      	str	r3, [r7, #20]
 8015644:	e01b      	b.n	801567e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015646:	4b10      	ldr	r3, [pc, #64]	; (8015688 <prvInsertTimerInActiveList+0x7c>)
 8015648:	681a      	ldr	r2, [r3, #0]
 801564a:	68fb      	ldr	r3, [r7, #12]
 801564c:	3304      	adds	r3, #4
 801564e:	4619      	mov	r1, r3
 8015650:	4610      	mov	r0, r2
 8015652:	f7fd fc3e 	bl	8012ed2 <vListInsert>
 8015656:	e012      	b.n	801567e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015658:	687a      	ldr	r2, [r7, #4]
 801565a:	683b      	ldr	r3, [r7, #0]
 801565c:	429a      	cmp	r2, r3
 801565e:	d206      	bcs.n	801566e <prvInsertTimerInActiveList+0x62>
 8015660:	68ba      	ldr	r2, [r7, #8]
 8015662:	683b      	ldr	r3, [r7, #0]
 8015664:	429a      	cmp	r2, r3
 8015666:	d302      	bcc.n	801566e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015668:	2301      	movs	r3, #1
 801566a:	617b      	str	r3, [r7, #20]
 801566c:	e007      	b.n	801567e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 801566e:	4b07      	ldr	r3, [pc, #28]	; (801568c <prvInsertTimerInActiveList+0x80>)
 8015670:	681a      	ldr	r2, [r3, #0]
 8015672:	68fb      	ldr	r3, [r7, #12]
 8015674:	3304      	adds	r3, #4
 8015676:	4619      	mov	r1, r3
 8015678:	4610      	mov	r0, r2
 801567a:	f7fd fc2a 	bl	8012ed2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 801567e:	697b      	ldr	r3, [r7, #20]
}
 8015680:	4618      	mov	r0, r3
 8015682:	3718      	adds	r7, #24
 8015684:	46bd      	mov	sp, r7
 8015686:	bd80      	pop	{r7, pc}
 8015688:	20000f50 	.word	0x20000f50
 801568c:	20000f4c 	.word	0x20000f4c

08015690 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015690:	b580      	push	{r7, lr}
 8015692:	b08e      	sub	sp, #56	; 0x38
 8015694:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015696:	e0cc      	b.n	8015832 <prvProcessReceivedCommands+0x1a2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	2b00      	cmp	r3, #0
 801569c:	da19      	bge.n	80156d2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 801569e:	1d3b      	adds	r3, r7, #4
 80156a0:	3304      	adds	r3, #4
 80156a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80156a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d10b      	bne.n	80156c2 <prvProcessReceivedCommands+0x32>
 80156aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80156ae:	b672      	cpsid	i
 80156b0:	f383 8811 	msr	BASEPRI, r3
 80156b4:	f3bf 8f6f 	isb	sy
 80156b8:	f3bf 8f4f 	dsb	sy
 80156bc:	b662      	cpsie	i
 80156be:	61fb      	str	r3, [r7, #28]
 80156c0:	e7fe      	b.n	80156c0 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80156c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80156c4:	681b      	ldr	r3, [r3, #0]
 80156c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80156c8:	6850      	ldr	r0, [r2, #4]
 80156ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80156cc:	6892      	ldr	r2, [r2, #8]
 80156ce:	4611      	mov	r1, r2
 80156d0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	2b00      	cmp	r3, #0
 80156d6:	f2c0 80ab 	blt.w	8015830 <prvProcessReceivedCommands+0x1a0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80156da:	68fb      	ldr	r3, [r7, #12]
 80156dc:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80156de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156e0:	695b      	ldr	r3, [r3, #20]
 80156e2:	2b00      	cmp	r3, #0
 80156e4:	d004      	beq.n	80156f0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80156e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80156e8:	3304      	adds	r3, #4
 80156ea:	4618      	mov	r0, r3
 80156ec:	f7fd fc2a 	bl	8012f44 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80156f0:	463b      	mov	r3, r7
 80156f2:	4618      	mov	r0, r3
 80156f4:	f7ff ff6a 	bl	80155cc <prvSampleTimeNow>
 80156f8:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80156fa:	687b      	ldr	r3, [r7, #4]
 80156fc:	2b09      	cmp	r3, #9
 80156fe:	f200 8098 	bhi.w	8015832 <prvProcessReceivedCommands+0x1a2>
 8015702:	a201      	add	r2, pc, #4	; (adr r2, 8015708 <prvProcessReceivedCommands+0x78>)
 8015704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015708:	08015731 	.word	0x08015731
 801570c:	08015731 	.word	0x08015731
 8015710:	08015731 	.word	0x08015731
 8015714:	080157a7 	.word	0x080157a7
 8015718:	080157bb 	.word	0x080157bb
 801571c:	08015807 	.word	0x08015807
 8015720:	08015731 	.word	0x08015731
 8015724:	08015731 	.word	0x08015731
 8015728:	080157a7 	.word	0x080157a7
 801572c:	080157bb 	.word	0x080157bb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015732:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015736:	f043 0301 	orr.w	r3, r3, #1
 801573a:	b2da      	uxtb	r2, r3
 801573c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801573e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8015742:	68ba      	ldr	r2, [r7, #8]
 8015744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015746:	699b      	ldr	r3, [r3, #24]
 8015748:	18d1      	adds	r1, r2, r3
 801574a:	68bb      	ldr	r3, [r7, #8]
 801574c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801574e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015750:	f7ff ff5c 	bl	801560c <prvInsertTimerInActiveList>
 8015754:	4603      	mov	r3, r0
 8015756:	2b00      	cmp	r3, #0
 8015758:	d06b      	beq.n	8015832 <prvProcessReceivedCommands+0x1a2>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801575a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801575c:	6a1b      	ldr	r3, [r3, #32]
 801575e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015760:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015762:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015764:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015768:	f003 0304 	and.w	r3, r3, #4
 801576c:	2b00      	cmp	r3, #0
 801576e:	d060      	beq.n	8015832 <prvProcessReceivedCommands+0x1a2>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015770:	68ba      	ldr	r2, [r7, #8]
 8015772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015774:	699b      	ldr	r3, [r3, #24]
 8015776:	441a      	add	r2, r3
 8015778:	2300      	movs	r3, #0
 801577a:	9300      	str	r3, [sp, #0]
 801577c:	2300      	movs	r3, #0
 801577e:	2100      	movs	r1, #0
 8015780:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015782:	f7ff fe03 	bl	801538c <xTimerGenericCommand>
 8015786:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015788:	6a3b      	ldr	r3, [r7, #32]
 801578a:	2b00      	cmp	r3, #0
 801578c:	d151      	bne.n	8015832 <prvProcessReceivedCommands+0x1a2>
 801578e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015792:	b672      	cpsid	i
 8015794:	f383 8811 	msr	BASEPRI, r3
 8015798:	f3bf 8f6f 	isb	sy
 801579c:	f3bf 8f4f 	dsb	sy
 80157a0:	b662      	cpsie	i
 80157a2:	61bb      	str	r3, [r7, #24]
 80157a4:	e7fe      	b.n	80157a4 <prvProcessReceivedCommands+0x114>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80157a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157a8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80157ac:	f023 0301 	bic.w	r3, r3, #1
 80157b0:	b2da      	uxtb	r2, r3
 80157b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157b4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 80157b8:	e03b      	b.n	8015832 <prvProcessReceivedCommands+0x1a2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80157ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157bc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80157c0:	f043 0301 	orr.w	r3, r3, #1
 80157c4:	b2da      	uxtb	r2, r3
 80157c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80157cc:	68ba      	ldr	r2, [r7, #8]
 80157ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157d0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80157d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157d4:	699b      	ldr	r3, [r3, #24]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d10b      	bne.n	80157f2 <prvProcessReceivedCommands+0x162>
 80157da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80157de:	b672      	cpsid	i
 80157e0:	f383 8811 	msr	BASEPRI, r3
 80157e4:	f3bf 8f6f 	isb	sy
 80157e8:	f3bf 8f4f 	dsb	sy
 80157ec:	b662      	cpsie	i
 80157ee:	617b      	str	r3, [r7, #20]
 80157f0:	e7fe      	b.n	80157f0 <prvProcessReceivedCommands+0x160>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80157f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80157f4:	699a      	ldr	r2, [r3, #24]
 80157f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157f8:	18d1      	adds	r1, r2, r3
 80157fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80157fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80157fe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015800:	f7ff ff04 	bl	801560c <prvInsertTimerInActiveList>
					break;
 8015804:	e015      	b.n	8015832 <prvProcessReceivedCommands+0x1a2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8015806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015808:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801580c:	f003 0302 	and.w	r3, r3, #2
 8015810:	2b00      	cmp	r3, #0
 8015812:	d103      	bne.n	801581c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8015814:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015816:	f000 fbb9 	bl	8015f8c <vPortFree>
 801581a:	e00a      	b.n	8015832 <prvProcessReceivedCommands+0x1a2>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801581c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801581e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015822:	f023 0301 	bic.w	r3, r3, #1
 8015826:	b2da      	uxtb	r2, r3
 8015828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801582a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 801582e:	e000      	b.n	8015832 <prvProcessReceivedCommands+0x1a2>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8015830:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015832:	4b07      	ldr	r3, [pc, #28]	; (8015850 <prvProcessReceivedCommands+0x1c0>)
 8015834:	681b      	ldr	r3, [r3, #0]
 8015836:	1d39      	adds	r1, r7, #4
 8015838:	2200      	movs	r2, #0
 801583a:	4618      	mov	r0, r3
 801583c:	f7fe f868 	bl	8013910 <xQueueReceive>
 8015840:	4603      	mov	r3, r0
 8015842:	2b00      	cmp	r3, #0
 8015844:	f47f af28 	bne.w	8015698 <prvProcessReceivedCommands+0x8>
	}
}
 8015848:	bf00      	nop
 801584a:	3730      	adds	r7, #48	; 0x30
 801584c:	46bd      	mov	sp, r7
 801584e:	bd80      	pop	{r7, pc}
 8015850:	20000f54 	.word	0x20000f54

08015854 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015854:	b580      	push	{r7, lr}
 8015856:	b088      	sub	sp, #32
 8015858:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801585a:	e049      	b.n	80158f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801585c:	4b2e      	ldr	r3, [pc, #184]	; (8015918 <prvSwitchTimerLists+0xc4>)
 801585e:	681b      	ldr	r3, [r3, #0]
 8015860:	68db      	ldr	r3, [r3, #12]
 8015862:	681b      	ldr	r3, [r3, #0]
 8015864:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015866:	4b2c      	ldr	r3, [pc, #176]	; (8015918 <prvSwitchTimerLists+0xc4>)
 8015868:	681b      	ldr	r3, [r3, #0]
 801586a:	68db      	ldr	r3, [r3, #12]
 801586c:	68db      	ldr	r3, [r3, #12]
 801586e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015870:	68fb      	ldr	r3, [r7, #12]
 8015872:	3304      	adds	r3, #4
 8015874:	4618      	mov	r0, r3
 8015876:	f7fd fb65 	bl	8012f44 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	6a1b      	ldr	r3, [r3, #32]
 801587e:	68f8      	ldr	r0, [r7, #12]
 8015880:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015888:	f003 0304 	and.w	r3, r3, #4
 801588c:	2b00      	cmp	r3, #0
 801588e:	d02f      	beq.n	80158f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015890:	68fb      	ldr	r3, [r7, #12]
 8015892:	699b      	ldr	r3, [r3, #24]
 8015894:	693a      	ldr	r2, [r7, #16]
 8015896:	4413      	add	r3, r2
 8015898:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 801589a:	68ba      	ldr	r2, [r7, #8]
 801589c:	693b      	ldr	r3, [r7, #16]
 801589e:	429a      	cmp	r2, r3
 80158a0:	d90e      	bls.n	80158c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80158a2:	68fb      	ldr	r3, [r7, #12]
 80158a4:	68ba      	ldr	r2, [r7, #8]
 80158a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80158a8:	68fb      	ldr	r3, [r7, #12]
 80158aa:	68fa      	ldr	r2, [r7, #12]
 80158ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80158ae:	4b1a      	ldr	r3, [pc, #104]	; (8015918 <prvSwitchTimerLists+0xc4>)
 80158b0:	681a      	ldr	r2, [r3, #0]
 80158b2:	68fb      	ldr	r3, [r7, #12]
 80158b4:	3304      	adds	r3, #4
 80158b6:	4619      	mov	r1, r3
 80158b8:	4610      	mov	r0, r2
 80158ba:	f7fd fb0a 	bl	8012ed2 <vListInsert>
 80158be:	e017      	b.n	80158f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80158c0:	2300      	movs	r3, #0
 80158c2:	9300      	str	r3, [sp, #0]
 80158c4:	2300      	movs	r3, #0
 80158c6:	693a      	ldr	r2, [r7, #16]
 80158c8:	2100      	movs	r1, #0
 80158ca:	68f8      	ldr	r0, [r7, #12]
 80158cc:	f7ff fd5e 	bl	801538c <xTimerGenericCommand>
 80158d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80158d2:	687b      	ldr	r3, [r7, #4]
 80158d4:	2b00      	cmp	r3, #0
 80158d6:	d10b      	bne.n	80158f0 <prvSwitchTimerLists+0x9c>
 80158d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80158dc:	b672      	cpsid	i
 80158de:	f383 8811 	msr	BASEPRI, r3
 80158e2:	f3bf 8f6f 	isb	sy
 80158e6:	f3bf 8f4f 	dsb	sy
 80158ea:	b662      	cpsie	i
 80158ec:	603b      	str	r3, [r7, #0]
 80158ee:	e7fe      	b.n	80158ee <prvSwitchTimerLists+0x9a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80158f0:	4b09      	ldr	r3, [pc, #36]	; (8015918 <prvSwitchTimerLists+0xc4>)
 80158f2:	681b      	ldr	r3, [r3, #0]
 80158f4:	681b      	ldr	r3, [r3, #0]
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d1b0      	bne.n	801585c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80158fa:	4b07      	ldr	r3, [pc, #28]	; (8015918 <prvSwitchTimerLists+0xc4>)
 80158fc:	681b      	ldr	r3, [r3, #0]
 80158fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015900:	4b06      	ldr	r3, [pc, #24]	; (801591c <prvSwitchTimerLists+0xc8>)
 8015902:	681b      	ldr	r3, [r3, #0]
 8015904:	4a04      	ldr	r2, [pc, #16]	; (8015918 <prvSwitchTimerLists+0xc4>)
 8015906:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015908:	4a04      	ldr	r2, [pc, #16]	; (801591c <prvSwitchTimerLists+0xc8>)
 801590a:	697b      	ldr	r3, [r7, #20]
 801590c:	6013      	str	r3, [r2, #0]
}
 801590e:	bf00      	nop
 8015910:	3718      	adds	r7, #24
 8015912:	46bd      	mov	sp, r7
 8015914:	bd80      	pop	{r7, pc}
 8015916:	bf00      	nop
 8015918:	20000f4c 	.word	0x20000f4c
 801591c:	20000f50 	.word	0x20000f50

08015920 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015920:	b580      	push	{r7, lr}
 8015922:	b082      	sub	sp, #8
 8015924:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8015926:	f000 f947 	bl	8015bb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801592a:	4b15      	ldr	r3, [pc, #84]	; (8015980 <prvCheckForValidListAndQueue+0x60>)
 801592c:	681b      	ldr	r3, [r3, #0]
 801592e:	2b00      	cmp	r3, #0
 8015930:	d120      	bne.n	8015974 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8015932:	4814      	ldr	r0, [pc, #80]	; (8015984 <prvCheckForValidListAndQueue+0x64>)
 8015934:	f7fd fa7c 	bl	8012e30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015938:	4813      	ldr	r0, [pc, #76]	; (8015988 <prvCheckForValidListAndQueue+0x68>)
 801593a:	f7fd fa79 	bl	8012e30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801593e:	4b13      	ldr	r3, [pc, #76]	; (801598c <prvCheckForValidListAndQueue+0x6c>)
 8015940:	4a10      	ldr	r2, [pc, #64]	; (8015984 <prvCheckForValidListAndQueue+0x64>)
 8015942:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8015944:	4b12      	ldr	r3, [pc, #72]	; (8015990 <prvCheckForValidListAndQueue+0x70>)
 8015946:	4a10      	ldr	r2, [pc, #64]	; (8015988 <prvCheckForValidListAndQueue+0x68>)
 8015948:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801594a:	2300      	movs	r3, #0
 801594c:	9300      	str	r3, [sp, #0]
 801594e:	4b11      	ldr	r3, [pc, #68]	; (8015994 <prvCheckForValidListAndQueue+0x74>)
 8015950:	4a11      	ldr	r2, [pc, #68]	; (8015998 <prvCheckForValidListAndQueue+0x78>)
 8015952:	2110      	movs	r1, #16
 8015954:	200a      	movs	r0, #10
 8015956:	f7fd fb89 	bl	801306c <xQueueGenericCreateStatic>
 801595a:	4602      	mov	r2, r0
 801595c:	4b08      	ldr	r3, [pc, #32]	; (8015980 <prvCheckForValidListAndQueue+0x60>)
 801595e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015960:	4b07      	ldr	r3, [pc, #28]	; (8015980 <prvCheckForValidListAndQueue+0x60>)
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	2b00      	cmp	r3, #0
 8015966:	d005      	beq.n	8015974 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8015968:	4b05      	ldr	r3, [pc, #20]	; (8015980 <prvCheckForValidListAndQueue+0x60>)
 801596a:	681b      	ldr	r3, [r3, #0]
 801596c:	490b      	ldr	r1, [pc, #44]	; (801599c <prvCheckForValidListAndQueue+0x7c>)
 801596e:	4618      	mov	r0, r3
 8015970:	f7fe fb90 	bl	8014094 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015974:	f000 f952 	bl	8015c1c <vPortExitCritical>
}
 8015978:	bf00      	nop
 801597a:	46bd      	mov	sp, r7
 801597c:	bd80      	pop	{r7, pc}
 801597e:	bf00      	nop
 8015980:	20000f54 	.word	0x20000f54
 8015984:	20000f24 	.word	0x20000f24
 8015988:	20000f38 	.word	0x20000f38
 801598c:	20000f4c 	.word	0x20000f4c
 8015990:	20000f50 	.word	0x20000f50
 8015994:	20001000 	.word	0x20001000
 8015998:	20000f60 	.word	0x20000f60
 801599c:	08019e34 	.word	0x08019e34

080159a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80159a0:	b480      	push	{r7}
 80159a2:	b085      	sub	sp, #20
 80159a4:	af00      	add	r7, sp, #0
 80159a6:	60f8      	str	r0, [r7, #12]
 80159a8:	60b9      	str	r1, [r7, #8]
 80159aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80159ac:	68fb      	ldr	r3, [r7, #12]
 80159ae:	3b04      	subs	r3, #4
 80159b0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80159b2:	68fb      	ldr	r3, [r7, #12]
 80159b4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80159b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	3b04      	subs	r3, #4
 80159be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80159c0:	68bb      	ldr	r3, [r7, #8]
 80159c2:	f023 0201 	bic.w	r2, r3, #1
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80159ca:	68fb      	ldr	r3, [r7, #12]
 80159cc:	3b04      	subs	r3, #4
 80159ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80159d0:	4a0c      	ldr	r2, [pc, #48]	; (8015a04 <pxPortInitialiseStack+0x64>)
 80159d2:	68fb      	ldr	r3, [r7, #12]
 80159d4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	3b14      	subs	r3, #20
 80159da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80159dc:	687a      	ldr	r2, [r7, #4]
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80159e2:	68fb      	ldr	r3, [r7, #12]
 80159e4:	3b04      	subs	r3, #4
 80159e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80159e8:	68fb      	ldr	r3, [r7, #12]
 80159ea:	f06f 0202 	mvn.w	r2, #2
 80159ee:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80159f0:	68fb      	ldr	r3, [r7, #12]
 80159f2:	3b20      	subs	r3, #32
 80159f4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80159f6:	68fb      	ldr	r3, [r7, #12]
}
 80159f8:	4618      	mov	r0, r3
 80159fa:	3714      	adds	r7, #20
 80159fc:	46bd      	mov	sp, r7
 80159fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a02:	4770      	bx	lr
 8015a04:	08015a09 	.word	0x08015a09

08015a08 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8015a08:	b480      	push	{r7}
 8015a0a:	b085      	sub	sp, #20
 8015a0c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8015a0e:	2300      	movs	r3, #0
 8015a10:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8015a12:	4b13      	ldr	r3, [pc, #76]	; (8015a60 <prvTaskExitError+0x58>)
 8015a14:	681b      	ldr	r3, [r3, #0]
 8015a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015a1a:	d00b      	beq.n	8015a34 <prvTaskExitError+0x2c>
 8015a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a20:	b672      	cpsid	i
 8015a22:	f383 8811 	msr	BASEPRI, r3
 8015a26:	f3bf 8f6f 	isb	sy
 8015a2a:	f3bf 8f4f 	dsb	sy
 8015a2e:	b662      	cpsie	i
 8015a30:	60fb      	str	r3, [r7, #12]
 8015a32:	e7fe      	b.n	8015a32 <prvTaskExitError+0x2a>
 8015a34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015a38:	b672      	cpsid	i
 8015a3a:	f383 8811 	msr	BASEPRI, r3
 8015a3e:	f3bf 8f6f 	isb	sy
 8015a42:	f3bf 8f4f 	dsb	sy
 8015a46:	b662      	cpsie	i
 8015a48:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8015a4a:	bf00      	nop
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d0fc      	beq.n	8015a4c <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8015a52:	bf00      	nop
 8015a54:	3714      	adds	r7, #20
 8015a56:	46bd      	mov	sp, r7
 8015a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a5c:	4770      	bx	lr
 8015a5e:	bf00      	nop
 8015a60:	2000011c 	.word	0x2000011c
	...

08015a70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8015a70:	4b07      	ldr	r3, [pc, #28]	; (8015a90 <pxCurrentTCBConst2>)
 8015a72:	6819      	ldr	r1, [r3, #0]
 8015a74:	6808      	ldr	r0, [r1, #0]
 8015a76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a7a:	f380 8809 	msr	PSP, r0
 8015a7e:	f3bf 8f6f 	isb	sy
 8015a82:	f04f 0000 	mov.w	r0, #0
 8015a86:	f380 8811 	msr	BASEPRI, r0
 8015a8a:	4770      	bx	lr
 8015a8c:	f3af 8000 	nop.w

08015a90 <pxCurrentTCBConst2>:
 8015a90:	20000a24 	.word	0x20000a24
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8015a94:	bf00      	nop
 8015a96:	bf00      	nop

08015a98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8015a98:	4808      	ldr	r0, [pc, #32]	; (8015abc <prvPortStartFirstTask+0x24>)
 8015a9a:	6800      	ldr	r0, [r0, #0]
 8015a9c:	6800      	ldr	r0, [r0, #0]
 8015a9e:	f380 8808 	msr	MSP, r0
 8015aa2:	f04f 0000 	mov.w	r0, #0
 8015aa6:	f380 8814 	msr	CONTROL, r0
 8015aaa:	b662      	cpsie	i
 8015aac:	b661      	cpsie	f
 8015aae:	f3bf 8f4f 	dsb	sy
 8015ab2:	f3bf 8f6f 	isb	sy
 8015ab6:	df00      	svc	0
 8015ab8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8015aba:	bf00      	nop
 8015abc:	e000ed08 	.word	0xe000ed08

08015ac0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8015ac0:	b580      	push	{r7, lr}
 8015ac2:	b084      	sub	sp, #16
 8015ac4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8015ac6:	4b36      	ldr	r3, [pc, #216]	; (8015ba0 <xPortStartScheduler+0xe0>)
 8015ac8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8015aca:	68fb      	ldr	r3, [r7, #12]
 8015acc:	781b      	ldrb	r3, [r3, #0]
 8015ace:	b2db      	uxtb	r3, r3
 8015ad0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	22ff      	movs	r2, #255	; 0xff
 8015ad6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	781b      	ldrb	r3, [r3, #0]
 8015adc:	b2db      	uxtb	r3, r3
 8015ade:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8015ae0:	78fb      	ldrb	r3, [r7, #3]
 8015ae2:	b2db      	uxtb	r3, r3
 8015ae4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8015ae8:	b2da      	uxtb	r2, r3
 8015aea:	4b2e      	ldr	r3, [pc, #184]	; (8015ba4 <xPortStartScheduler+0xe4>)
 8015aec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8015aee:	4b2e      	ldr	r3, [pc, #184]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015af0:	2207      	movs	r2, #7
 8015af2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015af4:	e009      	b.n	8015b0a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8015af6:	4b2c      	ldr	r3, [pc, #176]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015af8:	681b      	ldr	r3, [r3, #0]
 8015afa:	3b01      	subs	r3, #1
 8015afc:	4a2a      	ldr	r2, [pc, #168]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015afe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8015b00:	78fb      	ldrb	r3, [r7, #3]
 8015b02:	b2db      	uxtb	r3, r3
 8015b04:	005b      	lsls	r3, r3, #1
 8015b06:	b2db      	uxtb	r3, r3
 8015b08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8015b0a:	78fb      	ldrb	r3, [r7, #3]
 8015b0c:	b2db      	uxtb	r3, r3
 8015b0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8015b12:	2b80      	cmp	r3, #128	; 0x80
 8015b14:	d0ef      	beq.n	8015af6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8015b16:	4b24      	ldr	r3, [pc, #144]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	f1c3 0307 	rsb	r3, r3, #7
 8015b1e:	2b04      	cmp	r3, #4
 8015b20:	d00b      	beq.n	8015b3a <xPortStartScheduler+0x7a>
 8015b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015b26:	b672      	cpsid	i
 8015b28:	f383 8811 	msr	BASEPRI, r3
 8015b2c:	f3bf 8f6f 	isb	sy
 8015b30:	f3bf 8f4f 	dsb	sy
 8015b34:	b662      	cpsie	i
 8015b36:	60bb      	str	r3, [r7, #8]
 8015b38:	e7fe      	b.n	8015b38 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8015b3a:	4b1b      	ldr	r3, [pc, #108]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015b3c:	681b      	ldr	r3, [r3, #0]
 8015b3e:	021b      	lsls	r3, r3, #8
 8015b40:	4a19      	ldr	r2, [pc, #100]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015b42:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8015b44:	4b18      	ldr	r3, [pc, #96]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015b46:	681b      	ldr	r3, [r3, #0]
 8015b48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8015b4c:	4a16      	ldr	r2, [pc, #88]	; (8015ba8 <xPortStartScheduler+0xe8>)
 8015b4e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8015b50:	687b      	ldr	r3, [r7, #4]
 8015b52:	b2da      	uxtb	r2, r3
 8015b54:	68fb      	ldr	r3, [r7, #12]
 8015b56:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8015b58:	4b14      	ldr	r3, [pc, #80]	; (8015bac <xPortStartScheduler+0xec>)
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	4a13      	ldr	r2, [pc, #76]	; (8015bac <xPortStartScheduler+0xec>)
 8015b5e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8015b62:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8015b64:	4b11      	ldr	r3, [pc, #68]	; (8015bac <xPortStartScheduler+0xec>)
 8015b66:	681b      	ldr	r3, [r3, #0]
 8015b68:	4a10      	ldr	r2, [pc, #64]	; (8015bac <xPortStartScheduler+0xec>)
 8015b6a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8015b6e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8015b70:	f000 f8d4 	bl	8015d1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8015b74:	4b0e      	ldr	r3, [pc, #56]	; (8015bb0 <xPortStartScheduler+0xf0>)
 8015b76:	2200      	movs	r2, #0
 8015b78:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8015b7a:	f000 f8f3 	bl	8015d64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8015b7e:	4b0d      	ldr	r3, [pc, #52]	; (8015bb4 <xPortStartScheduler+0xf4>)
 8015b80:	681b      	ldr	r3, [r3, #0]
 8015b82:	4a0c      	ldr	r2, [pc, #48]	; (8015bb4 <xPortStartScheduler+0xf4>)
 8015b84:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8015b88:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8015b8a:	f7ff ff85 	bl	8015a98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8015b8e:	f7fe ff53 	bl	8014a38 <vTaskSwitchContext>
	prvTaskExitError();
 8015b92:	f7ff ff39 	bl	8015a08 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8015b96:	2300      	movs	r3, #0
}
 8015b98:	4618      	mov	r0, r3
 8015b9a:	3710      	adds	r7, #16
 8015b9c:	46bd      	mov	sp, r7
 8015b9e:	bd80      	pop	{r7, pc}
 8015ba0:	e000e400 	.word	0xe000e400
 8015ba4:	20001050 	.word	0x20001050
 8015ba8:	20001054 	.word	0x20001054
 8015bac:	e000ed20 	.word	0xe000ed20
 8015bb0:	2000011c 	.word	0x2000011c
 8015bb4:	e000ef34 	.word	0xe000ef34

08015bb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8015bb8:	b480      	push	{r7}
 8015bba:	b083      	sub	sp, #12
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bc2:	b672      	cpsid	i
 8015bc4:	f383 8811 	msr	BASEPRI, r3
 8015bc8:	f3bf 8f6f 	isb	sy
 8015bcc:	f3bf 8f4f 	dsb	sy
 8015bd0:	b662      	cpsie	i
 8015bd2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8015bd4:	4b0f      	ldr	r3, [pc, #60]	; (8015c14 <vPortEnterCritical+0x5c>)
 8015bd6:	681b      	ldr	r3, [r3, #0]
 8015bd8:	3301      	adds	r3, #1
 8015bda:	4a0e      	ldr	r2, [pc, #56]	; (8015c14 <vPortEnterCritical+0x5c>)
 8015bdc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8015bde:	4b0d      	ldr	r3, [pc, #52]	; (8015c14 <vPortEnterCritical+0x5c>)
 8015be0:	681b      	ldr	r3, [r3, #0]
 8015be2:	2b01      	cmp	r3, #1
 8015be4:	d110      	bne.n	8015c08 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8015be6:	4b0c      	ldr	r3, [pc, #48]	; (8015c18 <vPortEnterCritical+0x60>)
 8015be8:	681b      	ldr	r3, [r3, #0]
 8015bea:	b2db      	uxtb	r3, r3
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	d00b      	beq.n	8015c08 <vPortEnterCritical+0x50>
 8015bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015bf4:	b672      	cpsid	i
 8015bf6:	f383 8811 	msr	BASEPRI, r3
 8015bfa:	f3bf 8f6f 	isb	sy
 8015bfe:	f3bf 8f4f 	dsb	sy
 8015c02:	b662      	cpsie	i
 8015c04:	603b      	str	r3, [r7, #0]
 8015c06:	e7fe      	b.n	8015c06 <vPortEnterCritical+0x4e>
	}
}
 8015c08:	bf00      	nop
 8015c0a:	370c      	adds	r7, #12
 8015c0c:	46bd      	mov	sp, r7
 8015c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c12:	4770      	bx	lr
 8015c14:	2000011c 	.word	0x2000011c
 8015c18:	e000ed04 	.word	0xe000ed04

08015c1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8015c1c:	b480      	push	{r7}
 8015c1e:	b083      	sub	sp, #12
 8015c20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8015c22:	4b12      	ldr	r3, [pc, #72]	; (8015c6c <vPortExitCritical+0x50>)
 8015c24:	681b      	ldr	r3, [r3, #0]
 8015c26:	2b00      	cmp	r3, #0
 8015c28:	d10b      	bne.n	8015c42 <vPortExitCritical+0x26>
 8015c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015c2e:	b672      	cpsid	i
 8015c30:	f383 8811 	msr	BASEPRI, r3
 8015c34:	f3bf 8f6f 	isb	sy
 8015c38:	f3bf 8f4f 	dsb	sy
 8015c3c:	b662      	cpsie	i
 8015c3e:	607b      	str	r3, [r7, #4]
 8015c40:	e7fe      	b.n	8015c40 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8015c42:	4b0a      	ldr	r3, [pc, #40]	; (8015c6c <vPortExitCritical+0x50>)
 8015c44:	681b      	ldr	r3, [r3, #0]
 8015c46:	3b01      	subs	r3, #1
 8015c48:	4a08      	ldr	r2, [pc, #32]	; (8015c6c <vPortExitCritical+0x50>)
 8015c4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8015c4c:	4b07      	ldr	r3, [pc, #28]	; (8015c6c <vPortExitCritical+0x50>)
 8015c4e:	681b      	ldr	r3, [r3, #0]
 8015c50:	2b00      	cmp	r3, #0
 8015c52:	d104      	bne.n	8015c5e <vPortExitCritical+0x42>
 8015c54:	2300      	movs	r3, #0
 8015c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015c58:	683b      	ldr	r3, [r7, #0]
 8015c5a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8015c5e:	bf00      	nop
 8015c60:	370c      	adds	r7, #12
 8015c62:	46bd      	mov	sp, r7
 8015c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c68:	4770      	bx	lr
 8015c6a:	bf00      	nop
 8015c6c:	2000011c 	.word	0x2000011c

08015c70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8015c70:	f3ef 8009 	mrs	r0, PSP
 8015c74:	f3bf 8f6f 	isb	sy
 8015c78:	4b15      	ldr	r3, [pc, #84]	; (8015cd0 <pxCurrentTCBConst>)
 8015c7a:	681a      	ldr	r2, [r3, #0]
 8015c7c:	f01e 0f10 	tst.w	lr, #16
 8015c80:	bf08      	it	eq
 8015c82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8015c86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c8a:	6010      	str	r0, [r2, #0]
 8015c8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8015c90:	f04f 0050 	mov.w	r0, #80	; 0x50
 8015c94:	b672      	cpsid	i
 8015c96:	f380 8811 	msr	BASEPRI, r0
 8015c9a:	f3bf 8f4f 	dsb	sy
 8015c9e:	f3bf 8f6f 	isb	sy
 8015ca2:	b662      	cpsie	i
 8015ca4:	f7fe fec8 	bl	8014a38 <vTaskSwitchContext>
 8015ca8:	f04f 0000 	mov.w	r0, #0
 8015cac:	f380 8811 	msr	BASEPRI, r0
 8015cb0:	bc09      	pop	{r0, r3}
 8015cb2:	6819      	ldr	r1, [r3, #0]
 8015cb4:	6808      	ldr	r0, [r1, #0]
 8015cb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015cba:	f01e 0f10 	tst.w	lr, #16
 8015cbe:	bf08      	it	eq
 8015cc0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8015cc4:	f380 8809 	msr	PSP, r0
 8015cc8:	f3bf 8f6f 	isb	sy
 8015ccc:	4770      	bx	lr
 8015cce:	bf00      	nop

08015cd0 <pxCurrentTCBConst>:
 8015cd0:	20000a24 	.word	0x20000a24
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8015cd4:	bf00      	nop
 8015cd6:	bf00      	nop

08015cd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8015cd8:	b580      	push	{r7, lr}
 8015cda:	b082      	sub	sp, #8
 8015cdc:	af00      	add	r7, sp, #0
	__asm volatile
 8015cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ce2:	b672      	cpsid	i
 8015ce4:	f383 8811 	msr	BASEPRI, r3
 8015ce8:	f3bf 8f6f 	isb	sy
 8015cec:	f3bf 8f4f 	dsb	sy
 8015cf0:	b662      	cpsie	i
 8015cf2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8015cf4:	f7fe fde6 	bl	80148c4 <xTaskIncrementTick>
 8015cf8:	4603      	mov	r3, r0
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d003      	beq.n	8015d06 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8015cfe:	4b06      	ldr	r3, [pc, #24]	; (8015d18 <SysTick_Handler+0x40>)
 8015d00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8015d04:	601a      	str	r2, [r3, #0]
 8015d06:	2300      	movs	r3, #0
 8015d08:	603b      	str	r3, [r7, #0]
	__asm volatile
 8015d0a:	683b      	ldr	r3, [r7, #0]
 8015d0c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8015d10:	bf00      	nop
 8015d12:	3708      	adds	r7, #8
 8015d14:	46bd      	mov	sp, r7
 8015d16:	bd80      	pop	{r7, pc}
 8015d18:	e000ed04 	.word	0xe000ed04

08015d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8015d1c:	b480      	push	{r7}
 8015d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8015d20:	4b0b      	ldr	r3, [pc, #44]	; (8015d50 <vPortSetupTimerInterrupt+0x34>)
 8015d22:	2200      	movs	r2, #0
 8015d24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8015d26:	4b0b      	ldr	r3, [pc, #44]	; (8015d54 <vPortSetupTimerInterrupt+0x38>)
 8015d28:	2200      	movs	r2, #0
 8015d2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8015d2c:	4b0a      	ldr	r3, [pc, #40]	; (8015d58 <vPortSetupTimerInterrupt+0x3c>)
 8015d2e:	681b      	ldr	r3, [r3, #0]
 8015d30:	4a0a      	ldr	r2, [pc, #40]	; (8015d5c <vPortSetupTimerInterrupt+0x40>)
 8015d32:	fba2 2303 	umull	r2, r3, r2, r3
 8015d36:	099b      	lsrs	r3, r3, #6
 8015d38:	4a09      	ldr	r2, [pc, #36]	; (8015d60 <vPortSetupTimerInterrupt+0x44>)
 8015d3a:	3b01      	subs	r3, #1
 8015d3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8015d3e:	4b04      	ldr	r3, [pc, #16]	; (8015d50 <vPortSetupTimerInterrupt+0x34>)
 8015d40:	2207      	movs	r2, #7
 8015d42:	601a      	str	r2, [r3, #0]
}
 8015d44:	bf00      	nop
 8015d46:	46bd      	mov	sp, r7
 8015d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d4c:	4770      	bx	lr
 8015d4e:	bf00      	nop
 8015d50:	e000e010 	.word	0xe000e010
 8015d54:	e000e018 	.word	0xe000e018
 8015d58:	20000000 	.word	0x20000000
 8015d5c:	10624dd3 	.word	0x10624dd3
 8015d60:	e000e014 	.word	0xe000e014

08015d64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8015d64:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8015d74 <vPortEnableVFP+0x10>
 8015d68:	6801      	ldr	r1, [r0, #0]
 8015d6a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8015d6e:	6001      	str	r1, [r0, #0]
 8015d70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8015d72:	bf00      	nop
 8015d74:	e000ed88 	.word	0xe000ed88

08015d78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8015d78:	b480      	push	{r7}
 8015d7a:	b085      	sub	sp, #20
 8015d7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8015d7e:	f3ef 8305 	mrs	r3, IPSR
 8015d82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8015d84:	68fb      	ldr	r3, [r7, #12]
 8015d86:	2b0f      	cmp	r3, #15
 8015d88:	d915      	bls.n	8015db6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8015d8a:	4a18      	ldr	r2, [pc, #96]	; (8015dec <vPortValidateInterruptPriority+0x74>)
 8015d8c:	68fb      	ldr	r3, [r7, #12]
 8015d8e:	4413      	add	r3, r2
 8015d90:	781b      	ldrb	r3, [r3, #0]
 8015d92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8015d94:	4b16      	ldr	r3, [pc, #88]	; (8015df0 <vPortValidateInterruptPriority+0x78>)
 8015d96:	781b      	ldrb	r3, [r3, #0]
 8015d98:	7afa      	ldrb	r2, [r7, #11]
 8015d9a:	429a      	cmp	r2, r3
 8015d9c:	d20b      	bcs.n	8015db6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8015d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015da2:	b672      	cpsid	i
 8015da4:	f383 8811 	msr	BASEPRI, r3
 8015da8:	f3bf 8f6f 	isb	sy
 8015dac:	f3bf 8f4f 	dsb	sy
 8015db0:	b662      	cpsie	i
 8015db2:	607b      	str	r3, [r7, #4]
 8015db4:	e7fe      	b.n	8015db4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8015db6:	4b0f      	ldr	r3, [pc, #60]	; (8015df4 <vPortValidateInterruptPriority+0x7c>)
 8015db8:	681b      	ldr	r3, [r3, #0]
 8015dba:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8015dbe:	4b0e      	ldr	r3, [pc, #56]	; (8015df8 <vPortValidateInterruptPriority+0x80>)
 8015dc0:	681b      	ldr	r3, [r3, #0]
 8015dc2:	429a      	cmp	r2, r3
 8015dc4:	d90b      	bls.n	8015dde <vPortValidateInterruptPriority+0x66>
 8015dc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015dca:	b672      	cpsid	i
 8015dcc:	f383 8811 	msr	BASEPRI, r3
 8015dd0:	f3bf 8f6f 	isb	sy
 8015dd4:	f3bf 8f4f 	dsb	sy
 8015dd8:	b662      	cpsie	i
 8015dda:	603b      	str	r3, [r7, #0]
 8015ddc:	e7fe      	b.n	8015ddc <vPortValidateInterruptPriority+0x64>
	}
 8015dde:	bf00      	nop
 8015de0:	3714      	adds	r7, #20
 8015de2:	46bd      	mov	sp, r7
 8015de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015de8:	4770      	bx	lr
 8015dea:	bf00      	nop
 8015dec:	e000e3f0 	.word	0xe000e3f0
 8015df0:	20001050 	.word	0x20001050
 8015df4:	e000ed0c 	.word	0xe000ed0c
 8015df8:	20001054 	.word	0x20001054

08015dfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8015dfc:	b580      	push	{r7, lr}
 8015dfe:	b08a      	sub	sp, #40	; 0x28
 8015e00:	af00      	add	r7, sp, #0
 8015e02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8015e04:	2300      	movs	r3, #0
 8015e06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8015e08:	f7fe fc8e 	bl	8014728 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8015e0c:	4b5a      	ldr	r3, [pc, #360]	; (8015f78 <pvPortMalloc+0x17c>)
 8015e0e:	681b      	ldr	r3, [r3, #0]
 8015e10:	2b00      	cmp	r3, #0
 8015e12:	d101      	bne.n	8015e18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8015e14:	f000 f916 	bl	8016044 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8015e18:	4b58      	ldr	r3, [pc, #352]	; (8015f7c <pvPortMalloc+0x180>)
 8015e1a:	681a      	ldr	r2, [r3, #0]
 8015e1c:	687b      	ldr	r3, [r7, #4]
 8015e1e:	4013      	ands	r3, r2
 8015e20:	2b00      	cmp	r3, #0
 8015e22:	f040 8090 	bne.w	8015f46 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8015e26:	687b      	ldr	r3, [r7, #4]
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d01e      	beq.n	8015e6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8015e2c:	2208      	movs	r2, #8
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	4413      	add	r3, r2
 8015e32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8015e34:	687b      	ldr	r3, [r7, #4]
 8015e36:	f003 0307 	and.w	r3, r3, #7
 8015e3a:	2b00      	cmp	r3, #0
 8015e3c:	d015      	beq.n	8015e6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8015e3e:	687b      	ldr	r3, [r7, #4]
 8015e40:	f023 0307 	bic.w	r3, r3, #7
 8015e44:	3308      	adds	r3, #8
 8015e46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	f003 0307 	and.w	r3, r3, #7
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d00b      	beq.n	8015e6a <pvPortMalloc+0x6e>
 8015e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015e56:	b672      	cpsid	i
 8015e58:	f383 8811 	msr	BASEPRI, r3
 8015e5c:	f3bf 8f6f 	isb	sy
 8015e60:	f3bf 8f4f 	dsb	sy
 8015e64:	b662      	cpsie	i
 8015e66:	617b      	str	r3, [r7, #20]
 8015e68:	e7fe      	b.n	8015e68 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d06a      	beq.n	8015f46 <pvPortMalloc+0x14a>
 8015e70:	4b43      	ldr	r3, [pc, #268]	; (8015f80 <pvPortMalloc+0x184>)
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	687a      	ldr	r2, [r7, #4]
 8015e76:	429a      	cmp	r2, r3
 8015e78:	d865      	bhi.n	8015f46 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8015e7a:	4b42      	ldr	r3, [pc, #264]	; (8015f84 <pvPortMalloc+0x188>)
 8015e7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8015e7e:	4b41      	ldr	r3, [pc, #260]	; (8015f84 <pvPortMalloc+0x188>)
 8015e80:	681b      	ldr	r3, [r3, #0]
 8015e82:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e84:	e004      	b.n	8015e90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8015e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8015e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e8c:	681b      	ldr	r3, [r3, #0]
 8015e8e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8015e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e92:	685b      	ldr	r3, [r3, #4]
 8015e94:	687a      	ldr	r2, [r7, #4]
 8015e96:	429a      	cmp	r2, r3
 8015e98:	d903      	bls.n	8015ea2 <pvPortMalloc+0xa6>
 8015e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015e9c:	681b      	ldr	r3, [r3, #0]
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	d1f1      	bne.n	8015e86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8015ea2:	4b35      	ldr	r3, [pc, #212]	; (8015f78 <pvPortMalloc+0x17c>)
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015ea8:	429a      	cmp	r2, r3
 8015eaa:	d04c      	beq.n	8015f46 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8015eac:	6a3b      	ldr	r3, [r7, #32]
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	2208      	movs	r2, #8
 8015eb2:	4413      	add	r3, r2
 8015eb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8015eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015eb8:	681a      	ldr	r2, [r3, #0]
 8015eba:	6a3b      	ldr	r3, [r7, #32]
 8015ebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8015ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015ec0:	685a      	ldr	r2, [r3, #4]
 8015ec2:	687b      	ldr	r3, [r7, #4]
 8015ec4:	1ad2      	subs	r2, r2, r3
 8015ec6:	2308      	movs	r3, #8
 8015ec8:	005b      	lsls	r3, r3, #1
 8015eca:	429a      	cmp	r2, r3
 8015ecc:	d920      	bls.n	8015f10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8015ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	4413      	add	r3, r2
 8015ed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8015ed6:	69bb      	ldr	r3, [r7, #24]
 8015ed8:	f003 0307 	and.w	r3, r3, #7
 8015edc:	2b00      	cmp	r3, #0
 8015ede:	d00b      	beq.n	8015ef8 <pvPortMalloc+0xfc>
 8015ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015ee4:	b672      	cpsid	i
 8015ee6:	f383 8811 	msr	BASEPRI, r3
 8015eea:	f3bf 8f6f 	isb	sy
 8015eee:	f3bf 8f4f 	dsb	sy
 8015ef2:	b662      	cpsie	i
 8015ef4:	613b      	str	r3, [r7, #16]
 8015ef6:	e7fe      	b.n	8015ef6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8015ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015efa:	685a      	ldr	r2, [r3, #4]
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	1ad2      	subs	r2, r2, r3
 8015f00:	69bb      	ldr	r3, [r7, #24]
 8015f02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8015f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f06:	687a      	ldr	r2, [r7, #4]
 8015f08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8015f0a:	69b8      	ldr	r0, [r7, #24]
 8015f0c:	f000 f8fc 	bl	8016108 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8015f10:	4b1b      	ldr	r3, [pc, #108]	; (8015f80 <pvPortMalloc+0x184>)
 8015f12:	681a      	ldr	r2, [r3, #0]
 8015f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f16:	685b      	ldr	r3, [r3, #4]
 8015f18:	1ad3      	subs	r3, r2, r3
 8015f1a:	4a19      	ldr	r2, [pc, #100]	; (8015f80 <pvPortMalloc+0x184>)
 8015f1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8015f1e:	4b18      	ldr	r3, [pc, #96]	; (8015f80 <pvPortMalloc+0x184>)
 8015f20:	681a      	ldr	r2, [r3, #0]
 8015f22:	4b19      	ldr	r3, [pc, #100]	; (8015f88 <pvPortMalloc+0x18c>)
 8015f24:	681b      	ldr	r3, [r3, #0]
 8015f26:	429a      	cmp	r2, r3
 8015f28:	d203      	bcs.n	8015f32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8015f2a:	4b15      	ldr	r3, [pc, #84]	; (8015f80 <pvPortMalloc+0x184>)
 8015f2c:	681b      	ldr	r3, [r3, #0]
 8015f2e:	4a16      	ldr	r2, [pc, #88]	; (8015f88 <pvPortMalloc+0x18c>)
 8015f30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8015f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f34:	685a      	ldr	r2, [r3, #4]
 8015f36:	4b11      	ldr	r3, [pc, #68]	; (8015f7c <pvPortMalloc+0x180>)
 8015f38:	681b      	ldr	r3, [r3, #0]
 8015f3a:	431a      	orrs	r2, r3
 8015f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8015f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015f42:	2200      	movs	r2, #0
 8015f44:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8015f46:	f7fe fbfd 	bl	8014744 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8015f4a:	69fb      	ldr	r3, [r7, #28]
 8015f4c:	f003 0307 	and.w	r3, r3, #7
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	d00b      	beq.n	8015f6c <pvPortMalloc+0x170>
 8015f54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015f58:	b672      	cpsid	i
 8015f5a:	f383 8811 	msr	BASEPRI, r3
 8015f5e:	f3bf 8f6f 	isb	sy
 8015f62:	f3bf 8f4f 	dsb	sy
 8015f66:	b662      	cpsie	i
 8015f68:	60fb      	str	r3, [r7, #12]
 8015f6a:	e7fe      	b.n	8015f6a <pvPortMalloc+0x16e>
	return pvReturn;
 8015f6c:	69fb      	ldr	r3, [r7, #28]
}
 8015f6e:	4618      	mov	r0, r3
 8015f70:	3728      	adds	r7, #40	; 0x28
 8015f72:	46bd      	mov	sp, r7
 8015f74:	bd80      	pop	{r7, pc}
 8015f76:	bf00      	nop
 8015f78:	20008860 	.word	0x20008860
 8015f7c:	2000886c 	.word	0x2000886c
 8015f80:	20008864 	.word	0x20008864
 8015f84:	20008858 	.word	0x20008858
 8015f88:	20008868 	.word	0x20008868

08015f8c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8015f8c:	b580      	push	{r7, lr}
 8015f8e:	b086      	sub	sp, #24
 8015f90:	af00      	add	r7, sp, #0
 8015f92:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	2b00      	cmp	r3, #0
 8015f9c:	d04a      	beq.n	8016034 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8015f9e:	2308      	movs	r3, #8
 8015fa0:	425b      	negs	r3, r3
 8015fa2:	697a      	ldr	r2, [r7, #20]
 8015fa4:	4413      	add	r3, r2
 8015fa6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8015fa8:	697b      	ldr	r3, [r7, #20]
 8015faa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8015fac:	693b      	ldr	r3, [r7, #16]
 8015fae:	685a      	ldr	r2, [r3, #4]
 8015fb0:	4b22      	ldr	r3, [pc, #136]	; (801603c <vPortFree+0xb0>)
 8015fb2:	681b      	ldr	r3, [r3, #0]
 8015fb4:	4013      	ands	r3, r2
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	d10b      	bne.n	8015fd2 <vPortFree+0x46>
 8015fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fbe:	b672      	cpsid	i
 8015fc0:	f383 8811 	msr	BASEPRI, r3
 8015fc4:	f3bf 8f6f 	isb	sy
 8015fc8:	f3bf 8f4f 	dsb	sy
 8015fcc:	b662      	cpsie	i
 8015fce:	60fb      	str	r3, [r7, #12]
 8015fd0:	e7fe      	b.n	8015fd0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8015fd2:	693b      	ldr	r3, [r7, #16]
 8015fd4:	681b      	ldr	r3, [r3, #0]
 8015fd6:	2b00      	cmp	r3, #0
 8015fd8:	d00b      	beq.n	8015ff2 <vPortFree+0x66>
 8015fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8015fde:	b672      	cpsid	i
 8015fe0:	f383 8811 	msr	BASEPRI, r3
 8015fe4:	f3bf 8f6f 	isb	sy
 8015fe8:	f3bf 8f4f 	dsb	sy
 8015fec:	b662      	cpsie	i
 8015fee:	60bb      	str	r3, [r7, #8]
 8015ff0:	e7fe      	b.n	8015ff0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8015ff2:	693b      	ldr	r3, [r7, #16]
 8015ff4:	685a      	ldr	r2, [r3, #4]
 8015ff6:	4b11      	ldr	r3, [pc, #68]	; (801603c <vPortFree+0xb0>)
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	4013      	ands	r3, r2
 8015ffc:	2b00      	cmp	r3, #0
 8015ffe:	d019      	beq.n	8016034 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8016000:	693b      	ldr	r3, [r7, #16]
 8016002:	681b      	ldr	r3, [r3, #0]
 8016004:	2b00      	cmp	r3, #0
 8016006:	d115      	bne.n	8016034 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8016008:	693b      	ldr	r3, [r7, #16]
 801600a:	685a      	ldr	r2, [r3, #4]
 801600c:	4b0b      	ldr	r3, [pc, #44]	; (801603c <vPortFree+0xb0>)
 801600e:	681b      	ldr	r3, [r3, #0]
 8016010:	43db      	mvns	r3, r3
 8016012:	401a      	ands	r2, r3
 8016014:	693b      	ldr	r3, [r7, #16]
 8016016:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8016018:	f7fe fb86 	bl	8014728 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801601c:	693b      	ldr	r3, [r7, #16]
 801601e:	685a      	ldr	r2, [r3, #4]
 8016020:	4b07      	ldr	r3, [pc, #28]	; (8016040 <vPortFree+0xb4>)
 8016022:	681b      	ldr	r3, [r3, #0]
 8016024:	4413      	add	r3, r2
 8016026:	4a06      	ldr	r2, [pc, #24]	; (8016040 <vPortFree+0xb4>)
 8016028:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801602a:	6938      	ldr	r0, [r7, #16]
 801602c:	f000 f86c 	bl	8016108 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8016030:	f7fe fb88 	bl	8014744 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8016034:	bf00      	nop
 8016036:	3718      	adds	r7, #24
 8016038:	46bd      	mov	sp, r7
 801603a:	bd80      	pop	{r7, pc}
 801603c:	2000886c 	.word	0x2000886c
 8016040:	20008864 	.word	0x20008864

08016044 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016044:	b480      	push	{r7}
 8016046:	b085      	sub	sp, #20
 8016048:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801604a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 801604e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8016050:	4b27      	ldr	r3, [pc, #156]	; (80160f0 <prvHeapInit+0xac>)
 8016052:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016054:	68fb      	ldr	r3, [r7, #12]
 8016056:	f003 0307 	and.w	r3, r3, #7
 801605a:	2b00      	cmp	r3, #0
 801605c:	d00c      	beq.n	8016078 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	3307      	adds	r3, #7
 8016062:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016064:	68fb      	ldr	r3, [r7, #12]
 8016066:	f023 0307 	bic.w	r3, r3, #7
 801606a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801606c:	68ba      	ldr	r2, [r7, #8]
 801606e:	68fb      	ldr	r3, [r7, #12]
 8016070:	1ad3      	subs	r3, r2, r3
 8016072:	4a1f      	ldr	r2, [pc, #124]	; (80160f0 <prvHeapInit+0xac>)
 8016074:	4413      	add	r3, r2
 8016076:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801607c:	4a1d      	ldr	r2, [pc, #116]	; (80160f4 <prvHeapInit+0xb0>)
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8016082:	4b1c      	ldr	r3, [pc, #112]	; (80160f4 <prvHeapInit+0xb0>)
 8016084:	2200      	movs	r2, #0
 8016086:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016088:	687b      	ldr	r3, [r7, #4]
 801608a:	68ba      	ldr	r2, [r7, #8]
 801608c:	4413      	add	r3, r2
 801608e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8016090:	2208      	movs	r2, #8
 8016092:	68fb      	ldr	r3, [r7, #12]
 8016094:	1a9b      	subs	r3, r3, r2
 8016096:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016098:	68fb      	ldr	r3, [r7, #12]
 801609a:	f023 0307 	bic.w	r3, r3, #7
 801609e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80160a0:	68fb      	ldr	r3, [r7, #12]
 80160a2:	4a15      	ldr	r2, [pc, #84]	; (80160f8 <prvHeapInit+0xb4>)
 80160a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80160a6:	4b14      	ldr	r3, [pc, #80]	; (80160f8 <prvHeapInit+0xb4>)
 80160a8:	681b      	ldr	r3, [r3, #0]
 80160aa:	2200      	movs	r2, #0
 80160ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80160ae:	4b12      	ldr	r3, [pc, #72]	; (80160f8 <prvHeapInit+0xb4>)
 80160b0:	681b      	ldr	r3, [r3, #0]
 80160b2:	2200      	movs	r2, #0
 80160b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80160ba:	683b      	ldr	r3, [r7, #0]
 80160bc:	68fa      	ldr	r2, [r7, #12]
 80160be:	1ad2      	subs	r2, r2, r3
 80160c0:	683b      	ldr	r3, [r7, #0]
 80160c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80160c4:	4b0c      	ldr	r3, [pc, #48]	; (80160f8 <prvHeapInit+0xb4>)
 80160c6:	681a      	ldr	r2, [r3, #0]
 80160c8:	683b      	ldr	r3, [r7, #0]
 80160ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80160cc:	683b      	ldr	r3, [r7, #0]
 80160ce:	685b      	ldr	r3, [r3, #4]
 80160d0:	4a0a      	ldr	r2, [pc, #40]	; (80160fc <prvHeapInit+0xb8>)
 80160d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80160d4:	683b      	ldr	r3, [r7, #0]
 80160d6:	685b      	ldr	r3, [r3, #4]
 80160d8:	4a09      	ldr	r2, [pc, #36]	; (8016100 <prvHeapInit+0xbc>)
 80160da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80160dc:	4b09      	ldr	r3, [pc, #36]	; (8016104 <prvHeapInit+0xc0>)
 80160de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80160e2:	601a      	str	r2, [r3, #0]
}
 80160e4:	bf00      	nop
 80160e6:	3714      	adds	r7, #20
 80160e8:	46bd      	mov	sp, r7
 80160ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ee:	4770      	bx	lr
 80160f0:	20001058 	.word	0x20001058
 80160f4:	20008858 	.word	0x20008858
 80160f8:	20008860 	.word	0x20008860
 80160fc:	20008868 	.word	0x20008868
 8016100:	20008864 	.word	0x20008864
 8016104:	2000886c 	.word	0x2000886c

08016108 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8016108:	b480      	push	{r7}
 801610a:	b085      	sub	sp, #20
 801610c:	af00      	add	r7, sp, #0
 801610e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8016110:	4b28      	ldr	r3, [pc, #160]	; (80161b4 <prvInsertBlockIntoFreeList+0xac>)
 8016112:	60fb      	str	r3, [r7, #12]
 8016114:	e002      	b.n	801611c <prvInsertBlockIntoFreeList+0x14>
 8016116:	68fb      	ldr	r3, [r7, #12]
 8016118:	681b      	ldr	r3, [r3, #0]
 801611a:	60fb      	str	r3, [r7, #12]
 801611c:	68fb      	ldr	r3, [r7, #12]
 801611e:	681b      	ldr	r3, [r3, #0]
 8016120:	687a      	ldr	r2, [r7, #4]
 8016122:	429a      	cmp	r2, r3
 8016124:	d8f7      	bhi.n	8016116 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016126:	68fb      	ldr	r3, [r7, #12]
 8016128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801612a:	68fb      	ldr	r3, [r7, #12]
 801612c:	685b      	ldr	r3, [r3, #4]
 801612e:	68ba      	ldr	r2, [r7, #8]
 8016130:	4413      	add	r3, r2
 8016132:	687a      	ldr	r2, [r7, #4]
 8016134:	429a      	cmp	r2, r3
 8016136:	d108      	bne.n	801614a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016138:	68fb      	ldr	r3, [r7, #12]
 801613a:	685a      	ldr	r2, [r3, #4]
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	685b      	ldr	r3, [r3, #4]
 8016140:	441a      	add	r2, r3
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016146:	68fb      	ldr	r3, [r7, #12]
 8016148:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801614a:	687b      	ldr	r3, [r7, #4]
 801614c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	685b      	ldr	r3, [r3, #4]
 8016152:	68ba      	ldr	r2, [r7, #8]
 8016154:	441a      	add	r2, r3
 8016156:	68fb      	ldr	r3, [r7, #12]
 8016158:	681b      	ldr	r3, [r3, #0]
 801615a:	429a      	cmp	r2, r3
 801615c:	d118      	bne.n	8016190 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801615e:	68fb      	ldr	r3, [r7, #12]
 8016160:	681a      	ldr	r2, [r3, #0]
 8016162:	4b15      	ldr	r3, [pc, #84]	; (80161b8 <prvInsertBlockIntoFreeList+0xb0>)
 8016164:	681b      	ldr	r3, [r3, #0]
 8016166:	429a      	cmp	r2, r3
 8016168:	d00d      	beq.n	8016186 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801616a:	687b      	ldr	r3, [r7, #4]
 801616c:	685a      	ldr	r2, [r3, #4]
 801616e:	68fb      	ldr	r3, [r7, #12]
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	685b      	ldr	r3, [r3, #4]
 8016174:	441a      	add	r2, r3
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801617a:	68fb      	ldr	r3, [r7, #12]
 801617c:	681b      	ldr	r3, [r3, #0]
 801617e:	681a      	ldr	r2, [r3, #0]
 8016180:	687b      	ldr	r3, [r7, #4]
 8016182:	601a      	str	r2, [r3, #0]
 8016184:	e008      	b.n	8016198 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016186:	4b0c      	ldr	r3, [pc, #48]	; (80161b8 <prvInsertBlockIntoFreeList+0xb0>)
 8016188:	681a      	ldr	r2, [r3, #0]
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	601a      	str	r2, [r3, #0]
 801618e:	e003      	b.n	8016198 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8016190:	68fb      	ldr	r3, [r7, #12]
 8016192:	681a      	ldr	r2, [r3, #0]
 8016194:	687b      	ldr	r3, [r7, #4]
 8016196:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016198:	68fa      	ldr	r2, [r7, #12]
 801619a:	687b      	ldr	r3, [r7, #4]
 801619c:	429a      	cmp	r2, r3
 801619e:	d002      	beq.n	80161a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	687a      	ldr	r2, [r7, #4]
 80161a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80161a6:	bf00      	nop
 80161a8:	3714      	adds	r7, #20
 80161aa:	46bd      	mov	sp, r7
 80161ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161b0:	4770      	bx	lr
 80161b2:	bf00      	nop
 80161b4:	20008858 	.word	0x20008858
 80161b8:	20008860 	.word	0x20008860

080161bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80161bc:	b580      	push	{r7, lr}
 80161be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80161c0:	2200      	movs	r2, #0
 80161c2:	4912      	ldr	r1, [pc, #72]	; (801620c <MX_USB_DEVICE_Init+0x50>)
 80161c4:	4812      	ldr	r0, [pc, #72]	; (8016210 <MX_USB_DEVICE_Init+0x54>)
 80161c6:	f7f7 ff29 	bl	800e01c <USBD_Init>
 80161ca:	4603      	mov	r3, r0
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	d001      	beq.n	80161d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80161d0:	f7eb fb9a 	bl	8001908 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80161d4:	490f      	ldr	r1, [pc, #60]	; (8016214 <MX_USB_DEVICE_Init+0x58>)
 80161d6:	480e      	ldr	r0, [pc, #56]	; (8016210 <MX_USB_DEVICE_Init+0x54>)
 80161d8:	f7f7 ff56 	bl	800e088 <USBD_RegisterClass>
 80161dc:	4603      	mov	r3, r0
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d001      	beq.n	80161e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80161e2:	f7eb fb91 	bl	8001908 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80161e6:	490c      	ldr	r1, [pc, #48]	; (8016218 <MX_USB_DEVICE_Init+0x5c>)
 80161e8:	4809      	ldr	r0, [pc, #36]	; (8016210 <MX_USB_DEVICE_Init+0x54>)
 80161ea:	f7f7 feab 	bl	800df44 <USBD_CDC_RegisterInterface>
 80161ee:	4603      	mov	r3, r0
 80161f0:	2b00      	cmp	r3, #0
 80161f2:	d001      	beq.n	80161f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80161f4:	f7eb fb88 	bl	8001908 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80161f8:	4805      	ldr	r0, [pc, #20]	; (8016210 <MX_USB_DEVICE_Init+0x54>)
 80161fa:	f7f7 ff66 	bl	800e0ca <USBD_Start>
 80161fe:	4603      	mov	r3, r0
 8016200:	2b00      	cmp	r3, #0
 8016202:	d001      	beq.n	8016208 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8016204:	f7eb fb80 	bl	8001908 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8016208:	bf00      	nop
 801620a:	bd80      	pop	{r7, pc}
 801620c:	20000134 	.word	0x20000134
 8016210:	20015724 	.word	0x20015724
 8016214:	20000018 	.word	0x20000018
 8016218:	20000120 	.word	0x20000120

0801621c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801621c:	b580      	push	{r7, lr}
 801621e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8016220:	2200      	movs	r2, #0
 8016222:	4905      	ldr	r1, [pc, #20]	; (8016238 <CDC_Init_FS+0x1c>)
 8016224:	4805      	ldr	r0, [pc, #20]	; (801623c <CDC_Init_FS+0x20>)
 8016226:	f7f7 fea2 	bl	800df6e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801622a:	4905      	ldr	r1, [pc, #20]	; (8016240 <CDC_Init_FS+0x24>)
 801622c:	4803      	ldr	r0, [pc, #12]	; (801623c <CDC_Init_FS+0x20>)
 801622e:	f7f7 feb7 	bl	800dfa0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8016232:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8016234:	4618      	mov	r0, r3
 8016236:	bd80      	pop	{r7, pc}
 8016238:	200161f4 	.word	0x200161f4
 801623c:	20015724 	.word	0x20015724
 8016240:	200159f4 	.word	0x200159f4

08016244 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8016244:	b480      	push	{r7}
 8016246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8016248:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801624a:	4618      	mov	r0, r3
 801624c:	46bd      	mov	sp, r7
 801624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016252:	4770      	bx	lr

08016254 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8016254:	b480      	push	{r7}
 8016256:	b083      	sub	sp, #12
 8016258:	af00      	add	r7, sp, #0
 801625a:	4603      	mov	r3, r0
 801625c:	6039      	str	r1, [r7, #0]
 801625e:	71fb      	strb	r3, [r7, #7]
 8016260:	4613      	mov	r3, r2
 8016262:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8016264:	79fb      	ldrb	r3, [r7, #7]
 8016266:	2b23      	cmp	r3, #35	; 0x23
 8016268:	d84a      	bhi.n	8016300 <CDC_Control_FS+0xac>
 801626a:	a201      	add	r2, pc, #4	; (adr r2, 8016270 <CDC_Control_FS+0x1c>)
 801626c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016270:	08016301 	.word	0x08016301
 8016274:	08016301 	.word	0x08016301
 8016278:	08016301 	.word	0x08016301
 801627c:	08016301 	.word	0x08016301
 8016280:	08016301 	.word	0x08016301
 8016284:	08016301 	.word	0x08016301
 8016288:	08016301 	.word	0x08016301
 801628c:	08016301 	.word	0x08016301
 8016290:	08016301 	.word	0x08016301
 8016294:	08016301 	.word	0x08016301
 8016298:	08016301 	.word	0x08016301
 801629c:	08016301 	.word	0x08016301
 80162a0:	08016301 	.word	0x08016301
 80162a4:	08016301 	.word	0x08016301
 80162a8:	08016301 	.word	0x08016301
 80162ac:	08016301 	.word	0x08016301
 80162b0:	08016301 	.word	0x08016301
 80162b4:	08016301 	.word	0x08016301
 80162b8:	08016301 	.word	0x08016301
 80162bc:	08016301 	.word	0x08016301
 80162c0:	08016301 	.word	0x08016301
 80162c4:	08016301 	.word	0x08016301
 80162c8:	08016301 	.word	0x08016301
 80162cc:	08016301 	.word	0x08016301
 80162d0:	08016301 	.word	0x08016301
 80162d4:	08016301 	.word	0x08016301
 80162d8:	08016301 	.word	0x08016301
 80162dc:	08016301 	.word	0x08016301
 80162e0:	08016301 	.word	0x08016301
 80162e4:	08016301 	.word	0x08016301
 80162e8:	08016301 	.word	0x08016301
 80162ec:	08016301 	.word	0x08016301
 80162f0:	08016301 	.word	0x08016301
 80162f4:	08016301 	.word	0x08016301
 80162f8:	08016301 	.word	0x08016301
 80162fc:	08016301 	.word	0x08016301
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8016300:	bf00      	nop
  }

  return (USBD_OK);
 8016302:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8016304:	4618      	mov	r0, r3
 8016306:	370c      	adds	r7, #12
 8016308:	46bd      	mov	sp, r7
 801630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801630e:	4770      	bx	lr

08016310 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8016310:	b580      	push	{r7, lr}
 8016312:	b082      	sub	sp, #8
 8016314:	af00      	add	r7, sp, #0
 8016316:	6078      	str	r0, [r7, #4]
 8016318:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801631a:	6879      	ldr	r1, [r7, #4]
 801631c:	4805      	ldr	r0, [pc, #20]	; (8016334 <CDC_Receive_FS+0x24>)
 801631e:	f7f7 fe3f 	bl	800dfa0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8016322:	4804      	ldr	r0, [pc, #16]	; (8016334 <CDC_Receive_FS+0x24>)
 8016324:	f7f7 fe50 	bl	800dfc8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8016328:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801632a:	4618      	mov	r0, r3
 801632c:	3708      	adds	r7, #8
 801632e:	46bd      	mov	sp, r7
 8016330:	bd80      	pop	{r7, pc}
 8016332:	bf00      	nop
 8016334:	20015724 	.word	0x20015724

08016338 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8016338:	b480      	push	{r7}
 801633a:	b087      	sub	sp, #28
 801633c:	af00      	add	r7, sp, #0
 801633e:	60f8      	str	r0, [r7, #12]
 8016340:	60b9      	str	r1, [r7, #8]
 8016342:	4613      	mov	r3, r2
 8016344:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8016346:	2300      	movs	r3, #0
 8016348:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801634a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801634e:	4618      	mov	r0, r3
 8016350:	371c      	adds	r7, #28
 8016352:	46bd      	mov	sp, r7
 8016354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016358:	4770      	bx	lr
	...

0801635c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801635c:	b480      	push	{r7}
 801635e:	b083      	sub	sp, #12
 8016360:	af00      	add	r7, sp, #0
 8016362:	4603      	mov	r3, r0
 8016364:	6039      	str	r1, [r7, #0]
 8016366:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8016368:	683b      	ldr	r3, [r7, #0]
 801636a:	2212      	movs	r2, #18
 801636c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801636e:	4b03      	ldr	r3, [pc, #12]	; (801637c <USBD_FS_DeviceDescriptor+0x20>)
}
 8016370:	4618      	mov	r0, r3
 8016372:	370c      	adds	r7, #12
 8016374:	46bd      	mov	sp, r7
 8016376:	f85d 7b04 	ldr.w	r7, [sp], #4
 801637a:	4770      	bx	lr
 801637c:	20000154 	.word	0x20000154

08016380 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016380:	b480      	push	{r7}
 8016382:	b083      	sub	sp, #12
 8016384:	af00      	add	r7, sp, #0
 8016386:	4603      	mov	r3, r0
 8016388:	6039      	str	r1, [r7, #0]
 801638a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801638c:	683b      	ldr	r3, [r7, #0]
 801638e:	2204      	movs	r2, #4
 8016390:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8016392:	4b03      	ldr	r3, [pc, #12]	; (80163a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8016394:	4618      	mov	r0, r3
 8016396:	370c      	adds	r7, #12
 8016398:	46bd      	mov	sp, r7
 801639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801639e:	4770      	bx	lr
 80163a0:	20000174 	.word	0x20000174

080163a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80163a4:	b580      	push	{r7, lr}
 80163a6:	b082      	sub	sp, #8
 80163a8:	af00      	add	r7, sp, #0
 80163aa:	4603      	mov	r3, r0
 80163ac:	6039      	str	r1, [r7, #0]
 80163ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80163b0:	79fb      	ldrb	r3, [r7, #7]
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d105      	bne.n	80163c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80163b6:	683a      	ldr	r2, [r7, #0]
 80163b8:	4907      	ldr	r1, [pc, #28]	; (80163d8 <USBD_FS_ProductStrDescriptor+0x34>)
 80163ba:	4808      	ldr	r0, [pc, #32]	; (80163dc <USBD_FS_ProductStrDescriptor+0x38>)
 80163bc:	f7f8 fe7d 	bl	800f0ba <USBD_GetString>
 80163c0:	e004      	b.n	80163cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80163c2:	683a      	ldr	r2, [r7, #0]
 80163c4:	4904      	ldr	r1, [pc, #16]	; (80163d8 <USBD_FS_ProductStrDescriptor+0x34>)
 80163c6:	4805      	ldr	r0, [pc, #20]	; (80163dc <USBD_FS_ProductStrDescriptor+0x38>)
 80163c8:	f7f8 fe77 	bl	800f0ba <USBD_GetString>
  }
  return USBD_StrDesc;
 80163cc:	4b02      	ldr	r3, [pc, #8]	; (80163d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80163ce:	4618      	mov	r0, r3
 80163d0:	3708      	adds	r7, #8
 80163d2:	46bd      	mov	sp, r7
 80163d4:	bd80      	pop	{r7, pc}
 80163d6:	bf00      	nop
 80163d8:	200169f4 	.word	0x200169f4
 80163dc:	08019e3c 	.word	0x08019e3c

080163e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80163e0:	b580      	push	{r7, lr}
 80163e2:	b082      	sub	sp, #8
 80163e4:	af00      	add	r7, sp, #0
 80163e6:	4603      	mov	r3, r0
 80163e8:	6039      	str	r1, [r7, #0]
 80163ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80163ec:	683a      	ldr	r2, [r7, #0]
 80163ee:	4904      	ldr	r1, [pc, #16]	; (8016400 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80163f0:	4804      	ldr	r0, [pc, #16]	; (8016404 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80163f2:	f7f8 fe62 	bl	800f0ba <USBD_GetString>
  return USBD_StrDesc;
 80163f6:	4b02      	ldr	r3, [pc, #8]	; (8016400 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80163f8:	4618      	mov	r0, r3
 80163fa:	3708      	adds	r7, #8
 80163fc:	46bd      	mov	sp, r7
 80163fe:	bd80      	pop	{r7, pc}
 8016400:	200169f4 	.word	0x200169f4
 8016404:	08019e54 	.word	0x08019e54

08016408 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016408:	b580      	push	{r7, lr}
 801640a:	b082      	sub	sp, #8
 801640c:	af00      	add	r7, sp, #0
 801640e:	4603      	mov	r3, r0
 8016410:	6039      	str	r1, [r7, #0]
 8016412:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016414:	683b      	ldr	r3, [r7, #0]
 8016416:	221a      	movs	r2, #26
 8016418:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801641a:	f000 f855 	bl	80164c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801641e:	4b02      	ldr	r3, [pc, #8]	; (8016428 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8016420:	4618      	mov	r0, r3
 8016422:	3708      	adds	r7, #8
 8016424:	46bd      	mov	sp, r7
 8016426:	bd80      	pop	{r7, pc}
 8016428:	20000178 	.word	0x20000178

0801642c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801642c:	b580      	push	{r7, lr}
 801642e:	b082      	sub	sp, #8
 8016430:	af00      	add	r7, sp, #0
 8016432:	4603      	mov	r3, r0
 8016434:	6039      	str	r1, [r7, #0]
 8016436:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8016438:	79fb      	ldrb	r3, [r7, #7]
 801643a:	2b00      	cmp	r3, #0
 801643c:	d105      	bne.n	801644a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801643e:	683a      	ldr	r2, [r7, #0]
 8016440:	4907      	ldr	r1, [pc, #28]	; (8016460 <USBD_FS_ConfigStrDescriptor+0x34>)
 8016442:	4808      	ldr	r0, [pc, #32]	; (8016464 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016444:	f7f8 fe39 	bl	800f0ba <USBD_GetString>
 8016448:	e004      	b.n	8016454 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801644a:	683a      	ldr	r2, [r7, #0]
 801644c:	4904      	ldr	r1, [pc, #16]	; (8016460 <USBD_FS_ConfigStrDescriptor+0x34>)
 801644e:	4805      	ldr	r0, [pc, #20]	; (8016464 <USBD_FS_ConfigStrDescriptor+0x38>)
 8016450:	f7f8 fe33 	bl	800f0ba <USBD_GetString>
  }
  return USBD_StrDesc;
 8016454:	4b02      	ldr	r3, [pc, #8]	; (8016460 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8016456:	4618      	mov	r0, r3
 8016458:	3708      	adds	r7, #8
 801645a:	46bd      	mov	sp, r7
 801645c:	bd80      	pop	{r7, pc}
 801645e:	bf00      	nop
 8016460:	200169f4 	.word	0x200169f4
 8016464:	08019e68 	.word	0x08019e68

08016468 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016468:	b580      	push	{r7, lr}
 801646a:	b082      	sub	sp, #8
 801646c:	af00      	add	r7, sp, #0
 801646e:	4603      	mov	r3, r0
 8016470:	6039      	str	r1, [r7, #0]
 8016472:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016474:	79fb      	ldrb	r3, [r7, #7]
 8016476:	2b00      	cmp	r3, #0
 8016478:	d105      	bne.n	8016486 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801647a:	683a      	ldr	r2, [r7, #0]
 801647c:	4907      	ldr	r1, [pc, #28]	; (801649c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801647e:	4808      	ldr	r0, [pc, #32]	; (80164a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8016480:	f7f8 fe1b 	bl	800f0ba <USBD_GetString>
 8016484:	e004      	b.n	8016490 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8016486:	683a      	ldr	r2, [r7, #0]
 8016488:	4904      	ldr	r1, [pc, #16]	; (801649c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801648a:	4805      	ldr	r0, [pc, #20]	; (80164a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801648c:	f7f8 fe15 	bl	800f0ba <USBD_GetString>
  }
  return USBD_StrDesc;
 8016490:	4b02      	ldr	r3, [pc, #8]	; (801649c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8016492:	4618      	mov	r0, r3
 8016494:	3708      	adds	r7, #8
 8016496:	46bd      	mov	sp, r7
 8016498:	bd80      	pop	{r7, pc}
 801649a:	bf00      	nop
 801649c:	200169f4 	.word	0x200169f4
 80164a0:	08019e74 	.word	0x08019e74

080164a4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80164a4:	b480      	push	{r7}
 80164a6:	b083      	sub	sp, #12
 80164a8:	af00      	add	r7, sp, #0
 80164aa:	4603      	mov	r3, r0
 80164ac:	6039      	str	r1, [r7, #0]
 80164ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80164b0:	683b      	ldr	r3, [r7, #0]
 80164b2:	220c      	movs	r2, #12
 80164b4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80164b6:	4b03      	ldr	r3, [pc, #12]	; (80164c4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80164b8:	4618      	mov	r0, r3
 80164ba:	370c      	adds	r7, #12
 80164bc:	46bd      	mov	sp, r7
 80164be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164c2:	4770      	bx	lr
 80164c4:	20000168 	.word	0x20000168

080164c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80164c8:	b580      	push	{r7, lr}
 80164ca:	b084      	sub	sp, #16
 80164cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80164ce:	4b0f      	ldr	r3, [pc, #60]	; (801650c <Get_SerialNum+0x44>)
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80164d4:	4b0e      	ldr	r3, [pc, #56]	; (8016510 <Get_SerialNum+0x48>)
 80164d6:	681b      	ldr	r3, [r3, #0]
 80164d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80164da:	4b0e      	ldr	r3, [pc, #56]	; (8016514 <Get_SerialNum+0x4c>)
 80164dc:	681b      	ldr	r3, [r3, #0]
 80164de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80164e0:	68fa      	ldr	r2, [r7, #12]
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	4413      	add	r3, r2
 80164e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d009      	beq.n	8016502 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80164ee:	2208      	movs	r2, #8
 80164f0:	4909      	ldr	r1, [pc, #36]	; (8016518 <Get_SerialNum+0x50>)
 80164f2:	68f8      	ldr	r0, [r7, #12]
 80164f4:	f000 f814 	bl	8016520 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80164f8:	2204      	movs	r2, #4
 80164fa:	4908      	ldr	r1, [pc, #32]	; (801651c <Get_SerialNum+0x54>)
 80164fc:	68b8      	ldr	r0, [r7, #8]
 80164fe:	f000 f80f 	bl	8016520 <IntToUnicode>
  }
}
 8016502:	bf00      	nop
 8016504:	3710      	adds	r7, #16
 8016506:	46bd      	mov	sp, r7
 8016508:	bd80      	pop	{r7, pc}
 801650a:	bf00      	nop
 801650c:	1ff0f420 	.word	0x1ff0f420
 8016510:	1ff0f424 	.word	0x1ff0f424
 8016514:	1ff0f428 	.word	0x1ff0f428
 8016518:	2000017a 	.word	0x2000017a
 801651c:	2000018a 	.word	0x2000018a

08016520 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016520:	b480      	push	{r7}
 8016522:	b087      	sub	sp, #28
 8016524:	af00      	add	r7, sp, #0
 8016526:	60f8      	str	r0, [r7, #12]
 8016528:	60b9      	str	r1, [r7, #8]
 801652a:	4613      	mov	r3, r2
 801652c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801652e:	2300      	movs	r3, #0
 8016530:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016532:	2300      	movs	r3, #0
 8016534:	75fb      	strb	r3, [r7, #23]
 8016536:	e027      	b.n	8016588 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016538:	68fb      	ldr	r3, [r7, #12]
 801653a:	0f1b      	lsrs	r3, r3, #28
 801653c:	2b09      	cmp	r3, #9
 801653e:	d80b      	bhi.n	8016558 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016540:	68fb      	ldr	r3, [r7, #12]
 8016542:	0f1b      	lsrs	r3, r3, #28
 8016544:	b2da      	uxtb	r2, r3
 8016546:	7dfb      	ldrb	r3, [r7, #23]
 8016548:	005b      	lsls	r3, r3, #1
 801654a:	4619      	mov	r1, r3
 801654c:	68bb      	ldr	r3, [r7, #8]
 801654e:	440b      	add	r3, r1
 8016550:	3230      	adds	r2, #48	; 0x30
 8016552:	b2d2      	uxtb	r2, r2
 8016554:	701a      	strb	r2, [r3, #0]
 8016556:	e00a      	b.n	801656e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016558:	68fb      	ldr	r3, [r7, #12]
 801655a:	0f1b      	lsrs	r3, r3, #28
 801655c:	b2da      	uxtb	r2, r3
 801655e:	7dfb      	ldrb	r3, [r7, #23]
 8016560:	005b      	lsls	r3, r3, #1
 8016562:	4619      	mov	r1, r3
 8016564:	68bb      	ldr	r3, [r7, #8]
 8016566:	440b      	add	r3, r1
 8016568:	3237      	adds	r2, #55	; 0x37
 801656a:	b2d2      	uxtb	r2, r2
 801656c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801656e:	68fb      	ldr	r3, [r7, #12]
 8016570:	011b      	lsls	r3, r3, #4
 8016572:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016574:	7dfb      	ldrb	r3, [r7, #23]
 8016576:	005b      	lsls	r3, r3, #1
 8016578:	3301      	adds	r3, #1
 801657a:	68ba      	ldr	r2, [r7, #8]
 801657c:	4413      	add	r3, r2
 801657e:	2200      	movs	r2, #0
 8016580:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016582:	7dfb      	ldrb	r3, [r7, #23]
 8016584:	3301      	adds	r3, #1
 8016586:	75fb      	strb	r3, [r7, #23]
 8016588:	7dfa      	ldrb	r2, [r7, #23]
 801658a:	79fb      	ldrb	r3, [r7, #7]
 801658c:	429a      	cmp	r2, r3
 801658e:	d3d3      	bcc.n	8016538 <IntToUnicode+0x18>
  }
}
 8016590:	bf00      	nop
 8016592:	371c      	adds	r7, #28
 8016594:	46bd      	mov	sp, r7
 8016596:	f85d 7b04 	ldr.w	r7, [sp], #4
 801659a:	4770      	bx	lr

0801659c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801659c:	b580      	push	{r7, lr}
 801659e:	b08a      	sub	sp, #40	; 0x28
 80165a0:	af00      	add	r7, sp, #0
 80165a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80165a4:	f107 0314 	add.w	r3, r7, #20
 80165a8:	2200      	movs	r2, #0
 80165aa:	601a      	str	r2, [r3, #0]
 80165ac:	605a      	str	r2, [r3, #4]
 80165ae:	609a      	str	r2, [r3, #8]
 80165b0:	60da      	str	r2, [r3, #12]
 80165b2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 80165b4:	687b      	ldr	r3, [r7, #4]
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80165bc:	d13c      	bne.n	8016638 <HAL_PCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80165be:	4b20      	ldr	r3, [pc, #128]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 80165c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80165c2:	4a1f      	ldr	r2, [pc, #124]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 80165c4:	f043 0301 	orr.w	r3, r3, #1
 80165c8:	6313      	str	r3, [r2, #48]	; 0x30
 80165ca:	4b1d      	ldr	r3, [pc, #116]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 80165cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80165ce:	f003 0301 	and.w	r3, r3, #1
 80165d2:	613b      	str	r3, [r7, #16]
 80165d4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80165d6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80165da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80165dc:	2302      	movs	r3, #2
 80165de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80165e0:	2300      	movs	r3, #0
 80165e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80165e4:	2303      	movs	r3, #3
 80165e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80165e8:	230a      	movs	r3, #10
 80165ea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80165ec:	f107 0314 	add.w	r3, r7, #20
 80165f0:	4619      	mov	r1, r3
 80165f2:	4814      	ldr	r0, [pc, #80]	; (8016644 <HAL_PCD_MspInit+0xa8>)
 80165f4:	f7ef f91a 	bl	800582c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80165f8:	4b11      	ldr	r3, [pc, #68]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 80165fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80165fc:	4a10      	ldr	r2, [pc, #64]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 80165fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016602:	6353      	str	r3, [r2, #52]	; 0x34
 8016604:	4b0e      	ldr	r3, [pc, #56]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 8016606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801660c:	60fb      	str	r3, [r7, #12]
 801660e:	68fb      	ldr	r3, [r7, #12]
 8016610:	4b0b      	ldr	r3, [pc, #44]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 8016612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016614:	4a0a      	ldr	r2, [pc, #40]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 8016616:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801661a:	6453      	str	r3, [r2, #68]	; 0x44
 801661c:	4b08      	ldr	r3, [pc, #32]	; (8016640 <HAL_PCD_MspInit+0xa4>)
 801661e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016620:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8016624:	60bb      	str	r3, [r7, #8]
 8016626:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8016628:	2200      	movs	r2, #0
 801662a:	2105      	movs	r1, #5
 801662c:	2043      	movs	r0, #67	; 0x43
 801662e:	f7ee fd2f 	bl	8005090 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8016632:	2043      	movs	r0, #67	; 0x43
 8016634:	f7ee fd48 	bl	80050c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8016638:	bf00      	nop
 801663a:	3728      	adds	r7, #40	; 0x28
 801663c:	46bd      	mov	sp, r7
 801663e:	bd80      	pop	{r7, pc}
 8016640:	40023800 	.word	0x40023800
 8016644:	40020000 	.word	0x40020000

08016648 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016648:	b580      	push	{r7, lr}
 801664a:	b082      	sub	sp, #8
 801664c:	af00      	add	r7, sp, #0
 801664e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801665c:	4619      	mov	r1, r3
 801665e:	4610      	mov	r0, r2
 8016660:	f7f7 fd7e 	bl	800e160 <USBD_LL_SetupStage>
}
 8016664:	bf00      	nop
 8016666:	3708      	adds	r7, #8
 8016668:	46bd      	mov	sp, r7
 801666a:	bd80      	pop	{r7, pc}

0801666c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801666c:	b580      	push	{r7, lr}
 801666e:	b082      	sub	sp, #8
 8016670:	af00      	add	r7, sp, #0
 8016672:	6078      	str	r0, [r7, #4]
 8016674:	460b      	mov	r3, r1
 8016676:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 801667e:	78fa      	ldrb	r2, [r7, #3]
 8016680:	6879      	ldr	r1, [r7, #4]
 8016682:	4613      	mov	r3, r2
 8016684:	00db      	lsls	r3, r3, #3
 8016686:	1a9b      	subs	r3, r3, r2
 8016688:	009b      	lsls	r3, r3, #2
 801668a:	440b      	add	r3, r1
 801668c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8016690:	681a      	ldr	r2, [r3, #0]
 8016692:	78fb      	ldrb	r3, [r7, #3]
 8016694:	4619      	mov	r1, r3
 8016696:	f7f7 fdb6 	bl	800e206 <USBD_LL_DataOutStage>
}
 801669a:	bf00      	nop
 801669c:	3708      	adds	r7, #8
 801669e:	46bd      	mov	sp, r7
 80166a0:	bd80      	pop	{r7, pc}

080166a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80166a2:	b580      	push	{r7, lr}
 80166a4:	b082      	sub	sp, #8
 80166a6:	af00      	add	r7, sp, #0
 80166a8:	6078      	str	r0, [r7, #4]
 80166aa:	460b      	mov	r3, r1
 80166ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80166ae:	687b      	ldr	r3, [r7, #4]
 80166b0:	f8d3 0400 	ldr.w	r0, [r3, #1024]	; 0x400
 80166b4:	78fa      	ldrb	r2, [r7, #3]
 80166b6:	6879      	ldr	r1, [r7, #4]
 80166b8:	4613      	mov	r3, r2
 80166ba:	00db      	lsls	r3, r3, #3
 80166bc:	1a9b      	subs	r3, r3, r2
 80166be:	009b      	lsls	r3, r3, #2
 80166c0:	440b      	add	r3, r1
 80166c2:	3348      	adds	r3, #72	; 0x48
 80166c4:	681a      	ldr	r2, [r3, #0]
 80166c6:	78fb      	ldrb	r3, [r7, #3]
 80166c8:	4619      	mov	r1, r3
 80166ca:	f7f7 fdff 	bl	800e2cc <USBD_LL_DataInStage>
}
 80166ce:	bf00      	nop
 80166d0:	3708      	adds	r7, #8
 80166d2:	46bd      	mov	sp, r7
 80166d4:	bd80      	pop	{r7, pc}

080166d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80166d6:	b580      	push	{r7, lr}
 80166d8:	b082      	sub	sp, #8
 80166da:	af00      	add	r7, sp, #0
 80166dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80166de:	687b      	ldr	r3, [r7, #4]
 80166e0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80166e4:	4618      	mov	r0, r3
 80166e6:	f7f7 ff03 	bl	800e4f0 <USBD_LL_SOF>
}
 80166ea:	bf00      	nop
 80166ec:	3708      	adds	r7, #8
 80166ee:	46bd      	mov	sp, r7
 80166f0:	bd80      	pop	{r7, pc}

080166f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80166f2:	b580      	push	{r7, lr}
 80166f4:	b084      	sub	sp, #16
 80166f6:	af00      	add	r7, sp, #0
 80166f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80166fa:	2301      	movs	r3, #1
 80166fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	68db      	ldr	r3, [r3, #12]
 8016702:	2b00      	cmp	r3, #0
 8016704:	d102      	bne.n	801670c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8016706:	2300      	movs	r3, #0
 8016708:	73fb      	strb	r3, [r7, #15]
 801670a:	e008      	b.n	801671e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801670c:	687b      	ldr	r3, [r7, #4]
 801670e:	68db      	ldr	r3, [r3, #12]
 8016710:	2b02      	cmp	r3, #2
 8016712:	d102      	bne.n	801671a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016714:	2301      	movs	r3, #1
 8016716:	73fb      	strb	r3, [r7, #15]
 8016718:	e001      	b.n	801671e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801671a:	f7eb f8f5 	bl	8001908 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801671e:	687b      	ldr	r3, [r7, #4]
 8016720:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8016724:	7bfa      	ldrb	r2, [r7, #15]
 8016726:	4611      	mov	r1, r2
 8016728:	4618      	mov	r0, r3
 801672a:	f7f7 fea6 	bl	800e47a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801672e:	687b      	ldr	r3, [r7, #4]
 8016730:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8016734:	4618      	mov	r0, r3
 8016736:	f7f7 fe5f 	bl	800e3f8 <USBD_LL_Reset>
}
 801673a:	bf00      	nop
 801673c:	3710      	adds	r7, #16
 801673e:	46bd      	mov	sp, r7
 8016740:	bd80      	pop	{r7, pc}
	...

08016744 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016744:	b580      	push	{r7, lr}
 8016746:	b082      	sub	sp, #8
 8016748:	af00      	add	r7, sp, #0
 801674a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8016752:	4618      	mov	r0, r3
 8016754:	f7f7 fea1 	bl	800e49a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016758:	687b      	ldr	r3, [r7, #4]
 801675a:	681b      	ldr	r3, [r3, #0]
 801675c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016760:	681b      	ldr	r3, [r3, #0]
 8016762:	687a      	ldr	r2, [r7, #4]
 8016764:	6812      	ldr	r2, [r2, #0]
 8016766:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801676a:	f043 0301 	orr.w	r3, r3, #1
 801676e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016770:	687b      	ldr	r3, [r7, #4]
 8016772:	6a1b      	ldr	r3, [r3, #32]
 8016774:	2b00      	cmp	r3, #0
 8016776:	d005      	beq.n	8016784 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016778:	4b04      	ldr	r3, [pc, #16]	; (801678c <HAL_PCD_SuspendCallback+0x48>)
 801677a:	691b      	ldr	r3, [r3, #16]
 801677c:	4a03      	ldr	r2, [pc, #12]	; (801678c <HAL_PCD_SuspendCallback+0x48>)
 801677e:	f043 0306 	orr.w	r3, r3, #6
 8016782:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016784:	bf00      	nop
 8016786:	3708      	adds	r7, #8
 8016788:	46bd      	mov	sp, r7
 801678a:	bd80      	pop	{r7, pc}
 801678c:	e000ed00 	.word	0xe000ed00

08016790 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016790:	b580      	push	{r7, lr}
 8016792:	b082      	sub	sp, #8
 8016794:	af00      	add	r7, sp, #0
 8016796:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801679e:	4618      	mov	r0, r3
 80167a0:	f7f7 fe90 	bl	800e4c4 <USBD_LL_Resume>
}
 80167a4:	bf00      	nop
 80167a6:	3708      	adds	r7, #8
 80167a8:	46bd      	mov	sp, r7
 80167aa:	bd80      	pop	{r7, pc}

080167ac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80167ac:	b580      	push	{r7, lr}
 80167ae:	b082      	sub	sp, #8
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	6078      	str	r0, [r7, #4]
 80167b4:	460b      	mov	r3, r1
 80167b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80167b8:	687b      	ldr	r3, [r7, #4]
 80167ba:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80167be:	78fa      	ldrb	r2, [r7, #3]
 80167c0:	4611      	mov	r1, r2
 80167c2:	4618      	mov	r0, r3
 80167c4:	f7f7 febb 	bl	800e53e <USBD_LL_IsoOUTIncomplete>
}
 80167c8:	bf00      	nop
 80167ca:	3708      	adds	r7, #8
 80167cc:	46bd      	mov	sp, r7
 80167ce:	bd80      	pop	{r7, pc}

080167d0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80167d0:	b580      	push	{r7, lr}
 80167d2:	b082      	sub	sp, #8
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	6078      	str	r0, [r7, #4]
 80167d8:	460b      	mov	r3, r1
 80167da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 80167e2:	78fa      	ldrb	r2, [r7, #3]
 80167e4:	4611      	mov	r1, r2
 80167e6:	4618      	mov	r0, r3
 80167e8:	f7f7 fe9c 	bl	800e524 <USBD_LL_IsoINIncomplete>
}
 80167ec:	bf00      	nop
 80167ee:	3708      	adds	r7, #8
 80167f0:	46bd      	mov	sp, r7
 80167f2:	bd80      	pop	{r7, pc}

080167f4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80167f4:	b580      	push	{r7, lr}
 80167f6:	b082      	sub	sp, #8
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80167fc:	687b      	ldr	r3, [r7, #4]
 80167fe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8016802:	4618      	mov	r0, r3
 8016804:	f7f7 fea8 	bl	800e558 <USBD_LL_DevConnected>
}
 8016808:	bf00      	nop
 801680a:	3708      	adds	r7, #8
 801680c:	46bd      	mov	sp, r7
 801680e:	bd80      	pop	{r7, pc}

08016810 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016810:	b580      	push	{r7, lr}
 8016812:	b082      	sub	sp, #8
 8016814:	af00      	add	r7, sp, #0
 8016816:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 801681e:	4618      	mov	r0, r3
 8016820:	f7f7 fea5 	bl	800e56e <USBD_LL_DevDisconnected>
}
 8016824:	bf00      	nop
 8016826:	3708      	adds	r7, #8
 8016828:	46bd      	mov	sp, r7
 801682a:	bd80      	pop	{r7, pc}

0801682c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801682c:	b580      	push	{r7, lr}
 801682e:	b082      	sub	sp, #8
 8016830:	af00      	add	r7, sp, #0
 8016832:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	781b      	ldrb	r3, [r3, #0]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d13c      	bne.n	80168b6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801683c:	4a20      	ldr	r2, [pc, #128]	; (80168c0 <USBD_LL_Init+0x94>)
 801683e:	687b      	ldr	r3, [r7, #4]
 8016840:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
  pdev->pData = &hpcd_USB_OTG_FS;
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	4a1e      	ldr	r2, [pc, #120]	; (80168c0 <USBD_LL_Init+0x94>)
 8016848:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801684c:	4b1c      	ldr	r3, [pc, #112]	; (80168c0 <USBD_LL_Init+0x94>)
 801684e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8016852:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8016854:	4b1a      	ldr	r3, [pc, #104]	; (80168c0 <USBD_LL_Init+0x94>)
 8016856:	2206      	movs	r2, #6
 8016858:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801685a:	4b19      	ldr	r3, [pc, #100]	; (80168c0 <USBD_LL_Init+0x94>)
 801685c:	2202      	movs	r2, #2
 801685e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8016860:	4b17      	ldr	r3, [pc, #92]	; (80168c0 <USBD_LL_Init+0x94>)
 8016862:	2200      	movs	r2, #0
 8016864:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8016866:	4b16      	ldr	r3, [pc, #88]	; (80168c0 <USBD_LL_Init+0x94>)
 8016868:	2202      	movs	r2, #2
 801686a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801686c:	4b14      	ldr	r3, [pc, #80]	; (80168c0 <USBD_LL_Init+0x94>)
 801686e:	2200      	movs	r2, #0
 8016870:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8016872:	4b13      	ldr	r3, [pc, #76]	; (80168c0 <USBD_LL_Init+0x94>)
 8016874:	2200      	movs	r2, #0
 8016876:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8016878:	4b11      	ldr	r3, [pc, #68]	; (80168c0 <USBD_LL_Init+0x94>)
 801687a:	2200      	movs	r2, #0
 801687c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801687e:	4b10      	ldr	r3, [pc, #64]	; (80168c0 <USBD_LL_Init+0x94>)
 8016880:	2200      	movs	r2, #0
 8016882:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8016884:	4b0e      	ldr	r3, [pc, #56]	; (80168c0 <USBD_LL_Init+0x94>)
 8016886:	2200      	movs	r2, #0
 8016888:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801688a:	480d      	ldr	r0, [pc, #52]	; (80168c0 <USBD_LL_Init+0x94>)
 801688c:	f7ef f9ab 	bl	8005be6 <HAL_PCD_Init>
 8016890:	4603      	mov	r3, r0
 8016892:	2b00      	cmp	r3, #0
 8016894:	d001      	beq.n	801689a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8016896:	f7eb f837 	bl	8001908 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801689a:	2180      	movs	r1, #128	; 0x80
 801689c:	4808      	ldr	r0, [pc, #32]	; (80168c0 <USBD_LL_Init+0x94>)
 801689e:	f7f0 fb2c 	bl	8006efa <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80168a2:	2240      	movs	r2, #64	; 0x40
 80168a4:	2100      	movs	r1, #0
 80168a6:	4806      	ldr	r0, [pc, #24]	; (80168c0 <USBD_LL_Init+0x94>)
 80168a8:	f7f0 fae0 	bl	8006e6c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80168ac:	2280      	movs	r2, #128	; 0x80
 80168ae:	2101      	movs	r1, #1
 80168b0:	4803      	ldr	r0, [pc, #12]	; (80168c0 <USBD_LL_Init+0x94>)
 80168b2:	f7f0 fadb 	bl	8006e6c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80168b6:	2300      	movs	r3, #0
}
 80168b8:	4618      	mov	r0, r3
 80168ba:	3708      	adds	r7, #8
 80168bc:	46bd      	mov	sp, r7
 80168be:	bd80      	pop	{r7, pc}
 80168c0:	20016bf4 	.word	0x20016bf4

080168c4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b084      	sub	sp, #16
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80168cc:	2300      	movs	r3, #0
 80168ce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80168d0:	2300      	movs	r3, #0
 80168d2:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80168d4:	687b      	ldr	r3, [r7, #4]
 80168d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80168da:	4618      	mov	r0, r3
 80168dc:	f7ef faa7 	bl	8005e2e <HAL_PCD_Start>
 80168e0:	4603      	mov	r3, r0
 80168e2:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 80168e4:	7bfb      	ldrb	r3, [r7, #15]
 80168e6:	4618      	mov	r0, r3
 80168e8:	f000 f97e 	bl	8016be8 <USBD_Get_USB_Status>
 80168ec:	4603      	mov	r3, r0
 80168ee:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80168f0:	7bbb      	ldrb	r3, [r7, #14]
}
 80168f2:	4618      	mov	r0, r3
 80168f4:	3710      	adds	r7, #16
 80168f6:	46bd      	mov	sp, r7
 80168f8:	bd80      	pop	{r7, pc}

080168fa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80168fa:	b580      	push	{r7, lr}
 80168fc:	b084      	sub	sp, #16
 80168fe:	af00      	add	r7, sp, #0
 8016900:	6078      	str	r0, [r7, #4]
 8016902:	4608      	mov	r0, r1
 8016904:	4611      	mov	r1, r2
 8016906:	461a      	mov	r2, r3
 8016908:	4603      	mov	r3, r0
 801690a:	70fb      	strb	r3, [r7, #3]
 801690c:	460b      	mov	r3, r1
 801690e:	70bb      	strb	r3, [r7, #2]
 8016910:	4613      	mov	r3, r2
 8016912:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016914:	2300      	movs	r3, #0
 8016916:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016918:	2300      	movs	r3, #0
 801691a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801691c:	687b      	ldr	r3, [r7, #4]
 801691e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8016922:	78bb      	ldrb	r3, [r7, #2]
 8016924:	883a      	ldrh	r2, [r7, #0]
 8016926:	78f9      	ldrb	r1, [r7, #3]
 8016928:	f7ef fea7 	bl	800667a <HAL_PCD_EP_Open>
 801692c:	4603      	mov	r3, r0
 801692e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016930:	7bfb      	ldrb	r3, [r7, #15]
 8016932:	4618      	mov	r0, r3
 8016934:	f000 f958 	bl	8016be8 <USBD_Get_USB_Status>
 8016938:	4603      	mov	r3, r0
 801693a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 801693c:	7bbb      	ldrb	r3, [r7, #14]
}
 801693e:	4618      	mov	r0, r3
 8016940:	3710      	adds	r7, #16
 8016942:	46bd      	mov	sp, r7
 8016944:	bd80      	pop	{r7, pc}

08016946 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016946:	b580      	push	{r7, lr}
 8016948:	b084      	sub	sp, #16
 801694a:	af00      	add	r7, sp, #0
 801694c:	6078      	str	r0, [r7, #4]
 801694e:	460b      	mov	r3, r1
 8016950:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016952:	2300      	movs	r3, #0
 8016954:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016956:	2300      	movs	r3, #0
 8016958:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801695a:	687b      	ldr	r3, [r7, #4]
 801695c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016960:	78fa      	ldrb	r2, [r7, #3]
 8016962:	4611      	mov	r1, r2
 8016964:	4618      	mov	r0, r3
 8016966:	f7ef fef0 	bl	800674a <HAL_PCD_EP_Close>
 801696a:	4603      	mov	r3, r0
 801696c:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 801696e:	7bfb      	ldrb	r3, [r7, #15]
 8016970:	4618      	mov	r0, r3
 8016972:	f000 f939 	bl	8016be8 <USBD_Get_USB_Status>
 8016976:	4603      	mov	r3, r0
 8016978:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 801697a:	7bbb      	ldrb	r3, [r7, #14]
}
 801697c:	4618      	mov	r0, r3
 801697e:	3710      	adds	r7, #16
 8016980:	46bd      	mov	sp, r7
 8016982:	bd80      	pop	{r7, pc}

08016984 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016984:	b580      	push	{r7, lr}
 8016986:	b084      	sub	sp, #16
 8016988:	af00      	add	r7, sp, #0
 801698a:	6078      	str	r0, [r7, #4]
 801698c:	460b      	mov	r3, r1
 801698e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016990:	2300      	movs	r3, #0
 8016992:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016994:	2300      	movs	r3, #0
 8016996:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801699e:	78fa      	ldrb	r2, [r7, #3]
 80169a0:	4611      	mov	r1, r2
 80169a2:	4618      	mov	r0, r3
 80169a4:	f7ef ffc8 	bl	8006938 <HAL_PCD_EP_SetStall>
 80169a8:	4603      	mov	r3, r0
 80169aa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80169ac:	7bfb      	ldrb	r3, [r7, #15]
 80169ae:	4618      	mov	r0, r3
 80169b0:	f000 f91a 	bl	8016be8 <USBD_Get_USB_Status>
 80169b4:	4603      	mov	r3, r0
 80169b6:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 80169b8:	7bbb      	ldrb	r3, [r7, #14]
}
 80169ba:	4618      	mov	r0, r3
 80169bc:	3710      	adds	r7, #16
 80169be:	46bd      	mov	sp, r7
 80169c0:	bd80      	pop	{r7, pc}

080169c2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80169c2:	b580      	push	{r7, lr}
 80169c4:	b084      	sub	sp, #16
 80169c6:	af00      	add	r7, sp, #0
 80169c8:	6078      	str	r0, [r7, #4]
 80169ca:	460b      	mov	r3, r1
 80169cc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80169ce:	2300      	movs	r3, #0
 80169d0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80169d2:	2300      	movs	r3, #0
 80169d4:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80169dc:	78fa      	ldrb	r2, [r7, #3]
 80169de:	4611      	mov	r1, r2
 80169e0:	4618      	mov	r0, r3
 80169e2:	f7f0 f80d 	bl	8006a00 <HAL_PCD_EP_ClrStall>
 80169e6:	4603      	mov	r3, r0
 80169e8:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 80169ea:	7bfb      	ldrb	r3, [r7, #15]
 80169ec:	4618      	mov	r0, r3
 80169ee:	f000 f8fb 	bl	8016be8 <USBD_Get_USB_Status>
 80169f2:	4603      	mov	r3, r0
 80169f4:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 80169f6:	7bbb      	ldrb	r3, [r7, #14]
}
 80169f8:	4618      	mov	r0, r3
 80169fa:	3710      	adds	r7, #16
 80169fc:	46bd      	mov	sp, r7
 80169fe:	bd80      	pop	{r7, pc}

08016a00 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016a00:	b480      	push	{r7}
 8016a02:	b085      	sub	sp, #20
 8016a04:	af00      	add	r7, sp, #0
 8016a06:	6078      	str	r0, [r7, #4]
 8016a08:	460b      	mov	r3, r1
 8016a0a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016a12:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8016a14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016a18:	2b00      	cmp	r3, #0
 8016a1a:	da0b      	bge.n	8016a34 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8016a1c:	78fb      	ldrb	r3, [r7, #3]
 8016a1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016a22:	68f9      	ldr	r1, [r7, #12]
 8016a24:	4613      	mov	r3, r2
 8016a26:	00db      	lsls	r3, r3, #3
 8016a28:	1a9b      	subs	r3, r3, r2
 8016a2a:	009b      	lsls	r3, r3, #2
 8016a2c:	440b      	add	r3, r1
 8016a2e:	333e      	adds	r3, #62	; 0x3e
 8016a30:	781b      	ldrb	r3, [r3, #0]
 8016a32:	e00b      	b.n	8016a4c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8016a34:	78fb      	ldrb	r3, [r7, #3]
 8016a36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016a3a:	68f9      	ldr	r1, [r7, #12]
 8016a3c:	4613      	mov	r3, r2
 8016a3e:	00db      	lsls	r3, r3, #3
 8016a40:	1a9b      	subs	r3, r3, r2
 8016a42:	009b      	lsls	r3, r3, #2
 8016a44:	440b      	add	r3, r1
 8016a46:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8016a4a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016a4c:	4618      	mov	r0, r3
 8016a4e:	3714      	adds	r7, #20
 8016a50:	46bd      	mov	sp, r7
 8016a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a56:	4770      	bx	lr

08016a58 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016a58:	b580      	push	{r7, lr}
 8016a5a:	b084      	sub	sp, #16
 8016a5c:	af00      	add	r7, sp, #0
 8016a5e:	6078      	str	r0, [r7, #4]
 8016a60:	460b      	mov	r3, r1
 8016a62:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016a64:	2300      	movs	r3, #0
 8016a66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016a68:	2300      	movs	r3, #0
 8016a6a:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8016a6c:	687b      	ldr	r3, [r7, #4]
 8016a6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016a72:	78fa      	ldrb	r2, [r7, #3]
 8016a74:	4611      	mov	r1, r2
 8016a76:	4618      	mov	r0, r3
 8016a78:	f7ef fdda 	bl	8006630 <HAL_PCD_SetAddress>
 8016a7c:	4603      	mov	r3, r0
 8016a7e:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8016a80:	7bfb      	ldrb	r3, [r7, #15]
 8016a82:	4618      	mov	r0, r3
 8016a84:	f000 f8b0 	bl	8016be8 <USBD_Get_USB_Status>
 8016a88:	4603      	mov	r3, r0
 8016a8a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8016a8c:	7bbb      	ldrb	r3, [r7, #14]
}
 8016a8e:	4618      	mov	r0, r3
 8016a90:	3710      	adds	r7, #16
 8016a92:	46bd      	mov	sp, r7
 8016a94:	bd80      	pop	{r7, pc}

08016a96 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016a96:	b580      	push	{r7, lr}
 8016a98:	b086      	sub	sp, #24
 8016a9a:	af00      	add	r7, sp, #0
 8016a9c:	60f8      	str	r0, [r7, #12]
 8016a9e:	607a      	str	r2, [r7, #4]
 8016aa0:	603b      	str	r3, [r7, #0]
 8016aa2:	460b      	mov	r3, r1
 8016aa4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016aa6:	2300      	movs	r3, #0
 8016aa8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016aaa:	2300      	movs	r3, #0
 8016aac:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8016aae:	68fb      	ldr	r3, [r7, #12]
 8016ab0:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8016ab4:	7af9      	ldrb	r1, [r7, #11]
 8016ab6:	683b      	ldr	r3, [r7, #0]
 8016ab8:	687a      	ldr	r2, [r7, #4]
 8016aba:	f7ef fef3 	bl	80068a4 <HAL_PCD_EP_Transmit>
 8016abe:	4603      	mov	r3, r0
 8016ac0:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8016ac2:	7dfb      	ldrb	r3, [r7, #23]
 8016ac4:	4618      	mov	r0, r3
 8016ac6:	f000 f88f 	bl	8016be8 <USBD_Get_USB_Status>
 8016aca:	4603      	mov	r3, r0
 8016acc:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8016ace:	7dbb      	ldrb	r3, [r7, #22]
}
 8016ad0:	4618      	mov	r0, r3
 8016ad2:	3718      	adds	r7, #24
 8016ad4:	46bd      	mov	sp, r7
 8016ad6:	bd80      	pop	{r7, pc}

08016ad8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016ad8:	b580      	push	{r7, lr}
 8016ada:	b086      	sub	sp, #24
 8016adc:	af00      	add	r7, sp, #0
 8016ade:	60f8      	str	r0, [r7, #12]
 8016ae0:	607a      	str	r2, [r7, #4]
 8016ae2:	603b      	str	r3, [r7, #0]
 8016ae4:	460b      	mov	r3, r1
 8016ae6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016ae8:	2300      	movs	r3, #0
 8016aea:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016aec:	2300      	movs	r3, #0
 8016aee:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016af0:	68fb      	ldr	r3, [r7, #12]
 8016af2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8016af6:	7af9      	ldrb	r1, [r7, #11]
 8016af8:	683b      	ldr	r3, [r7, #0]
 8016afa:	687a      	ldr	r2, [r7, #4]
 8016afc:	f7ef fe6f 	bl	80067de <HAL_PCD_EP_Receive>
 8016b00:	4603      	mov	r3, r0
 8016b02:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8016b04:	7dfb      	ldrb	r3, [r7, #23]
 8016b06:	4618      	mov	r0, r3
 8016b08:	f000 f86e 	bl	8016be8 <USBD_Get_USB_Status>
 8016b0c:	4603      	mov	r3, r0
 8016b0e:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8016b10:	7dbb      	ldrb	r3, [r7, #22]
}
 8016b12:	4618      	mov	r0, r3
 8016b14:	3718      	adds	r7, #24
 8016b16:	46bd      	mov	sp, r7
 8016b18:	bd80      	pop	{r7, pc}

08016b1a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016b1a:	b580      	push	{r7, lr}
 8016b1c:	b082      	sub	sp, #8
 8016b1e:	af00      	add	r7, sp, #0
 8016b20:	6078      	str	r0, [r7, #4]
 8016b22:	460b      	mov	r3, r1
 8016b24:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8016b26:	687b      	ldr	r3, [r7, #4]
 8016b28:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8016b2c:	78fa      	ldrb	r2, [r7, #3]
 8016b2e:	4611      	mov	r1, r2
 8016b30:	4618      	mov	r0, r3
 8016b32:	f7ef fe9f 	bl	8006874 <HAL_PCD_EP_GetRxCount>
 8016b36:	4603      	mov	r3, r0
}
 8016b38:	4618      	mov	r0, r3
 8016b3a:	3708      	adds	r7, #8
 8016b3c:	46bd      	mov	sp, r7
 8016b3e:	bd80      	pop	{r7, pc}

08016b40 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b082      	sub	sp, #8
 8016b44:	af00      	add	r7, sp, #0
 8016b46:	6078      	str	r0, [r7, #4]
 8016b48:	460b      	mov	r3, r1
 8016b4a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8016b4c:	78fb      	ldrb	r3, [r7, #3]
 8016b4e:	2b00      	cmp	r3, #0
 8016b50:	d002      	beq.n	8016b58 <HAL_PCDEx_LPM_Callback+0x18>
 8016b52:	2b01      	cmp	r3, #1
 8016b54:	d01f      	beq.n	8016b96 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
}
 8016b56:	e03b      	b.n	8016bd0 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	6a1b      	ldr	r3, [r3, #32]
 8016b5c:	2b00      	cmp	r3, #0
 8016b5e:	d007      	beq.n	8016b70 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8016b60:	f000 f83c 	bl	8016bdc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016b64:	4b1c      	ldr	r3, [pc, #112]	; (8016bd8 <HAL_PCDEx_LPM_Callback+0x98>)
 8016b66:	691b      	ldr	r3, [r3, #16]
 8016b68:	4a1b      	ldr	r2, [pc, #108]	; (8016bd8 <HAL_PCDEx_LPM_Callback+0x98>)
 8016b6a:	f023 0306 	bic.w	r3, r3, #6
 8016b6e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8016b70:	687b      	ldr	r3, [r7, #4]
 8016b72:	681b      	ldr	r3, [r3, #0]
 8016b74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016b78:	681b      	ldr	r3, [r3, #0]
 8016b7a:	687a      	ldr	r2, [r7, #4]
 8016b7c:	6812      	ldr	r2, [r2, #0]
 8016b7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016b82:	f023 0301 	bic.w	r3, r3, #1
 8016b86:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8016b8e:	4618      	mov	r0, r3
 8016b90:	f7f7 fc98 	bl	800e4c4 <USBD_LL_Resume>
    break;
 8016b94:	e01c      	b.n	8016bd0 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	681b      	ldr	r3, [r3, #0]
 8016b9a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016b9e:	681b      	ldr	r3, [r3, #0]
 8016ba0:	687a      	ldr	r2, [r7, #4]
 8016ba2:	6812      	ldr	r2, [r2, #0]
 8016ba4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016ba8:	f043 0301 	orr.w	r3, r3, #1
 8016bac:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8016bae:	687b      	ldr	r3, [r7, #4]
 8016bb0:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8016bb4:	4618      	mov	r0, r3
 8016bb6:	f7f7 fc70 	bl	800e49a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8016bba:	687b      	ldr	r3, [r7, #4]
 8016bbc:	6a1b      	ldr	r3, [r3, #32]
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	d005      	beq.n	8016bce <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016bc2:	4b05      	ldr	r3, [pc, #20]	; (8016bd8 <HAL_PCDEx_LPM_Callback+0x98>)
 8016bc4:	691b      	ldr	r3, [r3, #16]
 8016bc6:	4a04      	ldr	r2, [pc, #16]	; (8016bd8 <HAL_PCDEx_LPM_Callback+0x98>)
 8016bc8:	f043 0306 	orr.w	r3, r3, #6
 8016bcc:	6113      	str	r3, [r2, #16]
    break;   
 8016bce:	bf00      	nop
}
 8016bd0:	bf00      	nop
 8016bd2:	3708      	adds	r7, #8
 8016bd4:	46bd      	mov	sp, r7
 8016bd6:	bd80      	pop	{r7, pc}
 8016bd8:	e000ed00 	.word	0xe000ed00

08016bdc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8016bdc:	b580      	push	{r7, lr}
 8016bde:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8016be0:	f7ea fc50 	bl	8001484 <SystemClock_Config>
}
 8016be4:	bf00      	nop
 8016be6:	bd80      	pop	{r7, pc}

08016be8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8016be8:	b480      	push	{r7}
 8016bea:	b085      	sub	sp, #20
 8016bec:	af00      	add	r7, sp, #0
 8016bee:	4603      	mov	r3, r0
 8016bf0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016bf2:	2300      	movs	r3, #0
 8016bf4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8016bf6:	79fb      	ldrb	r3, [r7, #7]
 8016bf8:	2b03      	cmp	r3, #3
 8016bfa:	d817      	bhi.n	8016c2c <USBD_Get_USB_Status+0x44>
 8016bfc:	a201      	add	r2, pc, #4	; (adr r2, 8016c04 <USBD_Get_USB_Status+0x1c>)
 8016bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c02:	bf00      	nop
 8016c04:	08016c15 	.word	0x08016c15
 8016c08:	08016c1b 	.word	0x08016c1b
 8016c0c:	08016c21 	.word	0x08016c21
 8016c10:	08016c27 	.word	0x08016c27
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8016c14:	2300      	movs	r3, #0
 8016c16:	73fb      	strb	r3, [r7, #15]
    break;
 8016c18:	e00b      	b.n	8016c32 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8016c1a:	2303      	movs	r3, #3
 8016c1c:	73fb      	strb	r3, [r7, #15]
    break;
 8016c1e:	e008      	b.n	8016c32 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8016c20:	2301      	movs	r3, #1
 8016c22:	73fb      	strb	r3, [r7, #15]
    break;
 8016c24:	e005      	b.n	8016c32 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8016c26:	2303      	movs	r3, #3
 8016c28:	73fb      	strb	r3, [r7, #15]
    break;
 8016c2a:	e002      	b.n	8016c32 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8016c2c:	2303      	movs	r3, #3
 8016c2e:	73fb      	strb	r3, [r7, #15]
    break;
 8016c30:	bf00      	nop
  }
  return usb_status;
 8016c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c34:	4618      	mov	r0, r3
 8016c36:	3714      	adds	r7, #20
 8016c38:	46bd      	mov	sp, r7
 8016c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c3e:	4770      	bx	lr

08016c40 <__errno>:
 8016c40:	4b01      	ldr	r3, [pc, #4]	; (8016c48 <__errno+0x8>)
 8016c42:	6818      	ldr	r0, [r3, #0]
 8016c44:	4770      	bx	lr
 8016c46:	bf00      	nop
 8016c48:	20000194 	.word	0x20000194

08016c4c <__libc_init_array>:
 8016c4c:	b570      	push	{r4, r5, r6, lr}
 8016c4e:	4e0d      	ldr	r6, [pc, #52]	; (8016c84 <__libc_init_array+0x38>)
 8016c50:	4c0d      	ldr	r4, [pc, #52]	; (8016c88 <__libc_init_array+0x3c>)
 8016c52:	1ba4      	subs	r4, r4, r6
 8016c54:	10a4      	asrs	r4, r4, #2
 8016c56:	2500      	movs	r5, #0
 8016c58:	42a5      	cmp	r5, r4
 8016c5a:	d109      	bne.n	8016c70 <__libc_init_array+0x24>
 8016c5c:	4e0b      	ldr	r6, [pc, #44]	; (8016c8c <__libc_init_array+0x40>)
 8016c5e:	4c0c      	ldr	r4, [pc, #48]	; (8016c90 <__libc_init_array+0x44>)
 8016c60:	f002 fe26 	bl	80198b0 <_init>
 8016c64:	1ba4      	subs	r4, r4, r6
 8016c66:	10a4      	asrs	r4, r4, #2
 8016c68:	2500      	movs	r5, #0
 8016c6a:	42a5      	cmp	r5, r4
 8016c6c:	d105      	bne.n	8016c7a <__libc_init_array+0x2e>
 8016c6e:	bd70      	pop	{r4, r5, r6, pc}
 8016c70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8016c74:	4798      	blx	r3
 8016c76:	3501      	adds	r5, #1
 8016c78:	e7ee      	b.n	8016c58 <__libc_init_array+0xc>
 8016c7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8016c7e:	4798      	blx	r3
 8016c80:	3501      	adds	r5, #1
 8016c82:	e7f2      	b.n	8016c6a <__libc_init_array+0x1e>
 8016c84:	0801a148 	.word	0x0801a148
 8016c88:	0801a148 	.word	0x0801a148
 8016c8c:	0801a148 	.word	0x0801a148
 8016c90:	0801a14c 	.word	0x0801a14c

08016c94 <malloc>:
 8016c94:	4b02      	ldr	r3, [pc, #8]	; (8016ca0 <malloc+0xc>)
 8016c96:	4601      	mov	r1, r0
 8016c98:	6818      	ldr	r0, [r3, #0]
 8016c9a:	f000 b86d 	b.w	8016d78 <_malloc_r>
 8016c9e:	bf00      	nop
 8016ca0:	20000194 	.word	0x20000194

08016ca4 <free>:
 8016ca4:	4b02      	ldr	r3, [pc, #8]	; (8016cb0 <free+0xc>)
 8016ca6:	4601      	mov	r1, r0
 8016ca8:	6818      	ldr	r0, [r3, #0]
 8016caa:	f000 b817 	b.w	8016cdc <_free_r>
 8016cae:	bf00      	nop
 8016cb0:	20000194 	.word	0x20000194

08016cb4 <memcpy>:
 8016cb4:	b510      	push	{r4, lr}
 8016cb6:	1e43      	subs	r3, r0, #1
 8016cb8:	440a      	add	r2, r1
 8016cba:	4291      	cmp	r1, r2
 8016cbc:	d100      	bne.n	8016cc0 <memcpy+0xc>
 8016cbe:	bd10      	pop	{r4, pc}
 8016cc0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016cc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8016cc8:	e7f7      	b.n	8016cba <memcpy+0x6>

08016cca <memset>:
 8016cca:	4402      	add	r2, r0
 8016ccc:	4603      	mov	r3, r0
 8016cce:	4293      	cmp	r3, r2
 8016cd0:	d100      	bne.n	8016cd4 <memset+0xa>
 8016cd2:	4770      	bx	lr
 8016cd4:	f803 1b01 	strb.w	r1, [r3], #1
 8016cd8:	e7f9      	b.n	8016cce <memset+0x4>
	...

08016cdc <_free_r>:
 8016cdc:	b538      	push	{r3, r4, r5, lr}
 8016cde:	4605      	mov	r5, r0
 8016ce0:	2900      	cmp	r1, #0
 8016ce2:	d045      	beq.n	8016d70 <_free_r+0x94>
 8016ce4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016ce8:	1f0c      	subs	r4, r1, #4
 8016cea:	2b00      	cmp	r3, #0
 8016cec:	bfb8      	it	lt
 8016cee:	18e4      	addlt	r4, r4, r3
 8016cf0:	f000 fbe2 	bl	80174b8 <__malloc_lock>
 8016cf4:	4a1f      	ldr	r2, [pc, #124]	; (8016d74 <_free_r+0x98>)
 8016cf6:	6813      	ldr	r3, [r2, #0]
 8016cf8:	4610      	mov	r0, r2
 8016cfa:	b933      	cbnz	r3, 8016d0a <_free_r+0x2e>
 8016cfc:	6063      	str	r3, [r4, #4]
 8016cfe:	6014      	str	r4, [r2, #0]
 8016d00:	4628      	mov	r0, r5
 8016d02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016d06:	f000 bbd8 	b.w	80174ba <__malloc_unlock>
 8016d0a:	42a3      	cmp	r3, r4
 8016d0c:	d90c      	bls.n	8016d28 <_free_r+0x4c>
 8016d0e:	6821      	ldr	r1, [r4, #0]
 8016d10:	1862      	adds	r2, r4, r1
 8016d12:	4293      	cmp	r3, r2
 8016d14:	bf04      	itt	eq
 8016d16:	681a      	ldreq	r2, [r3, #0]
 8016d18:	685b      	ldreq	r3, [r3, #4]
 8016d1a:	6063      	str	r3, [r4, #4]
 8016d1c:	bf04      	itt	eq
 8016d1e:	1852      	addeq	r2, r2, r1
 8016d20:	6022      	streq	r2, [r4, #0]
 8016d22:	6004      	str	r4, [r0, #0]
 8016d24:	e7ec      	b.n	8016d00 <_free_r+0x24>
 8016d26:	4613      	mov	r3, r2
 8016d28:	685a      	ldr	r2, [r3, #4]
 8016d2a:	b10a      	cbz	r2, 8016d30 <_free_r+0x54>
 8016d2c:	42a2      	cmp	r2, r4
 8016d2e:	d9fa      	bls.n	8016d26 <_free_r+0x4a>
 8016d30:	6819      	ldr	r1, [r3, #0]
 8016d32:	1858      	adds	r0, r3, r1
 8016d34:	42a0      	cmp	r0, r4
 8016d36:	d10b      	bne.n	8016d50 <_free_r+0x74>
 8016d38:	6820      	ldr	r0, [r4, #0]
 8016d3a:	4401      	add	r1, r0
 8016d3c:	1858      	adds	r0, r3, r1
 8016d3e:	4282      	cmp	r2, r0
 8016d40:	6019      	str	r1, [r3, #0]
 8016d42:	d1dd      	bne.n	8016d00 <_free_r+0x24>
 8016d44:	6810      	ldr	r0, [r2, #0]
 8016d46:	6852      	ldr	r2, [r2, #4]
 8016d48:	605a      	str	r2, [r3, #4]
 8016d4a:	4401      	add	r1, r0
 8016d4c:	6019      	str	r1, [r3, #0]
 8016d4e:	e7d7      	b.n	8016d00 <_free_r+0x24>
 8016d50:	d902      	bls.n	8016d58 <_free_r+0x7c>
 8016d52:	230c      	movs	r3, #12
 8016d54:	602b      	str	r3, [r5, #0]
 8016d56:	e7d3      	b.n	8016d00 <_free_r+0x24>
 8016d58:	6820      	ldr	r0, [r4, #0]
 8016d5a:	1821      	adds	r1, r4, r0
 8016d5c:	428a      	cmp	r2, r1
 8016d5e:	bf04      	itt	eq
 8016d60:	6811      	ldreq	r1, [r2, #0]
 8016d62:	6852      	ldreq	r2, [r2, #4]
 8016d64:	6062      	str	r2, [r4, #4]
 8016d66:	bf04      	itt	eq
 8016d68:	1809      	addeq	r1, r1, r0
 8016d6a:	6021      	streq	r1, [r4, #0]
 8016d6c:	605c      	str	r4, [r3, #4]
 8016d6e:	e7c7      	b.n	8016d00 <_free_r+0x24>
 8016d70:	bd38      	pop	{r3, r4, r5, pc}
 8016d72:	bf00      	nop
 8016d74:	20008870 	.word	0x20008870

08016d78 <_malloc_r>:
 8016d78:	b570      	push	{r4, r5, r6, lr}
 8016d7a:	1ccd      	adds	r5, r1, #3
 8016d7c:	f025 0503 	bic.w	r5, r5, #3
 8016d80:	3508      	adds	r5, #8
 8016d82:	2d0c      	cmp	r5, #12
 8016d84:	bf38      	it	cc
 8016d86:	250c      	movcc	r5, #12
 8016d88:	2d00      	cmp	r5, #0
 8016d8a:	4606      	mov	r6, r0
 8016d8c:	db01      	blt.n	8016d92 <_malloc_r+0x1a>
 8016d8e:	42a9      	cmp	r1, r5
 8016d90:	d903      	bls.n	8016d9a <_malloc_r+0x22>
 8016d92:	230c      	movs	r3, #12
 8016d94:	6033      	str	r3, [r6, #0]
 8016d96:	2000      	movs	r0, #0
 8016d98:	bd70      	pop	{r4, r5, r6, pc}
 8016d9a:	f000 fb8d 	bl	80174b8 <__malloc_lock>
 8016d9e:	4a21      	ldr	r2, [pc, #132]	; (8016e24 <_malloc_r+0xac>)
 8016da0:	6814      	ldr	r4, [r2, #0]
 8016da2:	4621      	mov	r1, r4
 8016da4:	b991      	cbnz	r1, 8016dcc <_malloc_r+0x54>
 8016da6:	4c20      	ldr	r4, [pc, #128]	; (8016e28 <_malloc_r+0xb0>)
 8016da8:	6823      	ldr	r3, [r4, #0]
 8016daa:	b91b      	cbnz	r3, 8016db4 <_malloc_r+0x3c>
 8016dac:	4630      	mov	r0, r6
 8016dae:	f000 f8a1 	bl	8016ef4 <_sbrk_r>
 8016db2:	6020      	str	r0, [r4, #0]
 8016db4:	4629      	mov	r1, r5
 8016db6:	4630      	mov	r0, r6
 8016db8:	f000 f89c 	bl	8016ef4 <_sbrk_r>
 8016dbc:	1c43      	adds	r3, r0, #1
 8016dbe:	d124      	bne.n	8016e0a <_malloc_r+0x92>
 8016dc0:	230c      	movs	r3, #12
 8016dc2:	6033      	str	r3, [r6, #0]
 8016dc4:	4630      	mov	r0, r6
 8016dc6:	f000 fb78 	bl	80174ba <__malloc_unlock>
 8016dca:	e7e4      	b.n	8016d96 <_malloc_r+0x1e>
 8016dcc:	680b      	ldr	r3, [r1, #0]
 8016dce:	1b5b      	subs	r3, r3, r5
 8016dd0:	d418      	bmi.n	8016e04 <_malloc_r+0x8c>
 8016dd2:	2b0b      	cmp	r3, #11
 8016dd4:	d90f      	bls.n	8016df6 <_malloc_r+0x7e>
 8016dd6:	600b      	str	r3, [r1, #0]
 8016dd8:	50cd      	str	r5, [r1, r3]
 8016dda:	18cc      	adds	r4, r1, r3
 8016ddc:	4630      	mov	r0, r6
 8016dde:	f000 fb6c 	bl	80174ba <__malloc_unlock>
 8016de2:	f104 000b 	add.w	r0, r4, #11
 8016de6:	1d23      	adds	r3, r4, #4
 8016de8:	f020 0007 	bic.w	r0, r0, #7
 8016dec:	1ac3      	subs	r3, r0, r3
 8016dee:	d0d3      	beq.n	8016d98 <_malloc_r+0x20>
 8016df0:	425a      	negs	r2, r3
 8016df2:	50e2      	str	r2, [r4, r3]
 8016df4:	e7d0      	b.n	8016d98 <_malloc_r+0x20>
 8016df6:	428c      	cmp	r4, r1
 8016df8:	684b      	ldr	r3, [r1, #4]
 8016dfa:	bf16      	itet	ne
 8016dfc:	6063      	strne	r3, [r4, #4]
 8016dfe:	6013      	streq	r3, [r2, #0]
 8016e00:	460c      	movne	r4, r1
 8016e02:	e7eb      	b.n	8016ddc <_malloc_r+0x64>
 8016e04:	460c      	mov	r4, r1
 8016e06:	6849      	ldr	r1, [r1, #4]
 8016e08:	e7cc      	b.n	8016da4 <_malloc_r+0x2c>
 8016e0a:	1cc4      	adds	r4, r0, #3
 8016e0c:	f024 0403 	bic.w	r4, r4, #3
 8016e10:	42a0      	cmp	r0, r4
 8016e12:	d005      	beq.n	8016e20 <_malloc_r+0xa8>
 8016e14:	1a21      	subs	r1, r4, r0
 8016e16:	4630      	mov	r0, r6
 8016e18:	f000 f86c 	bl	8016ef4 <_sbrk_r>
 8016e1c:	3001      	adds	r0, #1
 8016e1e:	d0cf      	beq.n	8016dc0 <_malloc_r+0x48>
 8016e20:	6025      	str	r5, [r4, #0]
 8016e22:	e7db      	b.n	8016ddc <_malloc_r+0x64>
 8016e24:	20008870 	.word	0x20008870
 8016e28:	20008874 	.word	0x20008874

08016e2c <_puts_r>:
 8016e2c:	b570      	push	{r4, r5, r6, lr}
 8016e2e:	460e      	mov	r6, r1
 8016e30:	4605      	mov	r5, r0
 8016e32:	b118      	cbz	r0, 8016e3c <_puts_r+0x10>
 8016e34:	6983      	ldr	r3, [r0, #24]
 8016e36:	b90b      	cbnz	r3, 8016e3c <_puts_r+0x10>
 8016e38:	f000 fa50 	bl	80172dc <__sinit>
 8016e3c:	69ab      	ldr	r3, [r5, #24]
 8016e3e:	68ac      	ldr	r4, [r5, #8]
 8016e40:	b913      	cbnz	r3, 8016e48 <_puts_r+0x1c>
 8016e42:	4628      	mov	r0, r5
 8016e44:	f000 fa4a 	bl	80172dc <__sinit>
 8016e48:	4b23      	ldr	r3, [pc, #140]	; (8016ed8 <_puts_r+0xac>)
 8016e4a:	429c      	cmp	r4, r3
 8016e4c:	d117      	bne.n	8016e7e <_puts_r+0x52>
 8016e4e:	686c      	ldr	r4, [r5, #4]
 8016e50:	89a3      	ldrh	r3, [r4, #12]
 8016e52:	071b      	lsls	r3, r3, #28
 8016e54:	d51d      	bpl.n	8016e92 <_puts_r+0x66>
 8016e56:	6923      	ldr	r3, [r4, #16]
 8016e58:	b1db      	cbz	r3, 8016e92 <_puts_r+0x66>
 8016e5a:	3e01      	subs	r6, #1
 8016e5c:	68a3      	ldr	r3, [r4, #8]
 8016e5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8016e62:	3b01      	subs	r3, #1
 8016e64:	60a3      	str	r3, [r4, #8]
 8016e66:	b9e9      	cbnz	r1, 8016ea4 <_puts_r+0x78>
 8016e68:	2b00      	cmp	r3, #0
 8016e6a:	da2e      	bge.n	8016eca <_puts_r+0x9e>
 8016e6c:	4622      	mov	r2, r4
 8016e6e:	210a      	movs	r1, #10
 8016e70:	4628      	mov	r0, r5
 8016e72:	f000 f883 	bl	8016f7c <__swbuf_r>
 8016e76:	3001      	adds	r0, #1
 8016e78:	d011      	beq.n	8016e9e <_puts_r+0x72>
 8016e7a:	200a      	movs	r0, #10
 8016e7c:	e011      	b.n	8016ea2 <_puts_r+0x76>
 8016e7e:	4b17      	ldr	r3, [pc, #92]	; (8016edc <_puts_r+0xb0>)
 8016e80:	429c      	cmp	r4, r3
 8016e82:	d101      	bne.n	8016e88 <_puts_r+0x5c>
 8016e84:	68ac      	ldr	r4, [r5, #8]
 8016e86:	e7e3      	b.n	8016e50 <_puts_r+0x24>
 8016e88:	4b15      	ldr	r3, [pc, #84]	; (8016ee0 <_puts_r+0xb4>)
 8016e8a:	429c      	cmp	r4, r3
 8016e8c:	bf08      	it	eq
 8016e8e:	68ec      	ldreq	r4, [r5, #12]
 8016e90:	e7de      	b.n	8016e50 <_puts_r+0x24>
 8016e92:	4621      	mov	r1, r4
 8016e94:	4628      	mov	r0, r5
 8016e96:	f000 f8c3 	bl	8017020 <__swsetup_r>
 8016e9a:	2800      	cmp	r0, #0
 8016e9c:	d0dd      	beq.n	8016e5a <_puts_r+0x2e>
 8016e9e:	f04f 30ff 	mov.w	r0, #4294967295
 8016ea2:	bd70      	pop	{r4, r5, r6, pc}
 8016ea4:	2b00      	cmp	r3, #0
 8016ea6:	da04      	bge.n	8016eb2 <_puts_r+0x86>
 8016ea8:	69a2      	ldr	r2, [r4, #24]
 8016eaa:	429a      	cmp	r2, r3
 8016eac:	dc06      	bgt.n	8016ebc <_puts_r+0x90>
 8016eae:	290a      	cmp	r1, #10
 8016eb0:	d004      	beq.n	8016ebc <_puts_r+0x90>
 8016eb2:	6823      	ldr	r3, [r4, #0]
 8016eb4:	1c5a      	adds	r2, r3, #1
 8016eb6:	6022      	str	r2, [r4, #0]
 8016eb8:	7019      	strb	r1, [r3, #0]
 8016eba:	e7cf      	b.n	8016e5c <_puts_r+0x30>
 8016ebc:	4622      	mov	r2, r4
 8016ebe:	4628      	mov	r0, r5
 8016ec0:	f000 f85c 	bl	8016f7c <__swbuf_r>
 8016ec4:	3001      	adds	r0, #1
 8016ec6:	d1c9      	bne.n	8016e5c <_puts_r+0x30>
 8016ec8:	e7e9      	b.n	8016e9e <_puts_r+0x72>
 8016eca:	6823      	ldr	r3, [r4, #0]
 8016ecc:	200a      	movs	r0, #10
 8016ece:	1c5a      	adds	r2, r3, #1
 8016ed0:	6022      	str	r2, [r4, #0]
 8016ed2:	7018      	strb	r0, [r3, #0]
 8016ed4:	e7e5      	b.n	8016ea2 <_puts_r+0x76>
 8016ed6:	bf00      	nop
 8016ed8:	0801a058 	.word	0x0801a058
 8016edc:	0801a078 	.word	0x0801a078
 8016ee0:	0801a038 	.word	0x0801a038

08016ee4 <puts>:
 8016ee4:	4b02      	ldr	r3, [pc, #8]	; (8016ef0 <puts+0xc>)
 8016ee6:	4601      	mov	r1, r0
 8016ee8:	6818      	ldr	r0, [r3, #0]
 8016eea:	f7ff bf9f 	b.w	8016e2c <_puts_r>
 8016eee:	bf00      	nop
 8016ef0:	20000194 	.word	0x20000194

08016ef4 <_sbrk_r>:
 8016ef4:	b538      	push	{r3, r4, r5, lr}
 8016ef6:	4c06      	ldr	r4, [pc, #24]	; (8016f10 <_sbrk_r+0x1c>)
 8016ef8:	2300      	movs	r3, #0
 8016efa:	4605      	mov	r5, r0
 8016efc:	4608      	mov	r0, r1
 8016efe:	6023      	str	r3, [r4, #0]
 8016f00:	f7eb ff42 	bl	8002d88 <_sbrk>
 8016f04:	1c43      	adds	r3, r0, #1
 8016f06:	d102      	bne.n	8016f0e <_sbrk_r+0x1a>
 8016f08:	6823      	ldr	r3, [r4, #0]
 8016f0a:	b103      	cbz	r3, 8016f0e <_sbrk_r+0x1a>
 8016f0c:	602b      	str	r3, [r5, #0]
 8016f0e:	bd38      	pop	{r3, r4, r5, pc}
 8016f10:	20016ff8 	.word	0x20016ff8

08016f14 <sniprintf>:
 8016f14:	b40c      	push	{r2, r3}
 8016f16:	b530      	push	{r4, r5, lr}
 8016f18:	4b17      	ldr	r3, [pc, #92]	; (8016f78 <sniprintf+0x64>)
 8016f1a:	1e0c      	subs	r4, r1, #0
 8016f1c:	b09d      	sub	sp, #116	; 0x74
 8016f1e:	681d      	ldr	r5, [r3, #0]
 8016f20:	da08      	bge.n	8016f34 <sniprintf+0x20>
 8016f22:	238b      	movs	r3, #139	; 0x8b
 8016f24:	602b      	str	r3, [r5, #0]
 8016f26:	f04f 30ff 	mov.w	r0, #4294967295
 8016f2a:	b01d      	add	sp, #116	; 0x74
 8016f2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016f30:	b002      	add	sp, #8
 8016f32:	4770      	bx	lr
 8016f34:	f44f 7302 	mov.w	r3, #520	; 0x208
 8016f38:	f8ad 3014 	strh.w	r3, [sp, #20]
 8016f3c:	bf14      	ite	ne
 8016f3e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8016f42:	4623      	moveq	r3, r4
 8016f44:	9304      	str	r3, [sp, #16]
 8016f46:	9307      	str	r3, [sp, #28]
 8016f48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016f4c:	9002      	str	r0, [sp, #8]
 8016f4e:	9006      	str	r0, [sp, #24]
 8016f50:	f8ad 3016 	strh.w	r3, [sp, #22]
 8016f54:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016f56:	ab21      	add	r3, sp, #132	; 0x84
 8016f58:	a902      	add	r1, sp, #8
 8016f5a:	4628      	mov	r0, r5
 8016f5c:	9301      	str	r3, [sp, #4]
 8016f5e:	f000 fb07 	bl	8017570 <_svfiprintf_r>
 8016f62:	1c43      	adds	r3, r0, #1
 8016f64:	bfbc      	itt	lt
 8016f66:	238b      	movlt	r3, #139	; 0x8b
 8016f68:	602b      	strlt	r3, [r5, #0]
 8016f6a:	2c00      	cmp	r4, #0
 8016f6c:	d0dd      	beq.n	8016f2a <sniprintf+0x16>
 8016f6e:	9b02      	ldr	r3, [sp, #8]
 8016f70:	2200      	movs	r2, #0
 8016f72:	701a      	strb	r2, [r3, #0]
 8016f74:	e7d9      	b.n	8016f2a <sniprintf+0x16>
 8016f76:	bf00      	nop
 8016f78:	20000194 	.word	0x20000194

08016f7c <__swbuf_r>:
 8016f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016f7e:	460e      	mov	r6, r1
 8016f80:	4614      	mov	r4, r2
 8016f82:	4605      	mov	r5, r0
 8016f84:	b118      	cbz	r0, 8016f8e <__swbuf_r+0x12>
 8016f86:	6983      	ldr	r3, [r0, #24]
 8016f88:	b90b      	cbnz	r3, 8016f8e <__swbuf_r+0x12>
 8016f8a:	f000 f9a7 	bl	80172dc <__sinit>
 8016f8e:	4b21      	ldr	r3, [pc, #132]	; (8017014 <__swbuf_r+0x98>)
 8016f90:	429c      	cmp	r4, r3
 8016f92:	d12a      	bne.n	8016fea <__swbuf_r+0x6e>
 8016f94:	686c      	ldr	r4, [r5, #4]
 8016f96:	69a3      	ldr	r3, [r4, #24]
 8016f98:	60a3      	str	r3, [r4, #8]
 8016f9a:	89a3      	ldrh	r3, [r4, #12]
 8016f9c:	071a      	lsls	r2, r3, #28
 8016f9e:	d52e      	bpl.n	8016ffe <__swbuf_r+0x82>
 8016fa0:	6923      	ldr	r3, [r4, #16]
 8016fa2:	b363      	cbz	r3, 8016ffe <__swbuf_r+0x82>
 8016fa4:	6923      	ldr	r3, [r4, #16]
 8016fa6:	6820      	ldr	r0, [r4, #0]
 8016fa8:	1ac0      	subs	r0, r0, r3
 8016faa:	6963      	ldr	r3, [r4, #20]
 8016fac:	b2f6      	uxtb	r6, r6
 8016fae:	4283      	cmp	r3, r0
 8016fb0:	4637      	mov	r7, r6
 8016fb2:	dc04      	bgt.n	8016fbe <__swbuf_r+0x42>
 8016fb4:	4621      	mov	r1, r4
 8016fb6:	4628      	mov	r0, r5
 8016fb8:	f000 f926 	bl	8017208 <_fflush_r>
 8016fbc:	bb28      	cbnz	r0, 801700a <__swbuf_r+0x8e>
 8016fbe:	68a3      	ldr	r3, [r4, #8]
 8016fc0:	3b01      	subs	r3, #1
 8016fc2:	60a3      	str	r3, [r4, #8]
 8016fc4:	6823      	ldr	r3, [r4, #0]
 8016fc6:	1c5a      	adds	r2, r3, #1
 8016fc8:	6022      	str	r2, [r4, #0]
 8016fca:	701e      	strb	r6, [r3, #0]
 8016fcc:	6963      	ldr	r3, [r4, #20]
 8016fce:	3001      	adds	r0, #1
 8016fd0:	4283      	cmp	r3, r0
 8016fd2:	d004      	beq.n	8016fde <__swbuf_r+0x62>
 8016fd4:	89a3      	ldrh	r3, [r4, #12]
 8016fd6:	07db      	lsls	r3, r3, #31
 8016fd8:	d519      	bpl.n	801700e <__swbuf_r+0x92>
 8016fda:	2e0a      	cmp	r6, #10
 8016fdc:	d117      	bne.n	801700e <__swbuf_r+0x92>
 8016fde:	4621      	mov	r1, r4
 8016fe0:	4628      	mov	r0, r5
 8016fe2:	f000 f911 	bl	8017208 <_fflush_r>
 8016fe6:	b190      	cbz	r0, 801700e <__swbuf_r+0x92>
 8016fe8:	e00f      	b.n	801700a <__swbuf_r+0x8e>
 8016fea:	4b0b      	ldr	r3, [pc, #44]	; (8017018 <__swbuf_r+0x9c>)
 8016fec:	429c      	cmp	r4, r3
 8016fee:	d101      	bne.n	8016ff4 <__swbuf_r+0x78>
 8016ff0:	68ac      	ldr	r4, [r5, #8]
 8016ff2:	e7d0      	b.n	8016f96 <__swbuf_r+0x1a>
 8016ff4:	4b09      	ldr	r3, [pc, #36]	; (801701c <__swbuf_r+0xa0>)
 8016ff6:	429c      	cmp	r4, r3
 8016ff8:	bf08      	it	eq
 8016ffa:	68ec      	ldreq	r4, [r5, #12]
 8016ffc:	e7cb      	b.n	8016f96 <__swbuf_r+0x1a>
 8016ffe:	4621      	mov	r1, r4
 8017000:	4628      	mov	r0, r5
 8017002:	f000 f80d 	bl	8017020 <__swsetup_r>
 8017006:	2800      	cmp	r0, #0
 8017008:	d0cc      	beq.n	8016fa4 <__swbuf_r+0x28>
 801700a:	f04f 37ff 	mov.w	r7, #4294967295
 801700e:	4638      	mov	r0, r7
 8017010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017012:	bf00      	nop
 8017014:	0801a058 	.word	0x0801a058
 8017018:	0801a078 	.word	0x0801a078
 801701c:	0801a038 	.word	0x0801a038

08017020 <__swsetup_r>:
 8017020:	4b32      	ldr	r3, [pc, #200]	; (80170ec <__swsetup_r+0xcc>)
 8017022:	b570      	push	{r4, r5, r6, lr}
 8017024:	681d      	ldr	r5, [r3, #0]
 8017026:	4606      	mov	r6, r0
 8017028:	460c      	mov	r4, r1
 801702a:	b125      	cbz	r5, 8017036 <__swsetup_r+0x16>
 801702c:	69ab      	ldr	r3, [r5, #24]
 801702e:	b913      	cbnz	r3, 8017036 <__swsetup_r+0x16>
 8017030:	4628      	mov	r0, r5
 8017032:	f000 f953 	bl	80172dc <__sinit>
 8017036:	4b2e      	ldr	r3, [pc, #184]	; (80170f0 <__swsetup_r+0xd0>)
 8017038:	429c      	cmp	r4, r3
 801703a:	d10f      	bne.n	801705c <__swsetup_r+0x3c>
 801703c:	686c      	ldr	r4, [r5, #4]
 801703e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017042:	b29a      	uxth	r2, r3
 8017044:	0715      	lsls	r5, r2, #28
 8017046:	d42c      	bmi.n	80170a2 <__swsetup_r+0x82>
 8017048:	06d0      	lsls	r0, r2, #27
 801704a:	d411      	bmi.n	8017070 <__swsetup_r+0x50>
 801704c:	2209      	movs	r2, #9
 801704e:	6032      	str	r2, [r6, #0]
 8017050:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017054:	81a3      	strh	r3, [r4, #12]
 8017056:	f04f 30ff 	mov.w	r0, #4294967295
 801705a:	e03e      	b.n	80170da <__swsetup_r+0xba>
 801705c:	4b25      	ldr	r3, [pc, #148]	; (80170f4 <__swsetup_r+0xd4>)
 801705e:	429c      	cmp	r4, r3
 8017060:	d101      	bne.n	8017066 <__swsetup_r+0x46>
 8017062:	68ac      	ldr	r4, [r5, #8]
 8017064:	e7eb      	b.n	801703e <__swsetup_r+0x1e>
 8017066:	4b24      	ldr	r3, [pc, #144]	; (80170f8 <__swsetup_r+0xd8>)
 8017068:	429c      	cmp	r4, r3
 801706a:	bf08      	it	eq
 801706c:	68ec      	ldreq	r4, [r5, #12]
 801706e:	e7e6      	b.n	801703e <__swsetup_r+0x1e>
 8017070:	0751      	lsls	r1, r2, #29
 8017072:	d512      	bpl.n	801709a <__swsetup_r+0x7a>
 8017074:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017076:	b141      	cbz	r1, 801708a <__swsetup_r+0x6a>
 8017078:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801707c:	4299      	cmp	r1, r3
 801707e:	d002      	beq.n	8017086 <__swsetup_r+0x66>
 8017080:	4630      	mov	r0, r6
 8017082:	f7ff fe2b 	bl	8016cdc <_free_r>
 8017086:	2300      	movs	r3, #0
 8017088:	6363      	str	r3, [r4, #52]	; 0x34
 801708a:	89a3      	ldrh	r3, [r4, #12]
 801708c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017090:	81a3      	strh	r3, [r4, #12]
 8017092:	2300      	movs	r3, #0
 8017094:	6063      	str	r3, [r4, #4]
 8017096:	6923      	ldr	r3, [r4, #16]
 8017098:	6023      	str	r3, [r4, #0]
 801709a:	89a3      	ldrh	r3, [r4, #12]
 801709c:	f043 0308 	orr.w	r3, r3, #8
 80170a0:	81a3      	strh	r3, [r4, #12]
 80170a2:	6923      	ldr	r3, [r4, #16]
 80170a4:	b94b      	cbnz	r3, 80170ba <__swsetup_r+0x9a>
 80170a6:	89a3      	ldrh	r3, [r4, #12]
 80170a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80170ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80170b0:	d003      	beq.n	80170ba <__swsetup_r+0x9a>
 80170b2:	4621      	mov	r1, r4
 80170b4:	4630      	mov	r0, r6
 80170b6:	f000 f9bf 	bl	8017438 <__smakebuf_r>
 80170ba:	89a2      	ldrh	r2, [r4, #12]
 80170bc:	f012 0301 	ands.w	r3, r2, #1
 80170c0:	d00c      	beq.n	80170dc <__swsetup_r+0xbc>
 80170c2:	2300      	movs	r3, #0
 80170c4:	60a3      	str	r3, [r4, #8]
 80170c6:	6963      	ldr	r3, [r4, #20]
 80170c8:	425b      	negs	r3, r3
 80170ca:	61a3      	str	r3, [r4, #24]
 80170cc:	6923      	ldr	r3, [r4, #16]
 80170ce:	b953      	cbnz	r3, 80170e6 <__swsetup_r+0xc6>
 80170d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80170d4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80170d8:	d1ba      	bne.n	8017050 <__swsetup_r+0x30>
 80170da:	bd70      	pop	{r4, r5, r6, pc}
 80170dc:	0792      	lsls	r2, r2, #30
 80170de:	bf58      	it	pl
 80170e0:	6963      	ldrpl	r3, [r4, #20]
 80170e2:	60a3      	str	r3, [r4, #8]
 80170e4:	e7f2      	b.n	80170cc <__swsetup_r+0xac>
 80170e6:	2000      	movs	r0, #0
 80170e8:	e7f7      	b.n	80170da <__swsetup_r+0xba>
 80170ea:	bf00      	nop
 80170ec:	20000194 	.word	0x20000194
 80170f0:	0801a058 	.word	0x0801a058
 80170f4:	0801a078 	.word	0x0801a078
 80170f8:	0801a038 	.word	0x0801a038

080170fc <__sflush_r>:
 80170fc:	898a      	ldrh	r2, [r1, #12]
 80170fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017102:	4605      	mov	r5, r0
 8017104:	0710      	lsls	r0, r2, #28
 8017106:	460c      	mov	r4, r1
 8017108:	d458      	bmi.n	80171bc <__sflush_r+0xc0>
 801710a:	684b      	ldr	r3, [r1, #4]
 801710c:	2b00      	cmp	r3, #0
 801710e:	dc05      	bgt.n	801711c <__sflush_r+0x20>
 8017110:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017112:	2b00      	cmp	r3, #0
 8017114:	dc02      	bgt.n	801711c <__sflush_r+0x20>
 8017116:	2000      	movs	r0, #0
 8017118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801711c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801711e:	2e00      	cmp	r6, #0
 8017120:	d0f9      	beq.n	8017116 <__sflush_r+0x1a>
 8017122:	2300      	movs	r3, #0
 8017124:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017128:	682f      	ldr	r7, [r5, #0]
 801712a:	6a21      	ldr	r1, [r4, #32]
 801712c:	602b      	str	r3, [r5, #0]
 801712e:	d032      	beq.n	8017196 <__sflush_r+0x9a>
 8017130:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017132:	89a3      	ldrh	r3, [r4, #12]
 8017134:	075a      	lsls	r2, r3, #29
 8017136:	d505      	bpl.n	8017144 <__sflush_r+0x48>
 8017138:	6863      	ldr	r3, [r4, #4]
 801713a:	1ac0      	subs	r0, r0, r3
 801713c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801713e:	b10b      	cbz	r3, 8017144 <__sflush_r+0x48>
 8017140:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017142:	1ac0      	subs	r0, r0, r3
 8017144:	2300      	movs	r3, #0
 8017146:	4602      	mov	r2, r0
 8017148:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801714a:	6a21      	ldr	r1, [r4, #32]
 801714c:	4628      	mov	r0, r5
 801714e:	47b0      	blx	r6
 8017150:	1c43      	adds	r3, r0, #1
 8017152:	89a3      	ldrh	r3, [r4, #12]
 8017154:	d106      	bne.n	8017164 <__sflush_r+0x68>
 8017156:	6829      	ldr	r1, [r5, #0]
 8017158:	291d      	cmp	r1, #29
 801715a:	d848      	bhi.n	80171ee <__sflush_r+0xf2>
 801715c:	4a29      	ldr	r2, [pc, #164]	; (8017204 <__sflush_r+0x108>)
 801715e:	40ca      	lsrs	r2, r1
 8017160:	07d6      	lsls	r6, r2, #31
 8017162:	d544      	bpl.n	80171ee <__sflush_r+0xf2>
 8017164:	2200      	movs	r2, #0
 8017166:	6062      	str	r2, [r4, #4]
 8017168:	04d9      	lsls	r1, r3, #19
 801716a:	6922      	ldr	r2, [r4, #16]
 801716c:	6022      	str	r2, [r4, #0]
 801716e:	d504      	bpl.n	801717a <__sflush_r+0x7e>
 8017170:	1c42      	adds	r2, r0, #1
 8017172:	d101      	bne.n	8017178 <__sflush_r+0x7c>
 8017174:	682b      	ldr	r3, [r5, #0]
 8017176:	b903      	cbnz	r3, 801717a <__sflush_r+0x7e>
 8017178:	6560      	str	r0, [r4, #84]	; 0x54
 801717a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801717c:	602f      	str	r7, [r5, #0]
 801717e:	2900      	cmp	r1, #0
 8017180:	d0c9      	beq.n	8017116 <__sflush_r+0x1a>
 8017182:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017186:	4299      	cmp	r1, r3
 8017188:	d002      	beq.n	8017190 <__sflush_r+0x94>
 801718a:	4628      	mov	r0, r5
 801718c:	f7ff fda6 	bl	8016cdc <_free_r>
 8017190:	2000      	movs	r0, #0
 8017192:	6360      	str	r0, [r4, #52]	; 0x34
 8017194:	e7c0      	b.n	8017118 <__sflush_r+0x1c>
 8017196:	2301      	movs	r3, #1
 8017198:	4628      	mov	r0, r5
 801719a:	47b0      	blx	r6
 801719c:	1c41      	adds	r1, r0, #1
 801719e:	d1c8      	bne.n	8017132 <__sflush_r+0x36>
 80171a0:	682b      	ldr	r3, [r5, #0]
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d0c5      	beq.n	8017132 <__sflush_r+0x36>
 80171a6:	2b1d      	cmp	r3, #29
 80171a8:	d001      	beq.n	80171ae <__sflush_r+0xb2>
 80171aa:	2b16      	cmp	r3, #22
 80171ac:	d101      	bne.n	80171b2 <__sflush_r+0xb6>
 80171ae:	602f      	str	r7, [r5, #0]
 80171b0:	e7b1      	b.n	8017116 <__sflush_r+0x1a>
 80171b2:	89a3      	ldrh	r3, [r4, #12]
 80171b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80171b8:	81a3      	strh	r3, [r4, #12]
 80171ba:	e7ad      	b.n	8017118 <__sflush_r+0x1c>
 80171bc:	690f      	ldr	r7, [r1, #16]
 80171be:	2f00      	cmp	r7, #0
 80171c0:	d0a9      	beq.n	8017116 <__sflush_r+0x1a>
 80171c2:	0793      	lsls	r3, r2, #30
 80171c4:	680e      	ldr	r6, [r1, #0]
 80171c6:	bf08      	it	eq
 80171c8:	694b      	ldreq	r3, [r1, #20]
 80171ca:	600f      	str	r7, [r1, #0]
 80171cc:	bf18      	it	ne
 80171ce:	2300      	movne	r3, #0
 80171d0:	eba6 0807 	sub.w	r8, r6, r7
 80171d4:	608b      	str	r3, [r1, #8]
 80171d6:	f1b8 0f00 	cmp.w	r8, #0
 80171da:	dd9c      	ble.n	8017116 <__sflush_r+0x1a>
 80171dc:	4643      	mov	r3, r8
 80171de:	463a      	mov	r2, r7
 80171e0:	6a21      	ldr	r1, [r4, #32]
 80171e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80171e4:	4628      	mov	r0, r5
 80171e6:	47b0      	blx	r6
 80171e8:	2800      	cmp	r0, #0
 80171ea:	dc06      	bgt.n	80171fa <__sflush_r+0xfe>
 80171ec:	89a3      	ldrh	r3, [r4, #12]
 80171ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80171f2:	81a3      	strh	r3, [r4, #12]
 80171f4:	f04f 30ff 	mov.w	r0, #4294967295
 80171f8:	e78e      	b.n	8017118 <__sflush_r+0x1c>
 80171fa:	4407      	add	r7, r0
 80171fc:	eba8 0800 	sub.w	r8, r8, r0
 8017200:	e7e9      	b.n	80171d6 <__sflush_r+0xda>
 8017202:	bf00      	nop
 8017204:	20400001 	.word	0x20400001

08017208 <_fflush_r>:
 8017208:	b538      	push	{r3, r4, r5, lr}
 801720a:	690b      	ldr	r3, [r1, #16]
 801720c:	4605      	mov	r5, r0
 801720e:	460c      	mov	r4, r1
 8017210:	b1db      	cbz	r3, 801724a <_fflush_r+0x42>
 8017212:	b118      	cbz	r0, 801721c <_fflush_r+0x14>
 8017214:	6983      	ldr	r3, [r0, #24]
 8017216:	b90b      	cbnz	r3, 801721c <_fflush_r+0x14>
 8017218:	f000 f860 	bl	80172dc <__sinit>
 801721c:	4b0c      	ldr	r3, [pc, #48]	; (8017250 <_fflush_r+0x48>)
 801721e:	429c      	cmp	r4, r3
 8017220:	d109      	bne.n	8017236 <_fflush_r+0x2e>
 8017222:	686c      	ldr	r4, [r5, #4]
 8017224:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017228:	b17b      	cbz	r3, 801724a <_fflush_r+0x42>
 801722a:	4621      	mov	r1, r4
 801722c:	4628      	mov	r0, r5
 801722e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017232:	f7ff bf63 	b.w	80170fc <__sflush_r>
 8017236:	4b07      	ldr	r3, [pc, #28]	; (8017254 <_fflush_r+0x4c>)
 8017238:	429c      	cmp	r4, r3
 801723a:	d101      	bne.n	8017240 <_fflush_r+0x38>
 801723c:	68ac      	ldr	r4, [r5, #8]
 801723e:	e7f1      	b.n	8017224 <_fflush_r+0x1c>
 8017240:	4b05      	ldr	r3, [pc, #20]	; (8017258 <_fflush_r+0x50>)
 8017242:	429c      	cmp	r4, r3
 8017244:	bf08      	it	eq
 8017246:	68ec      	ldreq	r4, [r5, #12]
 8017248:	e7ec      	b.n	8017224 <_fflush_r+0x1c>
 801724a:	2000      	movs	r0, #0
 801724c:	bd38      	pop	{r3, r4, r5, pc}
 801724e:	bf00      	nop
 8017250:	0801a058 	.word	0x0801a058
 8017254:	0801a078 	.word	0x0801a078
 8017258:	0801a038 	.word	0x0801a038

0801725c <std>:
 801725c:	2300      	movs	r3, #0
 801725e:	b510      	push	{r4, lr}
 8017260:	4604      	mov	r4, r0
 8017262:	e9c0 3300 	strd	r3, r3, [r0]
 8017266:	6083      	str	r3, [r0, #8]
 8017268:	8181      	strh	r1, [r0, #12]
 801726a:	6643      	str	r3, [r0, #100]	; 0x64
 801726c:	81c2      	strh	r2, [r0, #14]
 801726e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8017272:	6183      	str	r3, [r0, #24]
 8017274:	4619      	mov	r1, r3
 8017276:	2208      	movs	r2, #8
 8017278:	305c      	adds	r0, #92	; 0x5c
 801727a:	f7ff fd26 	bl	8016cca <memset>
 801727e:	4b05      	ldr	r3, [pc, #20]	; (8017294 <std+0x38>)
 8017280:	6263      	str	r3, [r4, #36]	; 0x24
 8017282:	4b05      	ldr	r3, [pc, #20]	; (8017298 <std+0x3c>)
 8017284:	62a3      	str	r3, [r4, #40]	; 0x28
 8017286:	4b05      	ldr	r3, [pc, #20]	; (801729c <std+0x40>)
 8017288:	62e3      	str	r3, [r4, #44]	; 0x2c
 801728a:	4b05      	ldr	r3, [pc, #20]	; (80172a0 <std+0x44>)
 801728c:	6224      	str	r4, [r4, #32]
 801728e:	6323      	str	r3, [r4, #48]	; 0x30
 8017290:	bd10      	pop	{r4, pc}
 8017292:	bf00      	nop
 8017294:	08017a71 	.word	0x08017a71
 8017298:	08017a93 	.word	0x08017a93
 801729c:	08017acb 	.word	0x08017acb
 80172a0:	08017aef 	.word	0x08017aef

080172a4 <_cleanup_r>:
 80172a4:	4901      	ldr	r1, [pc, #4]	; (80172ac <_cleanup_r+0x8>)
 80172a6:	f000 b885 	b.w	80173b4 <_fwalk_reent>
 80172aa:	bf00      	nop
 80172ac:	08017209 	.word	0x08017209

080172b0 <__sfmoreglue>:
 80172b0:	b570      	push	{r4, r5, r6, lr}
 80172b2:	1e4a      	subs	r2, r1, #1
 80172b4:	2568      	movs	r5, #104	; 0x68
 80172b6:	4355      	muls	r5, r2
 80172b8:	460e      	mov	r6, r1
 80172ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80172be:	f7ff fd5b 	bl	8016d78 <_malloc_r>
 80172c2:	4604      	mov	r4, r0
 80172c4:	b140      	cbz	r0, 80172d8 <__sfmoreglue+0x28>
 80172c6:	2100      	movs	r1, #0
 80172c8:	e9c0 1600 	strd	r1, r6, [r0]
 80172cc:	300c      	adds	r0, #12
 80172ce:	60a0      	str	r0, [r4, #8]
 80172d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80172d4:	f7ff fcf9 	bl	8016cca <memset>
 80172d8:	4620      	mov	r0, r4
 80172da:	bd70      	pop	{r4, r5, r6, pc}

080172dc <__sinit>:
 80172dc:	6983      	ldr	r3, [r0, #24]
 80172de:	b510      	push	{r4, lr}
 80172e0:	4604      	mov	r4, r0
 80172e2:	bb33      	cbnz	r3, 8017332 <__sinit+0x56>
 80172e4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80172e8:	6503      	str	r3, [r0, #80]	; 0x50
 80172ea:	4b12      	ldr	r3, [pc, #72]	; (8017334 <__sinit+0x58>)
 80172ec:	4a12      	ldr	r2, [pc, #72]	; (8017338 <__sinit+0x5c>)
 80172ee:	681b      	ldr	r3, [r3, #0]
 80172f0:	6282      	str	r2, [r0, #40]	; 0x28
 80172f2:	4298      	cmp	r0, r3
 80172f4:	bf04      	itt	eq
 80172f6:	2301      	moveq	r3, #1
 80172f8:	6183      	streq	r3, [r0, #24]
 80172fa:	f000 f81f 	bl	801733c <__sfp>
 80172fe:	6060      	str	r0, [r4, #4]
 8017300:	4620      	mov	r0, r4
 8017302:	f000 f81b 	bl	801733c <__sfp>
 8017306:	60a0      	str	r0, [r4, #8]
 8017308:	4620      	mov	r0, r4
 801730a:	f000 f817 	bl	801733c <__sfp>
 801730e:	2200      	movs	r2, #0
 8017310:	60e0      	str	r0, [r4, #12]
 8017312:	2104      	movs	r1, #4
 8017314:	6860      	ldr	r0, [r4, #4]
 8017316:	f7ff ffa1 	bl	801725c <std>
 801731a:	2201      	movs	r2, #1
 801731c:	2109      	movs	r1, #9
 801731e:	68a0      	ldr	r0, [r4, #8]
 8017320:	f7ff ff9c 	bl	801725c <std>
 8017324:	2202      	movs	r2, #2
 8017326:	2112      	movs	r1, #18
 8017328:	68e0      	ldr	r0, [r4, #12]
 801732a:	f7ff ff97 	bl	801725c <std>
 801732e:	2301      	movs	r3, #1
 8017330:	61a3      	str	r3, [r4, #24]
 8017332:	bd10      	pop	{r4, pc}
 8017334:	0801a034 	.word	0x0801a034
 8017338:	080172a5 	.word	0x080172a5

0801733c <__sfp>:
 801733c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801733e:	4b1b      	ldr	r3, [pc, #108]	; (80173ac <__sfp+0x70>)
 8017340:	681e      	ldr	r6, [r3, #0]
 8017342:	69b3      	ldr	r3, [r6, #24]
 8017344:	4607      	mov	r7, r0
 8017346:	b913      	cbnz	r3, 801734e <__sfp+0x12>
 8017348:	4630      	mov	r0, r6
 801734a:	f7ff ffc7 	bl	80172dc <__sinit>
 801734e:	3648      	adds	r6, #72	; 0x48
 8017350:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8017354:	3b01      	subs	r3, #1
 8017356:	d503      	bpl.n	8017360 <__sfp+0x24>
 8017358:	6833      	ldr	r3, [r6, #0]
 801735a:	b133      	cbz	r3, 801736a <__sfp+0x2e>
 801735c:	6836      	ldr	r6, [r6, #0]
 801735e:	e7f7      	b.n	8017350 <__sfp+0x14>
 8017360:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8017364:	b16d      	cbz	r5, 8017382 <__sfp+0x46>
 8017366:	3468      	adds	r4, #104	; 0x68
 8017368:	e7f4      	b.n	8017354 <__sfp+0x18>
 801736a:	2104      	movs	r1, #4
 801736c:	4638      	mov	r0, r7
 801736e:	f7ff ff9f 	bl	80172b0 <__sfmoreglue>
 8017372:	6030      	str	r0, [r6, #0]
 8017374:	2800      	cmp	r0, #0
 8017376:	d1f1      	bne.n	801735c <__sfp+0x20>
 8017378:	230c      	movs	r3, #12
 801737a:	603b      	str	r3, [r7, #0]
 801737c:	4604      	mov	r4, r0
 801737e:	4620      	mov	r0, r4
 8017380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017382:	4b0b      	ldr	r3, [pc, #44]	; (80173b0 <__sfp+0x74>)
 8017384:	6665      	str	r5, [r4, #100]	; 0x64
 8017386:	e9c4 5500 	strd	r5, r5, [r4]
 801738a:	60a5      	str	r5, [r4, #8]
 801738c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8017390:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8017394:	2208      	movs	r2, #8
 8017396:	4629      	mov	r1, r5
 8017398:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801739c:	f7ff fc95 	bl	8016cca <memset>
 80173a0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80173a4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80173a8:	e7e9      	b.n	801737e <__sfp+0x42>
 80173aa:	bf00      	nop
 80173ac:	0801a034 	.word	0x0801a034
 80173b0:	ffff0001 	.word	0xffff0001

080173b4 <_fwalk_reent>:
 80173b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80173b8:	4680      	mov	r8, r0
 80173ba:	4689      	mov	r9, r1
 80173bc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80173c0:	2600      	movs	r6, #0
 80173c2:	b914      	cbnz	r4, 80173ca <_fwalk_reent+0x16>
 80173c4:	4630      	mov	r0, r6
 80173c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80173ca:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80173ce:	3f01      	subs	r7, #1
 80173d0:	d501      	bpl.n	80173d6 <_fwalk_reent+0x22>
 80173d2:	6824      	ldr	r4, [r4, #0]
 80173d4:	e7f5      	b.n	80173c2 <_fwalk_reent+0xe>
 80173d6:	89ab      	ldrh	r3, [r5, #12]
 80173d8:	2b01      	cmp	r3, #1
 80173da:	d907      	bls.n	80173ec <_fwalk_reent+0x38>
 80173dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80173e0:	3301      	adds	r3, #1
 80173e2:	d003      	beq.n	80173ec <_fwalk_reent+0x38>
 80173e4:	4629      	mov	r1, r5
 80173e6:	4640      	mov	r0, r8
 80173e8:	47c8      	blx	r9
 80173ea:	4306      	orrs	r6, r0
 80173ec:	3568      	adds	r5, #104	; 0x68
 80173ee:	e7ee      	b.n	80173ce <_fwalk_reent+0x1a>

080173f0 <__swhatbuf_r>:
 80173f0:	b570      	push	{r4, r5, r6, lr}
 80173f2:	460e      	mov	r6, r1
 80173f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80173f8:	2900      	cmp	r1, #0
 80173fa:	b096      	sub	sp, #88	; 0x58
 80173fc:	4614      	mov	r4, r2
 80173fe:	461d      	mov	r5, r3
 8017400:	da07      	bge.n	8017412 <__swhatbuf_r+0x22>
 8017402:	2300      	movs	r3, #0
 8017404:	602b      	str	r3, [r5, #0]
 8017406:	89b3      	ldrh	r3, [r6, #12]
 8017408:	061a      	lsls	r2, r3, #24
 801740a:	d410      	bmi.n	801742e <__swhatbuf_r+0x3e>
 801740c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8017410:	e00e      	b.n	8017430 <__swhatbuf_r+0x40>
 8017412:	466a      	mov	r2, sp
 8017414:	f000 fb92 	bl	8017b3c <_fstat_r>
 8017418:	2800      	cmp	r0, #0
 801741a:	dbf2      	blt.n	8017402 <__swhatbuf_r+0x12>
 801741c:	9a01      	ldr	r2, [sp, #4]
 801741e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8017422:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8017426:	425a      	negs	r2, r3
 8017428:	415a      	adcs	r2, r3
 801742a:	602a      	str	r2, [r5, #0]
 801742c:	e7ee      	b.n	801740c <__swhatbuf_r+0x1c>
 801742e:	2340      	movs	r3, #64	; 0x40
 8017430:	2000      	movs	r0, #0
 8017432:	6023      	str	r3, [r4, #0]
 8017434:	b016      	add	sp, #88	; 0x58
 8017436:	bd70      	pop	{r4, r5, r6, pc}

08017438 <__smakebuf_r>:
 8017438:	898b      	ldrh	r3, [r1, #12]
 801743a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801743c:	079d      	lsls	r5, r3, #30
 801743e:	4606      	mov	r6, r0
 8017440:	460c      	mov	r4, r1
 8017442:	d507      	bpl.n	8017454 <__smakebuf_r+0x1c>
 8017444:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017448:	6023      	str	r3, [r4, #0]
 801744a:	6123      	str	r3, [r4, #16]
 801744c:	2301      	movs	r3, #1
 801744e:	6163      	str	r3, [r4, #20]
 8017450:	b002      	add	sp, #8
 8017452:	bd70      	pop	{r4, r5, r6, pc}
 8017454:	ab01      	add	r3, sp, #4
 8017456:	466a      	mov	r2, sp
 8017458:	f7ff ffca 	bl	80173f0 <__swhatbuf_r>
 801745c:	9900      	ldr	r1, [sp, #0]
 801745e:	4605      	mov	r5, r0
 8017460:	4630      	mov	r0, r6
 8017462:	f7ff fc89 	bl	8016d78 <_malloc_r>
 8017466:	b948      	cbnz	r0, 801747c <__smakebuf_r+0x44>
 8017468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801746c:	059a      	lsls	r2, r3, #22
 801746e:	d4ef      	bmi.n	8017450 <__smakebuf_r+0x18>
 8017470:	f023 0303 	bic.w	r3, r3, #3
 8017474:	f043 0302 	orr.w	r3, r3, #2
 8017478:	81a3      	strh	r3, [r4, #12]
 801747a:	e7e3      	b.n	8017444 <__smakebuf_r+0xc>
 801747c:	4b0d      	ldr	r3, [pc, #52]	; (80174b4 <__smakebuf_r+0x7c>)
 801747e:	62b3      	str	r3, [r6, #40]	; 0x28
 8017480:	89a3      	ldrh	r3, [r4, #12]
 8017482:	6020      	str	r0, [r4, #0]
 8017484:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017488:	81a3      	strh	r3, [r4, #12]
 801748a:	9b00      	ldr	r3, [sp, #0]
 801748c:	6163      	str	r3, [r4, #20]
 801748e:	9b01      	ldr	r3, [sp, #4]
 8017490:	6120      	str	r0, [r4, #16]
 8017492:	b15b      	cbz	r3, 80174ac <__smakebuf_r+0x74>
 8017494:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017498:	4630      	mov	r0, r6
 801749a:	f000 fb61 	bl	8017b60 <_isatty_r>
 801749e:	b128      	cbz	r0, 80174ac <__smakebuf_r+0x74>
 80174a0:	89a3      	ldrh	r3, [r4, #12]
 80174a2:	f023 0303 	bic.w	r3, r3, #3
 80174a6:	f043 0301 	orr.w	r3, r3, #1
 80174aa:	81a3      	strh	r3, [r4, #12]
 80174ac:	89a3      	ldrh	r3, [r4, #12]
 80174ae:	431d      	orrs	r5, r3
 80174b0:	81a5      	strh	r5, [r4, #12]
 80174b2:	e7cd      	b.n	8017450 <__smakebuf_r+0x18>
 80174b4:	080172a5 	.word	0x080172a5

080174b8 <__malloc_lock>:
 80174b8:	4770      	bx	lr

080174ba <__malloc_unlock>:
 80174ba:	4770      	bx	lr

080174bc <__ssputs_r>:
 80174bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80174c0:	688e      	ldr	r6, [r1, #8]
 80174c2:	429e      	cmp	r6, r3
 80174c4:	4682      	mov	sl, r0
 80174c6:	460c      	mov	r4, r1
 80174c8:	4690      	mov	r8, r2
 80174ca:	4699      	mov	r9, r3
 80174cc:	d837      	bhi.n	801753e <__ssputs_r+0x82>
 80174ce:	898a      	ldrh	r2, [r1, #12]
 80174d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80174d4:	d031      	beq.n	801753a <__ssputs_r+0x7e>
 80174d6:	6825      	ldr	r5, [r4, #0]
 80174d8:	6909      	ldr	r1, [r1, #16]
 80174da:	1a6f      	subs	r7, r5, r1
 80174dc:	6965      	ldr	r5, [r4, #20]
 80174de:	2302      	movs	r3, #2
 80174e0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80174e4:	fb95 f5f3 	sdiv	r5, r5, r3
 80174e8:	f109 0301 	add.w	r3, r9, #1
 80174ec:	443b      	add	r3, r7
 80174ee:	429d      	cmp	r5, r3
 80174f0:	bf38      	it	cc
 80174f2:	461d      	movcc	r5, r3
 80174f4:	0553      	lsls	r3, r2, #21
 80174f6:	d530      	bpl.n	801755a <__ssputs_r+0x9e>
 80174f8:	4629      	mov	r1, r5
 80174fa:	f7ff fc3d 	bl	8016d78 <_malloc_r>
 80174fe:	4606      	mov	r6, r0
 8017500:	b950      	cbnz	r0, 8017518 <__ssputs_r+0x5c>
 8017502:	230c      	movs	r3, #12
 8017504:	f8ca 3000 	str.w	r3, [sl]
 8017508:	89a3      	ldrh	r3, [r4, #12]
 801750a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801750e:	81a3      	strh	r3, [r4, #12]
 8017510:	f04f 30ff 	mov.w	r0, #4294967295
 8017514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017518:	463a      	mov	r2, r7
 801751a:	6921      	ldr	r1, [r4, #16]
 801751c:	f7ff fbca 	bl	8016cb4 <memcpy>
 8017520:	89a3      	ldrh	r3, [r4, #12]
 8017522:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8017526:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801752a:	81a3      	strh	r3, [r4, #12]
 801752c:	6126      	str	r6, [r4, #16]
 801752e:	6165      	str	r5, [r4, #20]
 8017530:	443e      	add	r6, r7
 8017532:	1bed      	subs	r5, r5, r7
 8017534:	6026      	str	r6, [r4, #0]
 8017536:	60a5      	str	r5, [r4, #8]
 8017538:	464e      	mov	r6, r9
 801753a:	454e      	cmp	r6, r9
 801753c:	d900      	bls.n	8017540 <__ssputs_r+0x84>
 801753e:	464e      	mov	r6, r9
 8017540:	4632      	mov	r2, r6
 8017542:	4641      	mov	r1, r8
 8017544:	6820      	ldr	r0, [r4, #0]
 8017546:	f000 fb2d 	bl	8017ba4 <memmove>
 801754a:	68a3      	ldr	r3, [r4, #8]
 801754c:	1b9b      	subs	r3, r3, r6
 801754e:	60a3      	str	r3, [r4, #8]
 8017550:	6823      	ldr	r3, [r4, #0]
 8017552:	441e      	add	r6, r3
 8017554:	6026      	str	r6, [r4, #0]
 8017556:	2000      	movs	r0, #0
 8017558:	e7dc      	b.n	8017514 <__ssputs_r+0x58>
 801755a:	462a      	mov	r2, r5
 801755c:	f000 fb3b 	bl	8017bd6 <_realloc_r>
 8017560:	4606      	mov	r6, r0
 8017562:	2800      	cmp	r0, #0
 8017564:	d1e2      	bne.n	801752c <__ssputs_r+0x70>
 8017566:	6921      	ldr	r1, [r4, #16]
 8017568:	4650      	mov	r0, sl
 801756a:	f7ff fbb7 	bl	8016cdc <_free_r>
 801756e:	e7c8      	b.n	8017502 <__ssputs_r+0x46>

08017570 <_svfiprintf_r>:
 8017570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017574:	461d      	mov	r5, r3
 8017576:	898b      	ldrh	r3, [r1, #12]
 8017578:	061f      	lsls	r7, r3, #24
 801757a:	b09d      	sub	sp, #116	; 0x74
 801757c:	4680      	mov	r8, r0
 801757e:	460c      	mov	r4, r1
 8017580:	4616      	mov	r6, r2
 8017582:	d50f      	bpl.n	80175a4 <_svfiprintf_r+0x34>
 8017584:	690b      	ldr	r3, [r1, #16]
 8017586:	b96b      	cbnz	r3, 80175a4 <_svfiprintf_r+0x34>
 8017588:	2140      	movs	r1, #64	; 0x40
 801758a:	f7ff fbf5 	bl	8016d78 <_malloc_r>
 801758e:	6020      	str	r0, [r4, #0]
 8017590:	6120      	str	r0, [r4, #16]
 8017592:	b928      	cbnz	r0, 80175a0 <_svfiprintf_r+0x30>
 8017594:	230c      	movs	r3, #12
 8017596:	f8c8 3000 	str.w	r3, [r8]
 801759a:	f04f 30ff 	mov.w	r0, #4294967295
 801759e:	e0c8      	b.n	8017732 <_svfiprintf_r+0x1c2>
 80175a0:	2340      	movs	r3, #64	; 0x40
 80175a2:	6163      	str	r3, [r4, #20]
 80175a4:	2300      	movs	r3, #0
 80175a6:	9309      	str	r3, [sp, #36]	; 0x24
 80175a8:	2320      	movs	r3, #32
 80175aa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80175ae:	2330      	movs	r3, #48	; 0x30
 80175b0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80175b4:	9503      	str	r5, [sp, #12]
 80175b6:	f04f 0b01 	mov.w	fp, #1
 80175ba:	4637      	mov	r7, r6
 80175bc:	463d      	mov	r5, r7
 80175be:	f815 3b01 	ldrb.w	r3, [r5], #1
 80175c2:	b10b      	cbz	r3, 80175c8 <_svfiprintf_r+0x58>
 80175c4:	2b25      	cmp	r3, #37	; 0x25
 80175c6:	d13e      	bne.n	8017646 <_svfiprintf_r+0xd6>
 80175c8:	ebb7 0a06 	subs.w	sl, r7, r6
 80175cc:	d00b      	beq.n	80175e6 <_svfiprintf_r+0x76>
 80175ce:	4653      	mov	r3, sl
 80175d0:	4632      	mov	r2, r6
 80175d2:	4621      	mov	r1, r4
 80175d4:	4640      	mov	r0, r8
 80175d6:	f7ff ff71 	bl	80174bc <__ssputs_r>
 80175da:	3001      	adds	r0, #1
 80175dc:	f000 80a4 	beq.w	8017728 <_svfiprintf_r+0x1b8>
 80175e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80175e2:	4453      	add	r3, sl
 80175e4:	9309      	str	r3, [sp, #36]	; 0x24
 80175e6:	783b      	ldrb	r3, [r7, #0]
 80175e8:	2b00      	cmp	r3, #0
 80175ea:	f000 809d 	beq.w	8017728 <_svfiprintf_r+0x1b8>
 80175ee:	2300      	movs	r3, #0
 80175f0:	f04f 32ff 	mov.w	r2, #4294967295
 80175f4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80175f8:	9304      	str	r3, [sp, #16]
 80175fa:	9307      	str	r3, [sp, #28]
 80175fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017600:	931a      	str	r3, [sp, #104]	; 0x68
 8017602:	462f      	mov	r7, r5
 8017604:	2205      	movs	r2, #5
 8017606:	f817 1b01 	ldrb.w	r1, [r7], #1
 801760a:	4850      	ldr	r0, [pc, #320]	; (801774c <_svfiprintf_r+0x1dc>)
 801760c:	f7e8 fe08 	bl	8000220 <memchr>
 8017610:	9b04      	ldr	r3, [sp, #16]
 8017612:	b9d0      	cbnz	r0, 801764a <_svfiprintf_r+0xda>
 8017614:	06d9      	lsls	r1, r3, #27
 8017616:	bf44      	itt	mi
 8017618:	2220      	movmi	r2, #32
 801761a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801761e:	071a      	lsls	r2, r3, #28
 8017620:	bf44      	itt	mi
 8017622:	222b      	movmi	r2, #43	; 0x2b
 8017624:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8017628:	782a      	ldrb	r2, [r5, #0]
 801762a:	2a2a      	cmp	r2, #42	; 0x2a
 801762c:	d015      	beq.n	801765a <_svfiprintf_r+0xea>
 801762e:	9a07      	ldr	r2, [sp, #28]
 8017630:	462f      	mov	r7, r5
 8017632:	2000      	movs	r0, #0
 8017634:	250a      	movs	r5, #10
 8017636:	4639      	mov	r1, r7
 8017638:	f811 3b01 	ldrb.w	r3, [r1], #1
 801763c:	3b30      	subs	r3, #48	; 0x30
 801763e:	2b09      	cmp	r3, #9
 8017640:	d94d      	bls.n	80176de <_svfiprintf_r+0x16e>
 8017642:	b1b8      	cbz	r0, 8017674 <_svfiprintf_r+0x104>
 8017644:	e00f      	b.n	8017666 <_svfiprintf_r+0xf6>
 8017646:	462f      	mov	r7, r5
 8017648:	e7b8      	b.n	80175bc <_svfiprintf_r+0x4c>
 801764a:	4a40      	ldr	r2, [pc, #256]	; (801774c <_svfiprintf_r+0x1dc>)
 801764c:	1a80      	subs	r0, r0, r2
 801764e:	fa0b f000 	lsl.w	r0, fp, r0
 8017652:	4318      	orrs	r0, r3
 8017654:	9004      	str	r0, [sp, #16]
 8017656:	463d      	mov	r5, r7
 8017658:	e7d3      	b.n	8017602 <_svfiprintf_r+0x92>
 801765a:	9a03      	ldr	r2, [sp, #12]
 801765c:	1d11      	adds	r1, r2, #4
 801765e:	6812      	ldr	r2, [r2, #0]
 8017660:	9103      	str	r1, [sp, #12]
 8017662:	2a00      	cmp	r2, #0
 8017664:	db01      	blt.n	801766a <_svfiprintf_r+0xfa>
 8017666:	9207      	str	r2, [sp, #28]
 8017668:	e004      	b.n	8017674 <_svfiprintf_r+0x104>
 801766a:	4252      	negs	r2, r2
 801766c:	f043 0302 	orr.w	r3, r3, #2
 8017670:	9207      	str	r2, [sp, #28]
 8017672:	9304      	str	r3, [sp, #16]
 8017674:	783b      	ldrb	r3, [r7, #0]
 8017676:	2b2e      	cmp	r3, #46	; 0x2e
 8017678:	d10c      	bne.n	8017694 <_svfiprintf_r+0x124>
 801767a:	787b      	ldrb	r3, [r7, #1]
 801767c:	2b2a      	cmp	r3, #42	; 0x2a
 801767e:	d133      	bne.n	80176e8 <_svfiprintf_r+0x178>
 8017680:	9b03      	ldr	r3, [sp, #12]
 8017682:	1d1a      	adds	r2, r3, #4
 8017684:	681b      	ldr	r3, [r3, #0]
 8017686:	9203      	str	r2, [sp, #12]
 8017688:	2b00      	cmp	r3, #0
 801768a:	bfb8      	it	lt
 801768c:	f04f 33ff 	movlt.w	r3, #4294967295
 8017690:	3702      	adds	r7, #2
 8017692:	9305      	str	r3, [sp, #20]
 8017694:	4d2e      	ldr	r5, [pc, #184]	; (8017750 <_svfiprintf_r+0x1e0>)
 8017696:	7839      	ldrb	r1, [r7, #0]
 8017698:	2203      	movs	r2, #3
 801769a:	4628      	mov	r0, r5
 801769c:	f7e8 fdc0 	bl	8000220 <memchr>
 80176a0:	b138      	cbz	r0, 80176b2 <_svfiprintf_r+0x142>
 80176a2:	2340      	movs	r3, #64	; 0x40
 80176a4:	1b40      	subs	r0, r0, r5
 80176a6:	fa03 f000 	lsl.w	r0, r3, r0
 80176aa:	9b04      	ldr	r3, [sp, #16]
 80176ac:	4303      	orrs	r3, r0
 80176ae:	3701      	adds	r7, #1
 80176b0:	9304      	str	r3, [sp, #16]
 80176b2:	7839      	ldrb	r1, [r7, #0]
 80176b4:	4827      	ldr	r0, [pc, #156]	; (8017754 <_svfiprintf_r+0x1e4>)
 80176b6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80176ba:	2206      	movs	r2, #6
 80176bc:	1c7e      	adds	r6, r7, #1
 80176be:	f7e8 fdaf 	bl	8000220 <memchr>
 80176c2:	2800      	cmp	r0, #0
 80176c4:	d038      	beq.n	8017738 <_svfiprintf_r+0x1c8>
 80176c6:	4b24      	ldr	r3, [pc, #144]	; (8017758 <_svfiprintf_r+0x1e8>)
 80176c8:	bb13      	cbnz	r3, 8017710 <_svfiprintf_r+0x1a0>
 80176ca:	9b03      	ldr	r3, [sp, #12]
 80176cc:	3307      	adds	r3, #7
 80176ce:	f023 0307 	bic.w	r3, r3, #7
 80176d2:	3308      	adds	r3, #8
 80176d4:	9303      	str	r3, [sp, #12]
 80176d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80176d8:	444b      	add	r3, r9
 80176da:	9309      	str	r3, [sp, #36]	; 0x24
 80176dc:	e76d      	b.n	80175ba <_svfiprintf_r+0x4a>
 80176de:	fb05 3202 	mla	r2, r5, r2, r3
 80176e2:	2001      	movs	r0, #1
 80176e4:	460f      	mov	r7, r1
 80176e6:	e7a6      	b.n	8017636 <_svfiprintf_r+0xc6>
 80176e8:	2300      	movs	r3, #0
 80176ea:	3701      	adds	r7, #1
 80176ec:	9305      	str	r3, [sp, #20]
 80176ee:	4619      	mov	r1, r3
 80176f0:	250a      	movs	r5, #10
 80176f2:	4638      	mov	r0, r7
 80176f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80176f8:	3a30      	subs	r2, #48	; 0x30
 80176fa:	2a09      	cmp	r2, #9
 80176fc:	d903      	bls.n	8017706 <_svfiprintf_r+0x196>
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d0c8      	beq.n	8017694 <_svfiprintf_r+0x124>
 8017702:	9105      	str	r1, [sp, #20]
 8017704:	e7c6      	b.n	8017694 <_svfiprintf_r+0x124>
 8017706:	fb05 2101 	mla	r1, r5, r1, r2
 801770a:	2301      	movs	r3, #1
 801770c:	4607      	mov	r7, r0
 801770e:	e7f0      	b.n	80176f2 <_svfiprintf_r+0x182>
 8017710:	ab03      	add	r3, sp, #12
 8017712:	9300      	str	r3, [sp, #0]
 8017714:	4622      	mov	r2, r4
 8017716:	4b11      	ldr	r3, [pc, #68]	; (801775c <_svfiprintf_r+0x1ec>)
 8017718:	a904      	add	r1, sp, #16
 801771a:	4640      	mov	r0, r8
 801771c:	f3af 8000 	nop.w
 8017720:	f1b0 3fff 	cmp.w	r0, #4294967295
 8017724:	4681      	mov	r9, r0
 8017726:	d1d6      	bne.n	80176d6 <_svfiprintf_r+0x166>
 8017728:	89a3      	ldrh	r3, [r4, #12]
 801772a:	065b      	lsls	r3, r3, #25
 801772c:	f53f af35 	bmi.w	801759a <_svfiprintf_r+0x2a>
 8017730:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017732:	b01d      	add	sp, #116	; 0x74
 8017734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017738:	ab03      	add	r3, sp, #12
 801773a:	9300      	str	r3, [sp, #0]
 801773c:	4622      	mov	r2, r4
 801773e:	4b07      	ldr	r3, [pc, #28]	; (801775c <_svfiprintf_r+0x1ec>)
 8017740:	a904      	add	r1, sp, #16
 8017742:	4640      	mov	r0, r8
 8017744:	f000 f882 	bl	801784c <_printf_i>
 8017748:	e7ea      	b.n	8017720 <_svfiprintf_r+0x1b0>
 801774a:	bf00      	nop
 801774c:	0801a098 	.word	0x0801a098
 8017750:	0801a09e 	.word	0x0801a09e
 8017754:	0801a0a2 	.word	0x0801a0a2
 8017758:	00000000 	.word	0x00000000
 801775c:	080174bd 	.word	0x080174bd

08017760 <_printf_common>:
 8017760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017764:	4691      	mov	r9, r2
 8017766:	461f      	mov	r7, r3
 8017768:	688a      	ldr	r2, [r1, #8]
 801776a:	690b      	ldr	r3, [r1, #16]
 801776c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017770:	4293      	cmp	r3, r2
 8017772:	bfb8      	it	lt
 8017774:	4613      	movlt	r3, r2
 8017776:	f8c9 3000 	str.w	r3, [r9]
 801777a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801777e:	4606      	mov	r6, r0
 8017780:	460c      	mov	r4, r1
 8017782:	b112      	cbz	r2, 801778a <_printf_common+0x2a>
 8017784:	3301      	adds	r3, #1
 8017786:	f8c9 3000 	str.w	r3, [r9]
 801778a:	6823      	ldr	r3, [r4, #0]
 801778c:	0699      	lsls	r1, r3, #26
 801778e:	bf42      	ittt	mi
 8017790:	f8d9 3000 	ldrmi.w	r3, [r9]
 8017794:	3302      	addmi	r3, #2
 8017796:	f8c9 3000 	strmi.w	r3, [r9]
 801779a:	6825      	ldr	r5, [r4, #0]
 801779c:	f015 0506 	ands.w	r5, r5, #6
 80177a0:	d107      	bne.n	80177b2 <_printf_common+0x52>
 80177a2:	f104 0a19 	add.w	sl, r4, #25
 80177a6:	68e3      	ldr	r3, [r4, #12]
 80177a8:	f8d9 2000 	ldr.w	r2, [r9]
 80177ac:	1a9b      	subs	r3, r3, r2
 80177ae:	42ab      	cmp	r3, r5
 80177b0:	dc28      	bgt.n	8017804 <_printf_common+0xa4>
 80177b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80177b6:	6822      	ldr	r2, [r4, #0]
 80177b8:	3300      	adds	r3, #0
 80177ba:	bf18      	it	ne
 80177bc:	2301      	movne	r3, #1
 80177be:	0692      	lsls	r2, r2, #26
 80177c0:	d42d      	bmi.n	801781e <_printf_common+0xbe>
 80177c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80177c6:	4639      	mov	r1, r7
 80177c8:	4630      	mov	r0, r6
 80177ca:	47c0      	blx	r8
 80177cc:	3001      	adds	r0, #1
 80177ce:	d020      	beq.n	8017812 <_printf_common+0xb2>
 80177d0:	6823      	ldr	r3, [r4, #0]
 80177d2:	68e5      	ldr	r5, [r4, #12]
 80177d4:	f8d9 2000 	ldr.w	r2, [r9]
 80177d8:	f003 0306 	and.w	r3, r3, #6
 80177dc:	2b04      	cmp	r3, #4
 80177de:	bf08      	it	eq
 80177e0:	1aad      	subeq	r5, r5, r2
 80177e2:	68a3      	ldr	r3, [r4, #8]
 80177e4:	6922      	ldr	r2, [r4, #16]
 80177e6:	bf0c      	ite	eq
 80177e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80177ec:	2500      	movne	r5, #0
 80177ee:	4293      	cmp	r3, r2
 80177f0:	bfc4      	itt	gt
 80177f2:	1a9b      	subgt	r3, r3, r2
 80177f4:	18ed      	addgt	r5, r5, r3
 80177f6:	f04f 0900 	mov.w	r9, #0
 80177fa:	341a      	adds	r4, #26
 80177fc:	454d      	cmp	r5, r9
 80177fe:	d11a      	bne.n	8017836 <_printf_common+0xd6>
 8017800:	2000      	movs	r0, #0
 8017802:	e008      	b.n	8017816 <_printf_common+0xb6>
 8017804:	2301      	movs	r3, #1
 8017806:	4652      	mov	r2, sl
 8017808:	4639      	mov	r1, r7
 801780a:	4630      	mov	r0, r6
 801780c:	47c0      	blx	r8
 801780e:	3001      	adds	r0, #1
 8017810:	d103      	bne.n	801781a <_printf_common+0xba>
 8017812:	f04f 30ff 	mov.w	r0, #4294967295
 8017816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801781a:	3501      	adds	r5, #1
 801781c:	e7c3      	b.n	80177a6 <_printf_common+0x46>
 801781e:	18e1      	adds	r1, r4, r3
 8017820:	1c5a      	adds	r2, r3, #1
 8017822:	2030      	movs	r0, #48	; 0x30
 8017824:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017828:	4422      	add	r2, r4
 801782a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801782e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017832:	3302      	adds	r3, #2
 8017834:	e7c5      	b.n	80177c2 <_printf_common+0x62>
 8017836:	2301      	movs	r3, #1
 8017838:	4622      	mov	r2, r4
 801783a:	4639      	mov	r1, r7
 801783c:	4630      	mov	r0, r6
 801783e:	47c0      	blx	r8
 8017840:	3001      	adds	r0, #1
 8017842:	d0e6      	beq.n	8017812 <_printf_common+0xb2>
 8017844:	f109 0901 	add.w	r9, r9, #1
 8017848:	e7d8      	b.n	80177fc <_printf_common+0x9c>
	...

0801784c <_printf_i>:
 801784c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017850:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8017854:	460c      	mov	r4, r1
 8017856:	7e09      	ldrb	r1, [r1, #24]
 8017858:	b085      	sub	sp, #20
 801785a:	296e      	cmp	r1, #110	; 0x6e
 801785c:	4617      	mov	r7, r2
 801785e:	4606      	mov	r6, r0
 8017860:	4698      	mov	r8, r3
 8017862:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8017864:	f000 80b3 	beq.w	80179ce <_printf_i+0x182>
 8017868:	d822      	bhi.n	80178b0 <_printf_i+0x64>
 801786a:	2963      	cmp	r1, #99	; 0x63
 801786c:	d036      	beq.n	80178dc <_printf_i+0x90>
 801786e:	d80a      	bhi.n	8017886 <_printf_i+0x3a>
 8017870:	2900      	cmp	r1, #0
 8017872:	f000 80b9 	beq.w	80179e8 <_printf_i+0x19c>
 8017876:	2958      	cmp	r1, #88	; 0x58
 8017878:	f000 8083 	beq.w	8017982 <_printf_i+0x136>
 801787c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017880:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8017884:	e032      	b.n	80178ec <_printf_i+0xa0>
 8017886:	2964      	cmp	r1, #100	; 0x64
 8017888:	d001      	beq.n	801788e <_printf_i+0x42>
 801788a:	2969      	cmp	r1, #105	; 0x69
 801788c:	d1f6      	bne.n	801787c <_printf_i+0x30>
 801788e:	6820      	ldr	r0, [r4, #0]
 8017890:	6813      	ldr	r3, [r2, #0]
 8017892:	0605      	lsls	r5, r0, #24
 8017894:	f103 0104 	add.w	r1, r3, #4
 8017898:	d52a      	bpl.n	80178f0 <_printf_i+0xa4>
 801789a:	681b      	ldr	r3, [r3, #0]
 801789c:	6011      	str	r1, [r2, #0]
 801789e:	2b00      	cmp	r3, #0
 80178a0:	da03      	bge.n	80178aa <_printf_i+0x5e>
 80178a2:	222d      	movs	r2, #45	; 0x2d
 80178a4:	425b      	negs	r3, r3
 80178a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80178aa:	486f      	ldr	r0, [pc, #444]	; (8017a68 <_printf_i+0x21c>)
 80178ac:	220a      	movs	r2, #10
 80178ae:	e039      	b.n	8017924 <_printf_i+0xd8>
 80178b0:	2973      	cmp	r1, #115	; 0x73
 80178b2:	f000 809d 	beq.w	80179f0 <_printf_i+0x1a4>
 80178b6:	d808      	bhi.n	80178ca <_printf_i+0x7e>
 80178b8:	296f      	cmp	r1, #111	; 0x6f
 80178ba:	d020      	beq.n	80178fe <_printf_i+0xb2>
 80178bc:	2970      	cmp	r1, #112	; 0x70
 80178be:	d1dd      	bne.n	801787c <_printf_i+0x30>
 80178c0:	6823      	ldr	r3, [r4, #0]
 80178c2:	f043 0320 	orr.w	r3, r3, #32
 80178c6:	6023      	str	r3, [r4, #0]
 80178c8:	e003      	b.n	80178d2 <_printf_i+0x86>
 80178ca:	2975      	cmp	r1, #117	; 0x75
 80178cc:	d017      	beq.n	80178fe <_printf_i+0xb2>
 80178ce:	2978      	cmp	r1, #120	; 0x78
 80178d0:	d1d4      	bne.n	801787c <_printf_i+0x30>
 80178d2:	2378      	movs	r3, #120	; 0x78
 80178d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80178d8:	4864      	ldr	r0, [pc, #400]	; (8017a6c <_printf_i+0x220>)
 80178da:	e055      	b.n	8017988 <_printf_i+0x13c>
 80178dc:	6813      	ldr	r3, [r2, #0]
 80178de:	1d19      	adds	r1, r3, #4
 80178e0:	681b      	ldr	r3, [r3, #0]
 80178e2:	6011      	str	r1, [r2, #0]
 80178e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80178e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80178ec:	2301      	movs	r3, #1
 80178ee:	e08c      	b.n	8017a0a <_printf_i+0x1be>
 80178f0:	681b      	ldr	r3, [r3, #0]
 80178f2:	6011      	str	r1, [r2, #0]
 80178f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80178f8:	bf18      	it	ne
 80178fa:	b21b      	sxthne	r3, r3
 80178fc:	e7cf      	b.n	801789e <_printf_i+0x52>
 80178fe:	6813      	ldr	r3, [r2, #0]
 8017900:	6825      	ldr	r5, [r4, #0]
 8017902:	1d18      	adds	r0, r3, #4
 8017904:	6010      	str	r0, [r2, #0]
 8017906:	0628      	lsls	r0, r5, #24
 8017908:	d501      	bpl.n	801790e <_printf_i+0xc2>
 801790a:	681b      	ldr	r3, [r3, #0]
 801790c:	e002      	b.n	8017914 <_printf_i+0xc8>
 801790e:	0668      	lsls	r0, r5, #25
 8017910:	d5fb      	bpl.n	801790a <_printf_i+0xbe>
 8017912:	881b      	ldrh	r3, [r3, #0]
 8017914:	4854      	ldr	r0, [pc, #336]	; (8017a68 <_printf_i+0x21c>)
 8017916:	296f      	cmp	r1, #111	; 0x6f
 8017918:	bf14      	ite	ne
 801791a:	220a      	movne	r2, #10
 801791c:	2208      	moveq	r2, #8
 801791e:	2100      	movs	r1, #0
 8017920:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017924:	6865      	ldr	r5, [r4, #4]
 8017926:	60a5      	str	r5, [r4, #8]
 8017928:	2d00      	cmp	r5, #0
 801792a:	f2c0 8095 	blt.w	8017a58 <_printf_i+0x20c>
 801792e:	6821      	ldr	r1, [r4, #0]
 8017930:	f021 0104 	bic.w	r1, r1, #4
 8017934:	6021      	str	r1, [r4, #0]
 8017936:	2b00      	cmp	r3, #0
 8017938:	d13d      	bne.n	80179b6 <_printf_i+0x16a>
 801793a:	2d00      	cmp	r5, #0
 801793c:	f040 808e 	bne.w	8017a5c <_printf_i+0x210>
 8017940:	4665      	mov	r5, ip
 8017942:	2a08      	cmp	r2, #8
 8017944:	d10b      	bne.n	801795e <_printf_i+0x112>
 8017946:	6823      	ldr	r3, [r4, #0]
 8017948:	07db      	lsls	r3, r3, #31
 801794a:	d508      	bpl.n	801795e <_printf_i+0x112>
 801794c:	6923      	ldr	r3, [r4, #16]
 801794e:	6862      	ldr	r2, [r4, #4]
 8017950:	429a      	cmp	r2, r3
 8017952:	bfde      	ittt	le
 8017954:	2330      	movle	r3, #48	; 0x30
 8017956:	f805 3c01 	strble.w	r3, [r5, #-1]
 801795a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801795e:	ebac 0305 	sub.w	r3, ip, r5
 8017962:	6123      	str	r3, [r4, #16]
 8017964:	f8cd 8000 	str.w	r8, [sp]
 8017968:	463b      	mov	r3, r7
 801796a:	aa03      	add	r2, sp, #12
 801796c:	4621      	mov	r1, r4
 801796e:	4630      	mov	r0, r6
 8017970:	f7ff fef6 	bl	8017760 <_printf_common>
 8017974:	3001      	adds	r0, #1
 8017976:	d14d      	bne.n	8017a14 <_printf_i+0x1c8>
 8017978:	f04f 30ff 	mov.w	r0, #4294967295
 801797c:	b005      	add	sp, #20
 801797e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017982:	4839      	ldr	r0, [pc, #228]	; (8017a68 <_printf_i+0x21c>)
 8017984:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8017988:	6813      	ldr	r3, [r2, #0]
 801798a:	6821      	ldr	r1, [r4, #0]
 801798c:	1d1d      	adds	r5, r3, #4
 801798e:	681b      	ldr	r3, [r3, #0]
 8017990:	6015      	str	r5, [r2, #0]
 8017992:	060a      	lsls	r2, r1, #24
 8017994:	d50b      	bpl.n	80179ae <_printf_i+0x162>
 8017996:	07ca      	lsls	r2, r1, #31
 8017998:	bf44      	itt	mi
 801799a:	f041 0120 	orrmi.w	r1, r1, #32
 801799e:	6021      	strmi	r1, [r4, #0]
 80179a0:	b91b      	cbnz	r3, 80179aa <_printf_i+0x15e>
 80179a2:	6822      	ldr	r2, [r4, #0]
 80179a4:	f022 0220 	bic.w	r2, r2, #32
 80179a8:	6022      	str	r2, [r4, #0]
 80179aa:	2210      	movs	r2, #16
 80179ac:	e7b7      	b.n	801791e <_printf_i+0xd2>
 80179ae:	064d      	lsls	r5, r1, #25
 80179b0:	bf48      	it	mi
 80179b2:	b29b      	uxthmi	r3, r3
 80179b4:	e7ef      	b.n	8017996 <_printf_i+0x14a>
 80179b6:	4665      	mov	r5, ip
 80179b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80179bc:	fb02 3311 	mls	r3, r2, r1, r3
 80179c0:	5cc3      	ldrb	r3, [r0, r3]
 80179c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80179c6:	460b      	mov	r3, r1
 80179c8:	2900      	cmp	r1, #0
 80179ca:	d1f5      	bne.n	80179b8 <_printf_i+0x16c>
 80179cc:	e7b9      	b.n	8017942 <_printf_i+0xf6>
 80179ce:	6813      	ldr	r3, [r2, #0]
 80179d0:	6825      	ldr	r5, [r4, #0]
 80179d2:	6961      	ldr	r1, [r4, #20]
 80179d4:	1d18      	adds	r0, r3, #4
 80179d6:	6010      	str	r0, [r2, #0]
 80179d8:	0628      	lsls	r0, r5, #24
 80179da:	681b      	ldr	r3, [r3, #0]
 80179dc:	d501      	bpl.n	80179e2 <_printf_i+0x196>
 80179de:	6019      	str	r1, [r3, #0]
 80179e0:	e002      	b.n	80179e8 <_printf_i+0x19c>
 80179e2:	066a      	lsls	r2, r5, #25
 80179e4:	d5fb      	bpl.n	80179de <_printf_i+0x192>
 80179e6:	8019      	strh	r1, [r3, #0]
 80179e8:	2300      	movs	r3, #0
 80179ea:	6123      	str	r3, [r4, #16]
 80179ec:	4665      	mov	r5, ip
 80179ee:	e7b9      	b.n	8017964 <_printf_i+0x118>
 80179f0:	6813      	ldr	r3, [r2, #0]
 80179f2:	1d19      	adds	r1, r3, #4
 80179f4:	6011      	str	r1, [r2, #0]
 80179f6:	681d      	ldr	r5, [r3, #0]
 80179f8:	6862      	ldr	r2, [r4, #4]
 80179fa:	2100      	movs	r1, #0
 80179fc:	4628      	mov	r0, r5
 80179fe:	f7e8 fc0f 	bl	8000220 <memchr>
 8017a02:	b108      	cbz	r0, 8017a08 <_printf_i+0x1bc>
 8017a04:	1b40      	subs	r0, r0, r5
 8017a06:	6060      	str	r0, [r4, #4]
 8017a08:	6863      	ldr	r3, [r4, #4]
 8017a0a:	6123      	str	r3, [r4, #16]
 8017a0c:	2300      	movs	r3, #0
 8017a0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017a12:	e7a7      	b.n	8017964 <_printf_i+0x118>
 8017a14:	6923      	ldr	r3, [r4, #16]
 8017a16:	462a      	mov	r2, r5
 8017a18:	4639      	mov	r1, r7
 8017a1a:	4630      	mov	r0, r6
 8017a1c:	47c0      	blx	r8
 8017a1e:	3001      	adds	r0, #1
 8017a20:	d0aa      	beq.n	8017978 <_printf_i+0x12c>
 8017a22:	6823      	ldr	r3, [r4, #0]
 8017a24:	079b      	lsls	r3, r3, #30
 8017a26:	d413      	bmi.n	8017a50 <_printf_i+0x204>
 8017a28:	68e0      	ldr	r0, [r4, #12]
 8017a2a:	9b03      	ldr	r3, [sp, #12]
 8017a2c:	4298      	cmp	r0, r3
 8017a2e:	bfb8      	it	lt
 8017a30:	4618      	movlt	r0, r3
 8017a32:	e7a3      	b.n	801797c <_printf_i+0x130>
 8017a34:	2301      	movs	r3, #1
 8017a36:	464a      	mov	r2, r9
 8017a38:	4639      	mov	r1, r7
 8017a3a:	4630      	mov	r0, r6
 8017a3c:	47c0      	blx	r8
 8017a3e:	3001      	adds	r0, #1
 8017a40:	d09a      	beq.n	8017978 <_printf_i+0x12c>
 8017a42:	3501      	adds	r5, #1
 8017a44:	68e3      	ldr	r3, [r4, #12]
 8017a46:	9a03      	ldr	r2, [sp, #12]
 8017a48:	1a9b      	subs	r3, r3, r2
 8017a4a:	42ab      	cmp	r3, r5
 8017a4c:	dcf2      	bgt.n	8017a34 <_printf_i+0x1e8>
 8017a4e:	e7eb      	b.n	8017a28 <_printf_i+0x1dc>
 8017a50:	2500      	movs	r5, #0
 8017a52:	f104 0919 	add.w	r9, r4, #25
 8017a56:	e7f5      	b.n	8017a44 <_printf_i+0x1f8>
 8017a58:	2b00      	cmp	r3, #0
 8017a5a:	d1ac      	bne.n	80179b6 <_printf_i+0x16a>
 8017a5c:	7803      	ldrb	r3, [r0, #0]
 8017a5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017a62:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017a66:	e76c      	b.n	8017942 <_printf_i+0xf6>
 8017a68:	0801a0a9 	.word	0x0801a0a9
 8017a6c:	0801a0ba 	.word	0x0801a0ba

08017a70 <__sread>:
 8017a70:	b510      	push	{r4, lr}
 8017a72:	460c      	mov	r4, r1
 8017a74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017a78:	f000 f8d4 	bl	8017c24 <_read_r>
 8017a7c:	2800      	cmp	r0, #0
 8017a7e:	bfab      	itete	ge
 8017a80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017a82:	89a3      	ldrhlt	r3, [r4, #12]
 8017a84:	181b      	addge	r3, r3, r0
 8017a86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017a8a:	bfac      	ite	ge
 8017a8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8017a8e:	81a3      	strhlt	r3, [r4, #12]
 8017a90:	bd10      	pop	{r4, pc}

08017a92 <__swrite>:
 8017a92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017a96:	461f      	mov	r7, r3
 8017a98:	898b      	ldrh	r3, [r1, #12]
 8017a9a:	05db      	lsls	r3, r3, #23
 8017a9c:	4605      	mov	r5, r0
 8017a9e:	460c      	mov	r4, r1
 8017aa0:	4616      	mov	r6, r2
 8017aa2:	d505      	bpl.n	8017ab0 <__swrite+0x1e>
 8017aa4:	2302      	movs	r3, #2
 8017aa6:	2200      	movs	r2, #0
 8017aa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017aac:	f000 f868 	bl	8017b80 <_lseek_r>
 8017ab0:	89a3      	ldrh	r3, [r4, #12]
 8017ab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017ab6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017aba:	81a3      	strh	r3, [r4, #12]
 8017abc:	4632      	mov	r2, r6
 8017abe:	463b      	mov	r3, r7
 8017ac0:	4628      	mov	r0, r5
 8017ac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017ac6:	f000 b817 	b.w	8017af8 <_write_r>

08017aca <__sseek>:
 8017aca:	b510      	push	{r4, lr}
 8017acc:	460c      	mov	r4, r1
 8017ace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017ad2:	f000 f855 	bl	8017b80 <_lseek_r>
 8017ad6:	1c43      	adds	r3, r0, #1
 8017ad8:	89a3      	ldrh	r3, [r4, #12]
 8017ada:	bf15      	itete	ne
 8017adc:	6560      	strne	r0, [r4, #84]	; 0x54
 8017ade:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017ae2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017ae6:	81a3      	strheq	r3, [r4, #12]
 8017ae8:	bf18      	it	ne
 8017aea:	81a3      	strhne	r3, [r4, #12]
 8017aec:	bd10      	pop	{r4, pc}

08017aee <__sclose>:
 8017aee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017af2:	f000 b813 	b.w	8017b1c <_close_r>
	...

08017af8 <_write_r>:
 8017af8:	b538      	push	{r3, r4, r5, lr}
 8017afa:	4c07      	ldr	r4, [pc, #28]	; (8017b18 <_write_r+0x20>)
 8017afc:	4605      	mov	r5, r0
 8017afe:	4608      	mov	r0, r1
 8017b00:	4611      	mov	r1, r2
 8017b02:	2200      	movs	r2, #0
 8017b04:	6022      	str	r2, [r4, #0]
 8017b06:	461a      	mov	r2, r3
 8017b08:	f7eb f8ed 	bl	8002ce6 <_write>
 8017b0c:	1c43      	adds	r3, r0, #1
 8017b0e:	d102      	bne.n	8017b16 <_write_r+0x1e>
 8017b10:	6823      	ldr	r3, [r4, #0]
 8017b12:	b103      	cbz	r3, 8017b16 <_write_r+0x1e>
 8017b14:	602b      	str	r3, [r5, #0]
 8017b16:	bd38      	pop	{r3, r4, r5, pc}
 8017b18:	20016ff8 	.word	0x20016ff8

08017b1c <_close_r>:
 8017b1c:	b538      	push	{r3, r4, r5, lr}
 8017b1e:	4c06      	ldr	r4, [pc, #24]	; (8017b38 <_close_r+0x1c>)
 8017b20:	2300      	movs	r3, #0
 8017b22:	4605      	mov	r5, r0
 8017b24:	4608      	mov	r0, r1
 8017b26:	6023      	str	r3, [r4, #0]
 8017b28:	f7eb f8f9 	bl	8002d1e <_close>
 8017b2c:	1c43      	adds	r3, r0, #1
 8017b2e:	d102      	bne.n	8017b36 <_close_r+0x1a>
 8017b30:	6823      	ldr	r3, [r4, #0]
 8017b32:	b103      	cbz	r3, 8017b36 <_close_r+0x1a>
 8017b34:	602b      	str	r3, [r5, #0]
 8017b36:	bd38      	pop	{r3, r4, r5, pc}
 8017b38:	20016ff8 	.word	0x20016ff8

08017b3c <_fstat_r>:
 8017b3c:	b538      	push	{r3, r4, r5, lr}
 8017b3e:	4c07      	ldr	r4, [pc, #28]	; (8017b5c <_fstat_r+0x20>)
 8017b40:	2300      	movs	r3, #0
 8017b42:	4605      	mov	r5, r0
 8017b44:	4608      	mov	r0, r1
 8017b46:	4611      	mov	r1, r2
 8017b48:	6023      	str	r3, [r4, #0]
 8017b4a:	f7eb f8f4 	bl	8002d36 <_fstat>
 8017b4e:	1c43      	adds	r3, r0, #1
 8017b50:	d102      	bne.n	8017b58 <_fstat_r+0x1c>
 8017b52:	6823      	ldr	r3, [r4, #0]
 8017b54:	b103      	cbz	r3, 8017b58 <_fstat_r+0x1c>
 8017b56:	602b      	str	r3, [r5, #0]
 8017b58:	bd38      	pop	{r3, r4, r5, pc}
 8017b5a:	bf00      	nop
 8017b5c:	20016ff8 	.word	0x20016ff8

08017b60 <_isatty_r>:
 8017b60:	b538      	push	{r3, r4, r5, lr}
 8017b62:	4c06      	ldr	r4, [pc, #24]	; (8017b7c <_isatty_r+0x1c>)
 8017b64:	2300      	movs	r3, #0
 8017b66:	4605      	mov	r5, r0
 8017b68:	4608      	mov	r0, r1
 8017b6a:	6023      	str	r3, [r4, #0]
 8017b6c:	f7eb f8f3 	bl	8002d56 <_isatty>
 8017b70:	1c43      	adds	r3, r0, #1
 8017b72:	d102      	bne.n	8017b7a <_isatty_r+0x1a>
 8017b74:	6823      	ldr	r3, [r4, #0]
 8017b76:	b103      	cbz	r3, 8017b7a <_isatty_r+0x1a>
 8017b78:	602b      	str	r3, [r5, #0]
 8017b7a:	bd38      	pop	{r3, r4, r5, pc}
 8017b7c:	20016ff8 	.word	0x20016ff8

08017b80 <_lseek_r>:
 8017b80:	b538      	push	{r3, r4, r5, lr}
 8017b82:	4c07      	ldr	r4, [pc, #28]	; (8017ba0 <_lseek_r+0x20>)
 8017b84:	4605      	mov	r5, r0
 8017b86:	4608      	mov	r0, r1
 8017b88:	4611      	mov	r1, r2
 8017b8a:	2200      	movs	r2, #0
 8017b8c:	6022      	str	r2, [r4, #0]
 8017b8e:	461a      	mov	r2, r3
 8017b90:	f7eb f8ec 	bl	8002d6c <_lseek>
 8017b94:	1c43      	adds	r3, r0, #1
 8017b96:	d102      	bne.n	8017b9e <_lseek_r+0x1e>
 8017b98:	6823      	ldr	r3, [r4, #0]
 8017b9a:	b103      	cbz	r3, 8017b9e <_lseek_r+0x1e>
 8017b9c:	602b      	str	r3, [r5, #0]
 8017b9e:	bd38      	pop	{r3, r4, r5, pc}
 8017ba0:	20016ff8 	.word	0x20016ff8

08017ba4 <memmove>:
 8017ba4:	4288      	cmp	r0, r1
 8017ba6:	b510      	push	{r4, lr}
 8017ba8:	eb01 0302 	add.w	r3, r1, r2
 8017bac:	d807      	bhi.n	8017bbe <memmove+0x1a>
 8017bae:	1e42      	subs	r2, r0, #1
 8017bb0:	4299      	cmp	r1, r3
 8017bb2:	d00a      	beq.n	8017bca <memmove+0x26>
 8017bb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017bb8:	f802 4f01 	strb.w	r4, [r2, #1]!
 8017bbc:	e7f8      	b.n	8017bb0 <memmove+0xc>
 8017bbe:	4283      	cmp	r3, r0
 8017bc0:	d9f5      	bls.n	8017bae <memmove+0xa>
 8017bc2:	1881      	adds	r1, r0, r2
 8017bc4:	1ad2      	subs	r2, r2, r3
 8017bc6:	42d3      	cmn	r3, r2
 8017bc8:	d100      	bne.n	8017bcc <memmove+0x28>
 8017bca:	bd10      	pop	{r4, pc}
 8017bcc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8017bd0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8017bd4:	e7f7      	b.n	8017bc6 <memmove+0x22>

08017bd6 <_realloc_r>:
 8017bd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017bd8:	4607      	mov	r7, r0
 8017bda:	4614      	mov	r4, r2
 8017bdc:	460e      	mov	r6, r1
 8017bde:	b921      	cbnz	r1, 8017bea <_realloc_r+0x14>
 8017be0:	4611      	mov	r1, r2
 8017be2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017be6:	f7ff b8c7 	b.w	8016d78 <_malloc_r>
 8017bea:	b922      	cbnz	r2, 8017bf6 <_realloc_r+0x20>
 8017bec:	f7ff f876 	bl	8016cdc <_free_r>
 8017bf0:	4625      	mov	r5, r4
 8017bf2:	4628      	mov	r0, r5
 8017bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017bf6:	f000 f827 	bl	8017c48 <_malloc_usable_size_r>
 8017bfa:	42a0      	cmp	r0, r4
 8017bfc:	d20f      	bcs.n	8017c1e <_realloc_r+0x48>
 8017bfe:	4621      	mov	r1, r4
 8017c00:	4638      	mov	r0, r7
 8017c02:	f7ff f8b9 	bl	8016d78 <_malloc_r>
 8017c06:	4605      	mov	r5, r0
 8017c08:	2800      	cmp	r0, #0
 8017c0a:	d0f2      	beq.n	8017bf2 <_realloc_r+0x1c>
 8017c0c:	4631      	mov	r1, r6
 8017c0e:	4622      	mov	r2, r4
 8017c10:	f7ff f850 	bl	8016cb4 <memcpy>
 8017c14:	4631      	mov	r1, r6
 8017c16:	4638      	mov	r0, r7
 8017c18:	f7ff f860 	bl	8016cdc <_free_r>
 8017c1c:	e7e9      	b.n	8017bf2 <_realloc_r+0x1c>
 8017c1e:	4635      	mov	r5, r6
 8017c20:	e7e7      	b.n	8017bf2 <_realloc_r+0x1c>
	...

08017c24 <_read_r>:
 8017c24:	b538      	push	{r3, r4, r5, lr}
 8017c26:	4c07      	ldr	r4, [pc, #28]	; (8017c44 <_read_r+0x20>)
 8017c28:	4605      	mov	r5, r0
 8017c2a:	4608      	mov	r0, r1
 8017c2c:	4611      	mov	r1, r2
 8017c2e:	2200      	movs	r2, #0
 8017c30:	6022      	str	r2, [r4, #0]
 8017c32:	461a      	mov	r2, r3
 8017c34:	f7eb f83a 	bl	8002cac <_read>
 8017c38:	1c43      	adds	r3, r0, #1
 8017c3a:	d102      	bne.n	8017c42 <_read_r+0x1e>
 8017c3c:	6823      	ldr	r3, [r4, #0]
 8017c3e:	b103      	cbz	r3, 8017c42 <_read_r+0x1e>
 8017c40:	602b      	str	r3, [r5, #0]
 8017c42:	bd38      	pop	{r3, r4, r5, pc}
 8017c44:	20016ff8 	.word	0x20016ff8

08017c48 <_malloc_usable_size_r>:
 8017c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017c4c:	1f18      	subs	r0, r3, #4
 8017c4e:	2b00      	cmp	r3, #0
 8017c50:	bfbc      	itt	lt
 8017c52:	580b      	ldrlt	r3, [r1, r0]
 8017c54:	18c0      	addlt	r0, r0, r3
 8017c56:	4770      	bx	lr

08017c58 <fmax>:
 8017c58:	b508      	push	{r3, lr}
 8017c5a:	ed2d 8b04 	vpush	{d8-d9}
 8017c5e:	eeb0 8a40 	vmov.f32	s16, s0
 8017c62:	eef0 8a60 	vmov.f32	s17, s1
 8017c66:	eeb0 9a41 	vmov.f32	s18, s2
 8017c6a:	eef0 9a61 	vmov.f32	s19, s3
 8017c6e:	f000 f841 	bl	8017cf4 <__fpclassifyd>
 8017c72:	b168      	cbz	r0, 8017c90 <fmax+0x38>
 8017c74:	eeb0 0a49 	vmov.f32	s0, s18
 8017c78:	eef0 0a69 	vmov.f32	s1, s19
 8017c7c:	f000 f83a 	bl	8017cf4 <__fpclassifyd>
 8017c80:	b150      	cbz	r0, 8017c98 <fmax+0x40>
 8017c82:	ec53 2b19 	vmov	r2, r3, d9
 8017c86:	ec51 0b18 	vmov	r0, r1, d8
 8017c8a:	f7e8 ff65 	bl	8000b58 <__aeabi_dcmpgt>
 8017c8e:	b918      	cbnz	r0, 8017c98 <fmax+0x40>
 8017c90:	eeb0 8a49 	vmov.f32	s16, s18
 8017c94:	eef0 8a69 	vmov.f32	s17, s19
 8017c98:	eeb0 0a48 	vmov.f32	s0, s16
 8017c9c:	eef0 0a68 	vmov.f32	s1, s17
 8017ca0:	ecbd 8b04 	vpop	{d8-d9}
 8017ca4:	bd08      	pop	{r3, pc}

08017ca6 <fmin>:
 8017ca6:	b508      	push	{r3, lr}
 8017ca8:	ed2d 8b04 	vpush	{d8-d9}
 8017cac:	eeb0 8a40 	vmov.f32	s16, s0
 8017cb0:	eef0 8a60 	vmov.f32	s17, s1
 8017cb4:	eeb0 9a41 	vmov.f32	s18, s2
 8017cb8:	eef0 9a61 	vmov.f32	s19, s3
 8017cbc:	f000 f81a 	bl	8017cf4 <__fpclassifyd>
 8017cc0:	b168      	cbz	r0, 8017cde <fmin+0x38>
 8017cc2:	eeb0 0a49 	vmov.f32	s0, s18
 8017cc6:	eef0 0a69 	vmov.f32	s1, s19
 8017cca:	f000 f813 	bl	8017cf4 <__fpclassifyd>
 8017cce:	b150      	cbz	r0, 8017ce6 <fmin+0x40>
 8017cd0:	ec53 2b19 	vmov	r2, r3, d9
 8017cd4:	ec51 0b18 	vmov	r0, r1, d8
 8017cd8:	f7e8 ff20 	bl	8000b1c <__aeabi_dcmplt>
 8017cdc:	b918      	cbnz	r0, 8017ce6 <fmin+0x40>
 8017cde:	eeb0 8a49 	vmov.f32	s16, s18
 8017ce2:	eef0 8a69 	vmov.f32	s17, s19
 8017ce6:	eeb0 0a48 	vmov.f32	s0, s16
 8017cea:	eef0 0a68 	vmov.f32	s1, s17
 8017cee:	ecbd 8b04 	vpop	{d8-d9}
 8017cf2:	bd08      	pop	{r3, pc}

08017cf4 <__fpclassifyd>:
 8017cf4:	ec51 0b10 	vmov	r0, r1, d0
 8017cf8:	f031 4200 	bics.w	r2, r1, #2147483648	; 0x80000000
 8017cfc:	b510      	push	{r4, lr}
 8017cfe:	460b      	mov	r3, r1
 8017d00:	d01b      	beq.n	8017d3a <__fpclassifyd+0x46>
 8017d02:	f5a1 1480 	sub.w	r4, r1, #1048576	; 0x100000
 8017d06:	490f      	ldr	r1, [pc, #60]	; (8017d44 <__fpclassifyd+0x50>)
 8017d08:	428c      	cmp	r4, r1
 8017d0a:	d910      	bls.n	8017d2e <__fpclassifyd+0x3a>
 8017d0c:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 8017d10:	490c      	ldr	r1, [pc, #48]	; (8017d44 <__fpclassifyd+0x50>)
 8017d12:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8017d16:	428b      	cmp	r3, r1
 8017d18:	d909      	bls.n	8017d2e <__fpclassifyd+0x3a>
 8017d1a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8017d1e:	d308      	bcc.n	8017d32 <__fpclassifyd+0x3e>
 8017d20:	4b09      	ldr	r3, [pc, #36]	; (8017d48 <__fpclassifyd+0x54>)
 8017d22:	429a      	cmp	r2, r3
 8017d24:	d107      	bne.n	8017d36 <__fpclassifyd+0x42>
 8017d26:	fab0 f080 	clz	r0, r0
 8017d2a:	0940      	lsrs	r0, r0, #5
 8017d2c:	bd10      	pop	{r4, pc}
 8017d2e:	2004      	movs	r0, #4
 8017d30:	e7fc      	b.n	8017d2c <__fpclassifyd+0x38>
 8017d32:	2003      	movs	r0, #3
 8017d34:	e7fa      	b.n	8017d2c <__fpclassifyd+0x38>
 8017d36:	2000      	movs	r0, #0
 8017d38:	e7f8      	b.n	8017d2c <__fpclassifyd+0x38>
 8017d3a:	2800      	cmp	r0, #0
 8017d3c:	d1e6      	bne.n	8017d0c <__fpclassifyd+0x18>
 8017d3e:	2002      	movs	r0, #2
 8017d40:	e7f4      	b.n	8017d2c <__fpclassifyd+0x38>
 8017d42:	bf00      	nop
 8017d44:	7fdfffff 	.word	0x7fdfffff
 8017d48:	7ff00000 	.word	0x7ff00000

08017d4c <pow>:
 8017d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d50:	ed2d 8b04 	vpush	{d8-d9}
 8017d54:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8018028 <pow+0x2dc>
 8017d58:	b08d      	sub	sp, #52	; 0x34
 8017d5a:	ec57 6b10 	vmov	r6, r7, d0
 8017d5e:	ec55 4b11 	vmov	r4, r5, d1
 8017d62:	f000 fb21 	bl	80183a8 <__ieee754_pow>
 8017d66:	f999 3000 	ldrsb.w	r3, [r9]
 8017d6a:	9300      	str	r3, [sp, #0]
 8017d6c:	3301      	adds	r3, #1
 8017d6e:	eeb0 8a40 	vmov.f32	s16, s0
 8017d72:	eef0 8a60 	vmov.f32	s17, s1
 8017d76:	46c8      	mov	r8, r9
 8017d78:	d05f      	beq.n	8017e3a <pow+0xee>
 8017d7a:	4622      	mov	r2, r4
 8017d7c:	462b      	mov	r3, r5
 8017d7e:	4620      	mov	r0, r4
 8017d80:	4629      	mov	r1, r5
 8017d82:	f7e8 fef3 	bl	8000b6c <__aeabi_dcmpun>
 8017d86:	4683      	mov	fp, r0
 8017d88:	2800      	cmp	r0, #0
 8017d8a:	d156      	bne.n	8017e3a <pow+0xee>
 8017d8c:	4632      	mov	r2, r6
 8017d8e:	463b      	mov	r3, r7
 8017d90:	4630      	mov	r0, r6
 8017d92:	4639      	mov	r1, r7
 8017d94:	f7e8 feea 	bl	8000b6c <__aeabi_dcmpun>
 8017d98:	9001      	str	r0, [sp, #4]
 8017d9a:	b1e8      	cbz	r0, 8017dd8 <pow+0x8c>
 8017d9c:	2200      	movs	r2, #0
 8017d9e:	2300      	movs	r3, #0
 8017da0:	4620      	mov	r0, r4
 8017da2:	4629      	mov	r1, r5
 8017da4:	f7e8 feb0 	bl	8000b08 <__aeabi_dcmpeq>
 8017da8:	2800      	cmp	r0, #0
 8017daa:	d046      	beq.n	8017e3a <pow+0xee>
 8017dac:	2301      	movs	r3, #1
 8017dae:	9302      	str	r3, [sp, #8]
 8017db0:	4b96      	ldr	r3, [pc, #600]	; (801800c <pow+0x2c0>)
 8017db2:	9303      	str	r3, [sp, #12]
 8017db4:	4b96      	ldr	r3, [pc, #600]	; (8018010 <pow+0x2c4>)
 8017db6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8017dba:	2200      	movs	r2, #0
 8017dbc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017dc0:	9b00      	ldr	r3, [sp, #0]
 8017dc2:	2b02      	cmp	r3, #2
 8017dc4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017dc8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8017dcc:	d033      	beq.n	8017e36 <pow+0xea>
 8017dce:	a802      	add	r0, sp, #8
 8017dd0:	f001 fb7c 	bl	80194cc <matherr>
 8017dd4:	bb48      	cbnz	r0, 8017e2a <pow+0xde>
 8017dd6:	e05d      	b.n	8017e94 <pow+0x148>
 8017dd8:	f04f 0a00 	mov.w	sl, #0
 8017ddc:	f04f 0b00 	mov.w	fp, #0
 8017de0:	4652      	mov	r2, sl
 8017de2:	465b      	mov	r3, fp
 8017de4:	4630      	mov	r0, r6
 8017de6:	4639      	mov	r1, r7
 8017de8:	f7e8 fe8e 	bl	8000b08 <__aeabi_dcmpeq>
 8017dec:	ec4b ab19 	vmov	d9, sl, fp
 8017df0:	2800      	cmp	r0, #0
 8017df2:	d054      	beq.n	8017e9e <pow+0x152>
 8017df4:	4652      	mov	r2, sl
 8017df6:	465b      	mov	r3, fp
 8017df8:	4620      	mov	r0, r4
 8017dfa:	4629      	mov	r1, r5
 8017dfc:	f7e8 fe84 	bl	8000b08 <__aeabi_dcmpeq>
 8017e00:	4680      	mov	r8, r0
 8017e02:	b318      	cbz	r0, 8017e4c <pow+0x100>
 8017e04:	2301      	movs	r3, #1
 8017e06:	9302      	str	r3, [sp, #8]
 8017e08:	4b80      	ldr	r3, [pc, #512]	; (801800c <pow+0x2c0>)
 8017e0a:	9303      	str	r3, [sp, #12]
 8017e0c:	9b01      	ldr	r3, [sp, #4]
 8017e0e:	930a      	str	r3, [sp, #40]	; 0x28
 8017e10:	9b00      	ldr	r3, [sp, #0]
 8017e12:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017e16:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8017e1a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8017e1e:	2b00      	cmp	r3, #0
 8017e20:	d0d5      	beq.n	8017dce <pow+0x82>
 8017e22:	4b7b      	ldr	r3, [pc, #492]	; (8018010 <pow+0x2c4>)
 8017e24:	2200      	movs	r2, #0
 8017e26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e2c:	b11b      	cbz	r3, 8017e36 <pow+0xea>
 8017e2e:	f7fe ff07 	bl	8016c40 <__errno>
 8017e32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017e34:	6003      	str	r3, [r0, #0]
 8017e36:	ed9d 8b08 	vldr	d8, [sp, #32]
 8017e3a:	eeb0 0a48 	vmov.f32	s0, s16
 8017e3e:	eef0 0a68 	vmov.f32	s1, s17
 8017e42:	b00d      	add	sp, #52	; 0x34
 8017e44:	ecbd 8b04 	vpop	{d8-d9}
 8017e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e4c:	ec45 4b10 	vmov	d0, r4, r5
 8017e50:	f001 fb34 	bl	80194bc <finite>
 8017e54:	2800      	cmp	r0, #0
 8017e56:	d0f0      	beq.n	8017e3a <pow+0xee>
 8017e58:	4652      	mov	r2, sl
 8017e5a:	465b      	mov	r3, fp
 8017e5c:	4620      	mov	r0, r4
 8017e5e:	4629      	mov	r1, r5
 8017e60:	f7e8 fe5c 	bl	8000b1c <__aeabi_dcmplt>
 8017e64:	2800      	cmp	r0, #0
 8017e66:	d0e8      	beq.n	8017e3a <pow+0xee>
 8017e68:	2301      	movs	r3, #1
 8017e6a:	9302      	str	r3, [sp, #8]
 8017e6c:	4b67      	ldr	r3, [pc, #412]	; (801800c <pow+0x2c0>)
 8017e6e:	9303      	str	r3, [sp, #12]
 8017e70:	f999 3000 	ldrsb.w	r3, [r9]
 8017e74:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8017e78:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017e7c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8017e80:	b913      	cbnz	r3, 8017e88 <pow+0x13c>
 8017e82:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8017e86:	e7a2      	b.n	8017dce <pow+0x82>
 8017e88:	4962      	ldr	r1, [pc, #392]	; (8018014 <pow+0x2c8>)
 8017e8a:	2000      	movs	r0, #0
 8017e8c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017e90:	2b02      	cmp	r3, #2
 8017e92:	d19c      	bne.n	8017dce <pow+0x82>
 8017e94:	f7fe fed4 	bl	8016c40 <__errno>
 8017e98:	2321      	movs	r3, #33	; 0x21
 8017e9a:	6003      	str	r3, [r0, #0]
 8017e9c:	e7c5      	b.n	8017e2a <pow+0xde>
 8017e9e:	eeb0 0a48 	vmov.f32	s0, s16
 8017ea2:	eef0 0a68 	vmov.f32	s1, s17
 8017ea6:	f001 fb09 	bl	80194bc <finite>
 8017eaa:	9000      	str	r0, [sp, #0]
 8017eac:	2800      	cmp	r0, #0
 8017eae:	f040 8081 	bne.w	8017fb4 <pow+0x268>
 8017eb2:	ec47 6b10 	vmov	d0, r6, r7
 8017eb6:	f001 fb01 	bl	80194bc <finite>
 8017eba:	2800      	cmp	r0, #0
 8017ebc:	d07a      	beq.n	8017fb4 <pow+0x268>
 8017ebe:	ec45 4b10 	vmov	d0, r4, r5
 8017ec2:	f001 fafb 	bl	80194bc <finite>
 8017ec6:	2800      	cmp	r0, #0
 8017ec8:	d074      	beq.n	8017fb4 <pow+0x268>
 8017eca:	ec53 2b18 	vmov	r2, r3, d8
 8017ece:	ee18 0a10 	vmov	r0, s16
 8017ed2:	4619      	mov	r1, r3
 8017ed4:	f7e8 fe4a 	bl	8000b6c <__aeabi_dcmpun>
 8017ed8:	f999 9000 	ldrsb.w	r9, [r9]
 8017edc:	4b4b      	ldr	r3, [pc, #300]	; (801800c <pow+0x2c0>)
 8017ede:	b1b0      	cbz	r0, 8017f0e <pow+0x1c2>
 8017ee0:	2201      	movs	r2, #1
 8017ee2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017ee6:	9b00      	ldr	r3, [sp, #0]
 8017ee8:	930a      	str	r3, [sp, #40]	; 0x28
 8017eea:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017eee:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8017ef2:	f1b9 0f00 	cmp.w	r9, #0
 8017ef6:	d0c4      	beq.n	8017e82 <pow+0x136>
 8017ef8:	4652      	mov	r2, sl
 8017efa:	465b      	mov	r3, fp
 8017efc:	4650      	mov	r0, sl
 8017efe:	4659      	mov	r1, fp
 8017f00:	f7e8 fcc4 	bl	800088c <__aeabi_ddiv>
 8017f04:	f1b9 0f02 	cmp.w	r9, #2
 8017f08:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8017f0c:	e7c1      	b.n	8017e92 <pow+0x146>
 8017f0e:	2203      	movs	r2, #3
 8017f10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8017f14:	900a      	str	r0, [sp, #40]	; 0x28
 8017f16:	4629      	mov	r1, r5
 8017f18:	4620      	mov	r0, r4
 8017f1a:	2200      	movs	r2, #0
 8017f1c:	4b3e      	ldr	r3, [pc, #248]	; (8018018 <pow+0x2cc>)
 8017f1e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8017f22:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017f26:	f7e8 fb87 	bl	8000638 <__aeabi_dmul>
 8017f2a:	4604      	mov	r4, r0
 8017f2c:	460d      	mov	r5, r1
 8017f2e:	f1b9 0f00 	cmp.w	r9, #0
 8017f32:	d124      	bne.n	8017f7e <pow+0x232>
 8017f34:	4b39      	ldr	r3, [pc, #228]	; (801801c <pow+0x2d0>)
 8017f36:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8017f3a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017f3e:	4630      	mov	r0, r6
 8017f40:	4652      	mov	r2, sl
 8017f42:	465b      	mov	r3, fp
 8017f44:	4639      	mov	r1, r7
 8017f46:	f7e8 fde9 	bl	8000b1c <__aeabi_dcmplt>
 8017f4a:	2800      	cmp	r0, #0
 8017f4c:	d056      	beq.n	8017ffc <pow+0x2b0>
 8017f4e:	ec45 4b10 	vmov	d0, r4, r5
 8017f52:	f001 fac5 	bl	80194e0 <rint>
 8017f56:	4622      	mov	r2, r4
 8017f58:	462b      	mov	r3, r5
 8017f5a:	ec51 0b10 	vmov	r0, r1, d0
 8017f5e:	f7e8 fdd3 	bl	8000b08 <__aeabi_dcmpeq>
 8017f62:	b920      	cbnz	r0, 8017f6e <pow+0x222>
 8017f64:	4b2e      	ldr	r3, [pc, #184]	; (8018020 <pow+0x2d4>)
 8017f66:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8017f6a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017f6e:	f998 3000 	ldrsb.w	r3, [r8]
 8017f72:	2b02      	cmp	r3, #2
 8017f74:	d142      	bne.n	8017ffc <pow+0x2b0>
 8017f76:	f7fe fe63 	bl	8016c40 <__errno>
 8017f7a:	2322      	movs	r3, #34	; 0x22
 8017f7c:	e78d      	b.n	8017e9a <pow+0x14e>
 8017f7e:	4b29      	ldr	r3, [pc, #164]	; (8018024 <pow+0x2d8>)
 8017f80:	2200      	movs	r2, #0
 8017f82:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8017f86:	4630      	mov	r0, r6
 8017f88:	4652      	mov	r2, sl
 8017f8a:	465b      	mov	r3, fp
 8017f8c:	4639      	mov	r1, r7
 8017f8e:	f7e8 fdc5 	bl	8000b1c <__aeabi_dcmplt>
 8017f92:	2800      	cmp	r0, #0
 8017f94:	d0eb      	beq.n	8017f6e <pow+0x222>
 8017f96:	ec45 4b10 	vmov	d0, r4, r5
 8017f9a:	f001 faa1 	bl	80194e0 <rint>
 8017f9e:	4622      	mov	r2, r4
 8017fa0:	462b      	mov	r3, r5
 8017fa2:	ec51 0b10 	vmov	r0, r1, d0
 8017fa6:	f7e8 fdaf 	bl	8000b08 <__aeabi_dcmpeq>
 8017faa:	2800      	cmp	r0, #0
 8017fac:	d1df      	bne.n	8017f6e <pow+0x222>
 8017fae:	2200      	movs	r2, #0
 8017fb0:	4b18      	ldr	r3, [pc, #96]	; (8018014 <pow+0x2c8>)
 8017fb2:	e7da      	b.n	8017f6a <pow+0x21e>
 8017fb4:	2200      	movs	r2, #0
 8017fb6:	2300      	movs	r3, #0
 8017fb8:	ec51 0b18 	vmov	r0, r1, d8
 8017fbc:	f7e8 fda4 	bl	8000b08 <__aeabi_dcmpeq>
 8017fc0:	2800      	cmp	r0, #0
 8017fc2:	f43f af3a 	beq.w	8017e3a <pow+0xee>
 8017fc6:	ec47 6b10 	vmov	d0, r6, r7
 8017fca:	f001 fa77 	bl	80194bc <finite>
 8017fce:	2800      	cmp	r0, #0
 8017fd0:	f43f af33 	beq.w	8017e3a <pow+0xee>
 8017fd4:	ec45 4b10 	vmov	d0, r4, r5
 8017fd8:	f001 fa70 	bl	80194bc <finite>
 8017fdc:	2800      	cmp	r0, #0
 8017fde:	f43f af2c 	beq.w	8017e3a <pow+0xee>
 8017fe2:	2304      	movs	r3, #4
 8017fe4:	9302      	str	r3, [sp, #8]
 8017fe6:	4b09      	ldr	r3, [pc, #36]	; (801800c <pow+0x2c0>)
 8017fe8:	9303      	str	r3, [sp, #12]
 8017fea:	2300      	movs	r3, #0
 8017fec:	930a      	str	r3, [sp, #40]	; 0x28
 8017fee:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8017ff2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8017ff6:	ed8d 9b08 	vstr	d9, [sp, #32]
 8017ffa:	e7b8      	b.n	8017f6e <pow+0x222>
 8017ffc:	a802      	add	r0, sp, #8
 8017ffe:	f001 fa65 	bl	80194cc <matherr>
 8018002:	2800      	cmp	r0, #0
 8018004:	f47f af11 	bne.w	8017e2a <pow+0xde>
 8018008:	e7b5      	b.n	8017f76 <pow+0x22a>
 801800a:	bf00      	nop
 801800c:	0801a0cb 	.word	0x0801a0cb
 8018010:	3ff00000 	.word	0x3ff00000
 8018014:	fff00000 	.word	0xfff00000
 8018018:	3fe00000 	.word	0x3fe00000
 801801c:	47efffff 	.word	0x47efffff
 8018020:	c7efffff 	.word	0xc7efffff
 8018024:	7ff00000 	.word	0x7ff00000
 8018028:	200001f8 	.word	0x200001f8

0801802c <sqrt>:
 801802c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018030:	ed2d 8b02 	vpush	{d8}
 8018034:	b08b      	sub	sp, #44	; 0x2c
 8018036:	ec55 4b10 	vmov	r4, r5, d0
 801803a:	f000 fec3 	bl	8018dc4 <__ieee754_sqrt>
 801803e:	4b26      	ldr	r3, [pc, #152]	; (80180d8 <sqrt+0xac>)
 8018040:	eeb0 8a40 	vmov.f32	s16, s0
 8018044:	eef0 8a60 	vmov.f32	s17, s1
 8018048:	f993 6000 	ldrsb.w	r6, [r3]
 801804c:	1c73      	adds	r3, r6, #1
 801804e:	d02a      	beq.n	80180a6 <sqrt+0x7a>
 8018050:	4622      	mov	r2, r4
 8018052:	462b      	mov	r3, r5
 8018054:	4620      	mov	r0, r4
 8018056:	4629      	mov	r1, r5
 8018058:	f7e8 fd88 	bl	8000b6c <__aeabi_dcmpun>
 801805c:	4607      	mov	r7, r0
 801805e:	bb10      	cbnz	r0, 80180a6 <sqrt+0x7a>
 8018060:	f04f 0800 	mov.w	r8, #0
 8018064:	f04f 0900 	mov.w	r9, #0
 8018068:	4642      	mov	r2, r8
 801806a:	464b      	mov	r3, r9
 801806c:	4620      	mov	r0, r4
 801806e:	4629      	mov	r1, r5
 8018070:	f7e8 fd54 	bl	8000b1c <__aeabi_dcmplt>
 8018074:	b1b8      	cbz	r0, 80180a6 <sqrt+0x7a>
 8018076:	2301      	movs	r3, #1
 8018078:	9300      	str	r3, [sp, #0]
 801807a:	4b18      	ldr	r3, [pc, #96]	; (80180dc <sqrt+0xb0>)
 801807c:	9301      	str	r3, [sp, #4]
 801807e:	9708      	str	r7, [sp, #32]
 8018080:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8018084:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8018088:	b9b6      	cbnz	r6, 80180b8 <sqrt+0x8c>
 801808a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801808e:	4668      	mov	r0, sp
 8018090:	f001 fa1c 	bl	80194cc <matherr>
 8018094:	b1d0      	cbz	r0, 80180cc <sqrt+0xa0>
 8018096:	9b08      	ldr	r3, [sp, #32]
 8018098:	b11b      	cbz	r3, 80180a2 <sqrt+0x76>
 801809a:	f7fe fdd1 	bl	8016c40 <__errno>
 801809e:	9b08      	ldr	r3, [sp, #32]
 80180a0:	6003      	str	r3, [r0, #0]
 80180a2:	ed9d 8b06 	vldr	d8, [sp, #24]
 80180a6:	eeb0 0a48 	vmov.f32	s0, s16
 80180aa:	eef0 0a68 	vmov.f32	s1, s17
 80180ae:	b00b      	add	sp, #44	; 0x2c
 80180b0:	ecbd 8b02 	vpop	{d8}
 80180b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80180b8:	4642      	mov	r2, r8
 80180ba:	464b      	mov	r3, r9
 80180bc:	4640      	mov	r0, r8
 80180be:	4649      	mov	r1, r9
 80180c0:	f7e8 fbe4 	bl	800088c <__aeabi_ddiv>
 80180c4:	2e02      	cmp	r6, #2
 80180c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80180ca:	d1e0      	bne.n	801808e <sqrt+0x62>
 80180cc:	f7fe fdb8 	bl	8016c40 <__errno>
 80180d0:	2321      	movs	r3, #33	; 0x21
 80180d2:	6003      	str	r3, [r0, #0]
 80180d4:	e7df      	b.n	8018096 <sqrt+0x6a>
 80180d6:	bf00      	nop
 80180d8:	200001f8 	.word	0x200001f8
 80180dc:	0801a0cf 	.word	0x0801a0cf

080180e0 <powf>:
 80180e0:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80180e4:	ed2d 8b04 	vpush	{d8-d9}
 80180e8:	4ca7      	ldr	r4, [pc, #668]	; (8018388 <powf+0x2a8>)
 80180ea:	b08a      	sub	sp, #40	; 0x28
 80180ec:	eef0 8a40 	vmov.f32	s17, s0
 80180f0:	eeb0 8a60 	vmov.f32	s16, s1
 80180f4:	f000 ff16 	bl	8018f24 <__ieee754_powf>
 80180f8:	f994 5000 	ldrsb.w	r5, [r4]
 80180fc:	1c6b      	adds	r3, r5, #1
 80180fe:	eeb0 9a40 	vmov.f32	s18, s0
 8018102:	4626      	mov	r6, r4
 8018104:	d05f      	beq.n	80181c6 <powf+0xe6>
 8018106:	eeb4 8a48 	vcmp.f32	s16, s16
 801810a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801810e:	d65a      	bvs.n	80181c6 <powf+0xe6>
 8018110:	eef4 8a68 	vcmp.f32	s17, s17
 8018114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018118:	d721      	bvc.n	801815e <powf+0x7e>
 801811a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801811e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018122:	d150      	bne.n	80181c6 <powf+0xe6>
 8018124:	2301      	movs	r3, #1
 8018126:	9300      	str	r3, [sp, #0]
 8018128:	4b98      	ldr	r3, [pc, #608]	; (801838c <powf+0x2ac>)
 801812a:	9301      	str	r3, [sp, #4]
 801812c:	ee18 0a90 	vmov	r0, s17
 8018130:	2300      	movs	r3, #0
 8018132:	9308      	str	r3, [sp, #32]
 8018134:	f7e8 fa28 	bl	8000588 <__aeabi_f2d>
 8018138:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801813c:	ee18 0a10 	vmov	r0, s16
 8018140:	f7e8 fa22 	bl	8000588 <__aeabi_f2d>
 8018144:	4b92      	ldr	r3, [pc, #584]	; (8018390 <powf+0x2b0>)
 8018146:	2200      	movs	r2, #0
 8018148:	2d02      	cmp	r5, #2
 801814a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801814e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8018152:	d032      	beq.n	80181ba <powf+0xda>
 8018154:	4668      	mov	r0, sp
 8018156:	f001 f9b9 	bl	80194cc <matherr>
 801815a:	bb40      	cbnz	r0, 80181ae <powf+0xce>
 801815c:	e065      	b.n	801822a <powf+0x14a>
 801815e:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8018394 <powf+0x2b4>
 8018162:	eef4 8a69 	vcmp.f32	s17, s19
 8018166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801816a:	d163      	bne.n	8018234 <powf+0x154>
 801816c:	eeb4 8a69 	vcmp.f32	s16, s19
 8018170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018174:	d12e      	bne.n	80181d4 <powf+0xf4>
 8018176:	2301      	movs	r3, #1
 8018178:	9300      	str	r3, [sp, #0]
 801817a:	4b84      	ldr	r3, [pc, #528]	; (801838c <powf+0x2ac>)
 801817c:	9301      	str	r3, [sp, #4]
 801817e:	ee18 0a90 	vmov	r0, s17
 8018182:	2300      	movs	r3, #0
 8018184:	9308      	str	r3, [sp, #32]
 8018186:	f7e8 f9ff 	bl	8000588 <__aeabi_f2d>
 801818a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801818e:	ee18 0a10 	vmov	r0, s16
 8018192:	f7e8 f9f9 	bl	8000588 <__aeabi_f2d>
 8018196:	2200      	movs	r2, #0
 8018198:	2300      	movs	r3, #0
 801819a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801819e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80181a2:	2d00      	cmp	r5, #0
 80181a4:	d0d6      	beq.n	8018154 <powf+0x74>
 80181a6:	4b7a      	ldr	r3, [pc, #488]	; (8018390 <powf+0x2b0>)
 80181a8:	2200      	movs	r2, #0
 80181aa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80181ae:	9b08      	ldr	r3, [sp, #32]
 80181b0:	b11b      	cbz	r3, 80181ba <powf+0xda>
 80181b2:	f7fe fd45 	bl	8016c40 <__errno>
 80181b6:	9b08      	ldr	r3, [sp, #32]
 80181b8:	6003      	str	r3, [r0, #0]
 80181ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80181be:	f7e8 fceb 	bl	8000b98 <__aeabi_d2f>
 80181c2:	ee09 0a10 	vmov	s18, r0
 80181c6:	eeb0 0a49 	vmov.f32	s0, s18
 80181ca:	b00a      	add	sp, #40	; 0x28
 80181cc:	ecbd 8b04 	vpop	{d8-d9}
 80181d0:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80181d4:	eeb0 0a48 	vmov.f32	s0, s16
 80181d8:	f001 fa83 	bl	80196e2 <finitef>
 80181dc:	2800      	cmp	r0, #0
 80181de:	d0f2      	beq.n	80181c6 <powf+0xe6>
 80181e0:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 80181e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80181e8:	d5ed      	bpl.n	80181c6 <powf+0xe6>
 80181ea:	2301      	movs	r3, #1
 80181ec:	9300      	str	r3, [sp, #0]
 80181ee:	4b67      	ldr	r3, [pc, #412]	; (801838c <powf+0x2ac>)
 80181f0:	9301      	str	r3, [sp, #4]
 80181f2:	ee18 0a90 	vmov	r0, s17
 80181f6:	2300      	movs	r3, #0
 80181f8:	9308      	str	r3, [sp, #32]
 80181fa:	f7e8 f9c5 	bl	8000588 <__aeabi_f2d>
 80181fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018202:	ee18 0a10 	vmov	r0, s16
 8018206:	f7e8 f9bf 	bl	8000588 <__aeabi_f2d>
 801820a:	f994 3000 	ldrsb.w	r3, [r4]
 801820e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018212:	b923      	cbnz	r3, 801821e <powf+0x13e>
 8018214:	2200      	movs	r2, #0
 8018216:	2300      	movs	r3, #0
 8018218:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801821c:	e79a      	b.n	8018154 <powf+0x74>
 801821e:	495e      	ldr	r1, [pc, #376]	; (8018398 <powf+0x2b8>)
 8018220:	2000      	movs	r0, #0
 8018222:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018226:	2b02      	cmp	r3, #2
 8018228:	d194      	bne.n	8018154 <powf+0x74>
 801822a:	f7fe fd09 	bl	8016c40 <__errno>
 801822e:	2321      	movs	r3, #33	; 0x21
 8018230:	6003      	str	r3, [r0, #0]
 8018232:	e7bc      	b.n	80181ae <powf+0xce>
 8018234:	f001 fa55 	bl	80196e2 <finitef>
 8018238:	4605      	mov	r5, r0
 801823a:	2800      	cmp	r0, #0
 801823c:	d173      	bne.n	8018326 <powf+0x246>
 801823e:	eeb0 0a68 	vmov.f32	s0, s17
 8018242:	f001 fa4e 	bl	80196e2 <finitef>
 8018246:	2800      	cmp	r0, #0
 8018248:	d06d      	beq.n	8018326 <powf+0x246>
 801824a:	eeb0 0a48 	vmov.f32	s0, s16
 801824e:	f001 fa48 	bl	80196e2 <finitef>
 8018252:	2800      	cmp	r0, #0
 8018254:	d067      	beq.n	8018326 <powf+0x246>
 8018256:	ee18 0a90 	vmov	r0, s17
 801825a:	f7e8 f995 	bl	8000588 <__aeabi_f2d>
 801825e:	4680      	mov	r8, r0
 8018260:	ee18 0a10 	vmov	r0, s16
 8018264:	4689      	mov	r9, r1
 8018266:	f7e8 f98f 	bl	8000588 <__aeabi_f2d>
 801826a:	eeb4 9a49 	vcmp.f32	s18, s18
 801826e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018272:	f994 4000 	ldrsb.w	r4, [r4]
 8018276:	4b45      	ldr	r3, [pc, #276]	; (801838c <powf+0x2ac>)
 8018278:	d713      	bvc.n	80182a2 <powf+0x1c2>
 801827a:	2201      	movs	r2, #1
 801827c:	e9cd 2300 	strd	r2, r3, [sp]
 8018280:	9508      	str	r5, [sp, #32]
 8018282:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8018286:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801828a:	2c00      	cmp	r4, #0
 801828c:	d0c2      	beq.n	8018214 <powf+0x134>
 801828e:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 8018292:	ee17 0a90 	vmov	r0, s15
 8018296:	f7e8 f977 	bl	8000588 <__aeabi_f2d>
 801829a:	2c02      	cmp	r4, #2
 801829c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80182a0:	e7c2      	b.n	8018228 <powf+0x148>
 80182a2:	2203      	movs	r2, #3
 80182a4:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80182a8:	e9cd 2300 	strd	r2, r3, [sp]
 80182ac:	9508      	str	r5, [sp, #32]
 80182ae:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80182b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80182b6:	ee28 8a27 	vmul.f32	s16, s16, s15
 80182ba:	b9fc      	cbnz	r4, 80182fc <powf+0x21c>
 80182bc:	4b37      	ldr	r3, [pc, #220]	; (801839c <powf+0x2bc>)
 80182be:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 80182c2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80182c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80182ca:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80182ce:	d553      	bpl.n	8018378 <powf+0x298>
 80182d0:	eeb0 0a48 	vmov.f32	s0, s16
 80182d4:	f001 fa16 	bl	8019704 <rintf>
 80182d8:	eeb4 0a48 	vcmp.f32	s0, s16
 80182dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80182e0:	d004      	beq.n	80182ec <powf+0x20c>
 80182e2:	4b2f      	ldr	r3, [pc, #188]	; (80183a0 <powf+0x2c0>)
 80182e4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80182e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80182ec:	f996 3000 	ldrsb.w	r3, [r6]
 80182f0:	2b02      	cmp	r3, #2
 80182f2:	d141      	bne.n	8018378 <powf+0x298>
 80182f4:	f7fe fca4 	bl	8016c40 <__errno>
 80182f8:	2322      	movs	r3, #34	; 0x22
 80182fa:	e799      	b.n	8018230 <powf+0x150>
 80182fc:	4b29      	ldr	r3, [pc, #164]	; (80183a4 <powf+0x2c4>)
 80182fe:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8018302:	2200      	movs	r2, #0
 8018304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018308:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801830c:	d5ee      	bpl.n	80182ec <powf+0x20c>
 801830e:	eeb0 0a48 	vmov.f32	s0, s16
 8018312:	f001 f9f7 	bl	8019704 <rintf>
 8018316:	eeb4 0a48 	vcmp.f32	s0, s16
 801831a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801831e:	d0e5      	beq.n	80182ec <powf+0x20c>
 8018320:	2200      	movs	r2, #0
 8018322:	4b1d      	ldr	r3, [pc, #116]	; (8018398 <powf+0x2b8>)
 8018324:	e7e0      	b.n	80182e8 <powf+0x208>
 8018326:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801832a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801832e:	f47f af4a 	bne.w	80181c6 <powf+0xe6>
 8018332:	eeb0 0a68 	vmov.f32	s0, s17
 8018336:	f001 f9d4 	bl	80196e2 <finitef>
 801833a:	2800      	cmp	r0, #0
 801833c:	f43f af43 	beq.w	80181c6 <powf+0xe6>
 8018340:	eeb0 0a48 	vmov.f32	s0, s16
 8018344:	f001 f9cd 	bl	80196e2 <finitef>
 8018348:	2800      	cmp	r0, #0
 801834a:	f43f af3c 	beq.w	80181c6 <powf+0xe6>
 801834e:	2304      	movs	r3, #4
 8018350:	9300      	str	r3, [sp, #0]
 8018352:	4b0e      	ldr	r3, [pc, #56]	; (801838c <powf+0x2ac>)
 8018354:	9301      	str	r3, [sp, #4]
 8018356:	ee18 0a90 	vmov	r0, s17
 801835a:	2300      	movs	r3, #0
 801835c:	9308      	str	r3, [sp, #32]
 801835e:	f7e8 f913 	bl	8000588 <__aeabi_f2d>
 8018362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018366:	ee18 0a10 	vmov	r0, s16
 801836a:	f7e8 f90d 	bl	8000588 <__aeabi_f2d>
 801836e:	2200      	movs	r2, #0
 8018370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018374:	2300      	movs	r3, #0
 8018376:	e7b7      	b.n	80182e8 <powf+0x208>
 8018378:	4668      	mov	r0, sp
 801837a:	f001 f8a7 	bl	80194cc <matherr>
 801837e:	2800      	cmp	r0, #0
 8018380:	f47f af15 	bne.w	80181ae <powf+0xce>
 8018384:	e7b6      	b.n	80182f4 <powf+0x214>
 8018386:	bf00      	nop
 8018388:	200001f8 	.word	0x200001f8
 801838c:	0801a0d4 	.word	0x0801a0d4
 8018390:	3ff00000 	.word	0x3ff00000
 8018394:	00000000 	.word	0x00000000
 8018398:	fff00000 	.word	0xfff00000
 801839c:	47efffff 	.word	0x47efffff
 80183a0:	c7efffff 	.word	0xc7efffff
 80183a4:	7ff00000 	.word	0x7ff00000

080183a8 <__ieee754_pow>:
 80183a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80183ac:	b091      	sub	sp, #68	; 0x44
 80183ae:	ed8d 1b00 	vstr	d1, [sp]
 80183b2:	e9dd 2900 	ldrd	r2, r9, [sp]
 80183b6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80183ba:	ea58 0302 	orrs.w	r3, r8, r2
 80183be:	ec57 6b10 	vmov	r6, r7, d0
 80183c2:	f000 84be 	beq.w	8018d42 <__ieee754_pow+0x99a>
 80183c6:	4b7a      	ldr	r3, [pc, #488]	; (80185b0 <__ieee754_pow+0x208>)
 80183c8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80183cc:	429c      	cmp	r4, r3
 80183ce:	463d      	mov	r5, r7
 80183d0:	ee10 aa10 	vmov	sl, s0
 80183d4:	dc09      	bgt.n	80183ea <__ieee754_pow+0x42>
 80183d6:	d103      	bne.n	80183e0 <__ieee754_pow+0x38>
 80183d8:	b93e      	cbnz	r6, 80183ea <__ieee754_pow+0x42>
 80183da:	45a0      	cmp	r8, r4
 80183dc:	dc0d      	bgt.n	80183fa <__ieee754_pow+0x52>
 80183de:	e001      	b.n	80183e4 <__ieee754_pow+0x3c>
 80183e0:	4598      	cmp	r8, r3
 80183e2:	dc02      	bgt.n	80183ea <__ieee754_pow+0x42>
 80183e4:	4598      	cmp	r8, r3
 80183e6:	d10e      	bne.n	8018406 <__ieee754_pow+0x5e>
 80183e8:	b16a      	cbz	r2, 8018406 <__ieee754_pow+0x5e>
 80183ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80183ee:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80183f2:	ea54 030a 	orrs.w	r3, r4, sl
 80183f6:	f000 84a4 	beq.w	8018d42 <__ieee754_pow+0x99a>
 80183fa:	486e      	ldr	r0, [pc, #440]	; (80185b4 <__ieee754_pow+0x20c>)
 80183fc:	b011      	add	sp, #68	; 0x44
 80183fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018402:	f001 b865 	b.w	80194d0 <nan>
 8018406:	2d00      	cmp	r5, #0
 8018408:	da53      	bge.n	80184b2 <__ieee754_pow+0x10a>
 801840a:	4b6b      	ldr	r3, [pc, #428]	; (80185b8 <__ieee754_pow+0x210>)
 801840c:	4598      	cmp	r8, r3
 801840e:	dc4d      	bgt.n	80184ac <__ieee754_pow+0x104>
 8018410:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8018414:	4598      	cmp	r8, r3
 8018416:	dd4c      	ble.n	80184b2 <__ieee754_pow+0x10a>
 8018418:	ea4f 5328 	mov.w	r3, r8, asr #20
 801841c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8018420:	2b14      	cmp	r3, #20
 8018422:	dd26      	ble.n	8018472 <__ieee754_pow+0xca>
 8018424:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8018428:	fa22 f103 	lsr.w	r1, r2, r3
 801842c:	fa01 f303 	lsl.w	r3, r1, r3
 8018430:	4293      	cmp	r3, r2
 8018432:	d13e      	bne.n	80184b2 <__ieee754_pow+0x10a>
 8018434:	f001 0101 	and.w	r1, r1, #1
 8018438:	f1c1 0b02 	rsb	fp, r1, #2
 801843c:	2a00      	cmp	r2, #0
 801843e:	d15b      	bne.n	80184f8 <__ieee754_pow+0x150>
 8018440:	4b5b      	ldr	r3, [pc, #364]	; (80185b0 <__ieee754_pow+0x208>)
 8018442:	4598      	cmp	r8, r3
 8018444:	d124      	bne.n	8018490 <__ieee754_pow+0xe8>
 8018446:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801844a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801844e:	ea53 030a 	orrs.w	r3, r3, sl
 8018452:	f000 8476 	beq.w	8018d42 <__ieee754_pow+0x99a>
 8018456:	4b59      	ldr	r3, [pc, #356]	; (80185bc <__ieee754_pow+0x214>)
 8018458:	429c      	cmp	r4, r3
 801845a:	dd2d      	ble.n	80184b8 <__ieee754_pow+0x110>
 801845c:	f1b9 0f00 	cmp.w	r9, #0
 8018460:	f280 8473 	bge.w	8018d4a <__ieee754_pow+0x9a2>
 8018464:	2000      	movs	r0, #0
 8018466:	2100      	movs	r1, #0
 8018468:	ec41 0b10 	vmov	d0, r0, r1
 801846c:	b011      	add	sp, #68	; 0x44
 801846e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018472:	2a00      	cmp	r2, #0
 8018474:	d13e      	bne.n	80184f4 <__ieee754_pow+0x14c>
 8018476:	f1c3 0314 	rsb	r3, r3, #20
 801847a:	fa48 f103 	asr.w	r1, r8, r3
 801847e:	fa01 f303 	lsl.w	r3, r1, r3
 8018482:	4543      	cmp	r3, r8
 8018484:	f040 8469 	bne.w	8018d5a <__ieee754_pow+0x9b2>
 8018488:	f001 0101 	and.w	r1, r1, #1
 801848c:	f1c1 0b02 	rsb	fp, r1, #2
 8018490:	4b4b      	ldr	r3, [pc, #300]	; (80185c0 <__ieee754_pow+0x218>)
 8018492:	4598      	cmp	r8, r3
 8018494:	d118      	bne.n	80184c8 <__ieee754_pow+0x120>
 8018496:	f1b9 0f00 	cmp.w	r9, #0
 801849a:	f280 845a 	bge.w	8018d52 <__ieee754_pow+0x9aa>
 801849e:	4948      	ldr	r1, [pc, #288]	; (80185c0 <__ieee754_pow+0x218>)
 80184a0:	4632      	mov	r2, r6
 80184a2:	463b      	mov	r3, r7
 80184a4:	2000      	movs	r0, #0
 80184a6:	f7e8 f9f1 	bl	800088c <__aeabi_ddiv>
 80184aa:	e7dd      	b.n	8018468 <__ieee754_pow+0xc0>
 80184ac:	f04f 0b02 	mov.w	fp, #2
 80184b0:	e7c4      	b.n	801843c <__ieee754_pow+0x94>
 80184b2:	f04f 0b00 	mov.w	fp, #0
 80184b6:	e7c1      	b.n	801843c <__ieee754_pow+0x94>
 80184b8:	f1b9 0f00 	cmp.w	r9, #0
 80184bc:	dad2      	bge.n	8018464 <__ieee754_pow+0xbc>
 80184be:	e9dd 0300 	ldrd	r0, r3, [sp]
 80184c2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80184c6:	e7cf      	b.n	8018468 <__ieee754_pow+0xc0>
 80184c8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80184cc:	d106      	bne.n	80184dc <__ieee754_pow+0x134>
 80184ce:	4632      	mov	r2, r6
 80184d0:	463b      	mov	r3, r7
 80184d2:	4610      	mov	r0, r2
 80184d4:	4619      	mov	r1, r3
 80184d6:	f7e8 f8af 	bl	8000638 <__aeabi_dmul>
 80184da:	e7c5      	b.n	8018468 <__ieee754_pow+0xc0>
 80184dc:	4b39      	ldr	r3, [pc, #228]	; (80185c4 <__ieee754_pow+0x21c>)
 80184de:	4599      	cmp	r9, r3
 80184e0:	d10a      	bne.n	80184f8 <__ieee754_pow+0x150>
 80184e2:	2d00      	cmp	r5, #0
 80184e4:	db08      	blt.n	80184f8 <__ieee754_pow+0x150>
 80184e6:	ec47 6b10 	vmov	d0, r6, r7
 80184ea:	b011      	add	sp, #68	; 0x44
 80184ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184f0:	f000 bc68 	b.w	8018dc4 <__ieee754_sqrt>
 80184f4:	f04f 0b00 	mov.w	fp, #0
 80184f8:	ec47 6b10 	vmov	d0, r6, r7
 80184fc:	f000 ffd5 	bl	80194aa <fabs>
 8018500:	ec51 0b10 	vmov	r0, r1, d0
 8018504:	f1ba 0f00 	cmp.w	sl, #0
 8018508:	d127      	bne.n	801855a <__ieee754_pow+0x1b2>
 801850a:	b124      	cbz	r4, 8018516 <__ieee754_pow+0x16e>
 801850c:	4b2c      	ldr	r3, [pc, #176]	; (80185c0 <__ieee754_pow+0x218>)
 801850e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8018512:	429a      	cmp	r2, r3
 8018514:	d121      	bne.n	801855a <__ieee754_pow+0x1b2>
 8018516:	f1b9 0f00 	cmp.w	r9, #0
 801851a:	da05      	bge.n	8018528 <__ieee754_pow+0x180>
 801851c:	4602      	mov	r2, r0
 801851e:	460b      	mov	r3, r1
 8018520:	2000      	movs	r0, #0
 8018522:	4927      	ldr	r1, [pc, #156]	; (80185c0 <__ieee754_pow+0x218>)
 8018524:	f7e8 f9b2 	bl	800088c <__aeabi_ddiv>
 8018528:	2d00      	cmp	r5, #0
 801852a:	da9d      	bge.n	8018468 <__ieee754_pow+0xc0>
 801852c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8018530:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8018534:	ea54 030b 	orrs.w	r3, r4, fp
 8018538:	d108      	bne.n	801854c <__ieee754_pow+0x1a4>
 801853a:	4602      	mov	r2, r0
 801853c:	460b      	mov	r3, r1
 801853e:	4610      	mov	r0, r2
 8018540:	4619      	mov	r1, r3
 8018542:	f7e7 fec1 	bl	80002c8 <__aeabi_dsub>
 8018546:	4602      	mov	r2, r0
 8018548:	460b      	mov	r3, r1
 801854a:	e7ac      	b.n	80184a6 <__ieee754_pow+0xfe>
 801854c:	f1bb 0f01 	cmp.w	fp, #1
 8018550:	d18a      	bne.n	8018468 <__ieee754_pow+0xc0>
 8018552:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018556:	4619      	mov	r1, r3
 8018558:	e786      	b.n	8018468 <__ieee754_pow+0xc0>
 801855a:	0fed      	lsrs	r5, r5, #31
 801855c:	1e6b      	subs	r3, r5, #1
 801855e:	930d      	str	r3, [sp, #52]	; 0x34
 8018560:	ea5b 0303 	orrs.w	r3, fp, r3
 8018564:	d102      	bne.n	801856c <__ieee754_pow+0x1c4>
 8018566:	4632      	mov	r2, r6
 8018568:	463b      	mov	r3, r7
 801856a:	e7e8      	b.n	801853e <__ieee754_pow+0x196>
 801856c:	4b16      	ldr	r3, [pc, #88]	; (80185c8 <__ieee754_pow+0x220>)
 801856e:	4598      	cmp	r8, r3
 8018570:	f340 80fe 	ble.w	8018770 <__ieee754_pow+0x3c8>
 8018574:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8018578:	4598      	cmp	r8, r3
 801857a:	dd0a      	ble.n	8018592 <__ieee754_pow+0x1ea>
 801857c:	4b0f      	ldr	r3, [pc, #60]	; (80185bc <__ieee754_pow+0x214>)
 801857e:	429c      	cmp	r4, r3
 8018580:	dc0d      	bgt.n	801859e <__ieee754_pow+0x1f6>
 8018582:	f1b9 0f00 	cmp.w	r9, #0
 8018586:	f6bf af6d 	bge.w	8018464 <__ieee754_pow+0xbc>
 801858a:	a307      	add	r3, pc, #28	; (adr r3, 80185a8 <__ieee754_pow+0x200>)
 801858c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018590:	e79f      	b.n	80184d2 <__ieee754_pow+0x12a>
 8018592:	4b0e      	ldr	r3, [pc, #56]	; (80185cc <__ieee754_pow+0x224>)
 8018594:	429c      	cmp	r4, r3
 8018596:	ddf4      	ble.n	8018582 <__ieee754_pow+0x1da>
 8018598:	4b09      	ldr	r3, [pc, #36]	; (80185c0 <__ieee754_pow+0x218>)
 801859a:	429c      	cmp	r4, r3
 801859c:	dd18      	ble.n	80185d0 <__ieee754_pow+0x228>
 801859e:	f1b9 0f00 	cmp.w	r9, #0
 80185a2:	dcf2      	bgt.n	801858a <__ieee754_pow+0x1e2>
 80185a4:	e75e      	b.n	8018464 <__ieee754_pow+0xbc>
 80185a6:	bf00      	nop
 80185a8:	8800759c 	.word	0x8800759c
 80185ac:	7e37e43c 	.word	0x7e37e43c
 80185b0:	7ff00000 	.word	0x7ff00000
 80185b4:	0801a09d 	.word	0x0801a09d
 80185b8:	433fffff 	.word	0x433fffff
 80185bc:	3fefffff 	.word	0x3fefffff
 80185c0:	3ff00000 	.word	0x3ff00000
 80185c4:	3fe00000 	.word	0x3fe00000
 80185c8:	41e00000 	.word	0x41e00000
 80185cc:	3feffffe 	.word	0x3feffffe
 80185d0:	2200      	movs	r2, #0
 80185d2:	4b63      	ldr	r3, [pc, #396]	; (8018760 <__ieee754_pow+0x3b8>)
 80185d4:	f7e7 fe78 	bl	80002c8 <__aeabi_dsub>
 80185d8:	a355      	add	r3, pc, #340	; (adr r3, 8018730 <__ieee754_pow+0x388>)
 80185da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185de:	4604      	mov	r4, r0
 80185e0:	460d      	mov	r5, r1
 80185e2:	f7e8 f829 	bl	8000638 <__aeabi_dmul>
 80185e6:	a354      	add	r3, pc, #336	; (adr r3, 8018738 <__ieee754_pow+0x390>)
 80185e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80185ec:	4606      	mov	r6, r0
 80185ee:	460f      	mov	r7, r1
 80185f0:	4620      	mov	r0, r4
 80185f2:	4629      	mov	r1, r5
 80185f4:	f7e8 f820 	bl	8000638 <__aeabi_dmul>
 80185f8:	2200      	movs	r2, #0
 80185fa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80185fe:	4b59      	ldr	r3, [pc, #356]	; (8018764 <__ieee754_pow+0x3bc>)
 8018600:	4620      	mov	r0, r4
 8018602:	4629      	mov	r1, r5
 8018604:	f7e8 f818 	bl	8000638 <__aeabi_dmul>
 8018608:	4602      	mov	r2, r0
 801860a:	460b      	mov	r3, r1
 801860c:	a14c      	add	r1, pc, #304	; (adr r1, 8018740 <__ieee754_pow+0x398>)
 801860e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018612:	f7e7 fe59 	bl	80002c8 <__aeabi_dsub>
 8018616:	4622      	mov	r2, r4
 8018618:	462b      	mov	r3, r5
 801861a:	f7e8 f80d 	bl	8000638 <__aeabi_dmul>
 801861e:	4602      	mov	r2, r0
 8018620:	460b      	mov	r3, r1
 8018622:	2000      	movs	r0, #0
 8018624:	4950      	ldr	r1, [pc, #320]	; (8018768 <__ieee754_pow+0x3c0>)
 8018626:	f7e7 fe4f 	bl	80002c8 <__aeabi_dsub>
 801862a:	4622      	mov	r2, r4
 801862c:	462b      	mov	r3, r5
 801862e:	4680      	mov	r8, r0
 8018630:	4689      	mov	r9, r1
 8018632:	4620      	mov	r0, r4
 8018634:	4629      	mov	r1, r5
 8018636:	f7e7 ffff 	bl	8000638 <__aeabi_dmul>
 801863a:	4602      	mov	r2, r0
 801863c:	460b      	mov	r3, r1
 801863e:	4640      	mov	r0, r8
 8018640:	4649      	mov	r1, r9
 8018642:	f7e7 fff9 	bl	8000638 <__aeabi_dmul>
 8018646:	a340      	add	r3, pc, #256	; (adr r3, 8018748 <__ieee754_pow+0x3a0>)
 8018648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801864c:	f7e7 fff4 	bl	8000638 <__aeabi_dmul>
 8018650:	4602      	mov	r2, r0
 8018652:	460b      	mov	r3, r1
 8018654:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018658:	f7e7 fe36 	bl	80002c8 <__aeabi_dsub>
 801865c:	4602      	mov	r2, r0
 801865e:	460b      	mov	r3, r1
 8018660:	4604      	mov	r4, r0
 8018662:	460d      	mov	r5, r1
 8018664:	4630      	mov	r0, r6
 8018666:	4639      	mov	r1, r7
 8018668:	f7e7 fe30 	bl	80002cc <__adddf3>
 801866c:	2000      	movs	r0, #0
 801866e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018672:	4632      	mov	r2, r6
 8018674:	463b      	mov	r3, r7
 8018676:	f7e7 fe27 	bl	80002c8 <__aeabi_dsub>
 801867a:	4602      	mov	r2, r0
 801867c:	460b      	mov	r3, r1
 801867e:	4620      	mov	r0, r4
 8018680:	4629      	mov	r1, r5
 8018682:	f7e7 fe21 	bl	80002c8 <__aeabi_dsub>
 8018686:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8018688:	f10b 33ff 	add.w	r3, fp, #4294967295
 801868c:	4313      	orrs	r3, r2
 801868e:	4606      	mov	r6, r0
 8018690:	460f      	mov	r7, r1
 8018692:	f040 81eb 	bne.w	8018a6c <__ieee754_pow+0x6c4>
 8018696:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8018750 <__ieee754_pow+0x3a8>
 801869a:	e9dd 4500 	ldrd	r4, r5, [sp]
 801869e:	2400      	movs	r4, #0
 80186a0:	4622      	mov	r2, r4
 80186a2:	462b      	mov	r3, r5
 80186a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80186a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80186ac:	f7e7 fe0c 	bl	80002c8 <__aeabi_dsub>
 80186b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80186b4:	f7e7 ffc0 	bl	8000638 <__aeabi_dmul>
 80186b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80186bc:	4680      	mov	r8, r0
 80186be:	4689      	mov	r9, r1
 80186c0:	4630      	mov	r0, r6
 80186c2:	4639      	mov	r1, r7
 80186c4:	f7e7 ffb8 	bl	8000638 <__aeabi_dmul>
 80186c8:	4602      	mov	r2, r0
 80186ca:	460b      	mov	r3, r1
 80186cc:	4640      	mov	r0, r8
 80186ce:	4649      	mov	r1, r9
 80186d0:	f7e7 fdfc 	bl	80002cc <__adddf3>
 80186d4:	4622      	mov	r2, r4
 80186d6:	462b      	mov	r3, r5
 80186d8:	4680      	mov	r8, r0
 80186da:	4689      	mov	r9, r1
 80186dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80186e0:	f7e7 ffaa 	bl	8000638 <__aeabi_dmul>
 80186e4:	460b      	mov	r3, r1
 80186e6:	4604      	mov	r4, r0
 80186e8:	460d      	mov	r5, r1
 80186ea:	4602      	mov	r2, r0
 80186ec:	4649      	mov	r1, r9
 80186ee:	4640      	mov	r0, r8
 80186f0:	e9cd 4500 	strd	r4, r5, [sp]
 80186f4:	f7e7 fdea 	bl	80002cc <__adddf3>
 80186f8:	4b1c      	ldr	r3, [pc, #112]	; (801876c <__ieee754_pow+0x3c4>)
 80186fa:	4299      	cmp	r1, r3
 80186fc:	4606      	mov	r6, r0
 80186fe:	460f      	mov	r7, r1
 8018700:	468b      	mov	fp, r1
 8018702:	f340 82f7 	ble.w	8018cf4 <__ieee754_pow+0x94c>
 8018706:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801870a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801870e:	4303      	orrs	r3, r0
 8018710:	f000 81ea 	beq.w	8018ae8 <__ieee754_pow+0x740>
 8018714:	a310      	add	r3, pc, #64	; (adr r3, 8018758 <__ieee754_pow+0x3b0>)
 8018716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801871a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801871e:	f7e7 ff8b 	bl	8000638 <__aeabi_dmul>
 8018722:	a30d      	add	r3, pc, #52	; (adr r3, 8018758 <__ieee754_pow+0x3b0>)
 8018724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018728:	e6d5      	b.n	80184d6 <__ieee754_pow+0x12e>
 801872a:	bf00      	nop
 801872c:	f3af 8000 	nop.w
 8018730:	60000000 	.word	0x60000000
 8018734:	3ff71547 	.word	0x3ff71547
 8018738:	f85ddf44 	.word	0xf85ddf44
 801873c:	3e54ae0b 	.word	0x3e54ae0b
 8018740:	55555555 	.word	0x55555555
 8018744:	3fd55555 	.word	0x3fd55555
 8018748:	652b82fe 	.word	0x652b82fe
 801874c:	3ff71547 	.word	0x3ff71547
 8018750:	00000000 	.word	0x00000000
 8018754:	bff00000 	.word	0xbff00000
 8018758:	8800759c 	.word	0x8800759c
 801875c:	7e37e43c 	.word	0x7e37e43c
 8018760:	3ff00000 	.word	0x3ff00000
 8018764:	3fd00000 	.word	0x3fd00000
 8018768:	3fe00000 	.word	0x3fe00000
 801876c:	408fffff 	.word	0x408fffff
 8018770:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8018774:	f04f 0200 	mov.w	r2, #0
 8018778:	da05      	bge.n	8018786 <__ieee754_pow+0x3de>
 801877a:	4bd3      	ldr	r3, [pc, #844]	; (8018ac8 <__ieee754_pow+0x720>)
 801877c:	f7e7 ff5c 	bl	8000638 <__aeabi_dmul>
 8018780:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8018784:	460c      	mov	r4, r1
 8018786:	1523      	asrs	r3, r4, #20
 8018788:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801878c:	4413      	add	r3, r2
 801878e:	9309      	str	r3, [sp, #36]	; 0x24
 8018790:	4bce      	ldr	r3, [pc, #824]	; (8018acc <__ieee754_pow+0x724>)
 8018792:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8018796:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801879a:	429c      	cmp	r4, r3
 801879c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80187a0:	dd08      	ble.n	80187b4 <__ieee754_pow+0x40c>
 80187a2:	4bcb      	ldr	r3, [pc, #812]	; (8018ad0 <__ieee754_pow+0x728>)
 80187a4:	429c      	cmp	r4, r3
 80187a6:	f340 815e 	ble.w	8018a66 <__ieee754_pow+0x6be>
 80187aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80187ac:	3301      	adds	r3, #1
 80187ae:	9309      	str	r3, [sp, #36]	; 0x24
 80187b0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80187b4:	f04f 0a00 	mov.w	sl, #0
 80187b8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80187bc:	930c      	str	r3, [sp, #48]	; 0x30
 80187be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80187c0:	4bc4      	ldr	r3, [pc, #784]	; (8018ad4 <__ieee754_pow+0x72c>)
 80187c2:	4413      	add	r3, r2
 80187c4:	ed93 7b00 	vldr	d7, [r3]
 80187c8:	4629      	mov	r1, r5
 80187ca:	ec53 2b17 	vmov	r2, r3, d7
 80187ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80187d2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80187d6:	f7e7 fd77 	bl	80002c8 <__aeabi_dsub>
 80187da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80187de:	4606      	mov	r6, r0
 80187e0:	460f      	mov	r7, r1
 80187e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80187e6:	f7e7 fd71 	bl	80002cc <__adddf3>
 80187ea:	4602      	mov	r2, r0
 80187ec:	460b      	mov	r3, r1
 80187ee:	2000      	movs	r0, #0
 80187f0:	49b9      	ldr	r1, [pc, #740]	; (8018ad8 <__ieee754_pow+0x730>)
 80187f2:	f7e8 f84b 	bl	800088c <__aeabi_ddiv>
 80187f6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80187fa:	4602      	mov	r2, r0
 80187fc:	460b      	mov	r3, r1
 80187fe:	4630      	mov	r0, r6
 8018800:	4639      	mov	r1, r7
 8018802:	f7e7 ff19 	bl	8000638 <__aeabi_dmul>
 8018806:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801880a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 801880e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8018812:	2300      	movs	r3, #0
 8018814:	9302      	str	r3, [sp, #8]
 8018816:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801881a:	106d      	asrs	r5, r5, #1
 801881c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8018820:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8018824:	2200      	movs	r2, #0
 8018826:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801882a:	4640      	mov	r0, r8
 801882c:	4649      	mov	r1, r9
 801882e:	4614      	mov	r4, r2
 8018830:	461d      	mov	r5, r3
 8018832:	f7e7 ff01 	bl	8000638 <__aeabi_dmul>
 8018836:	4602      	mov	r2, r0
 8018838:	460b      	mov	r3, r1
 801883a:	4630      	mov	r0, r6
 801883c:	4639      	mov	r1, r7
 801883e:	f7e7 fd43 	bl	80002c8 <__aeabi_dsub>
 8018842:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018846:	4606      	mov	r6, r0
 8018848:	460f      	mov	r7, r1
 801884a:	4620      	mov	r0, r4
 801884c:	4629      	mov	r1, r5
 801884e:	f7e7 fd3b 	bl	80002c8 <__aeabi_dsub>
 8018852:	4602      	mov	r2, r0
 8018854:	460b      	mov	r3, r1
 8018856:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801885a:	f7e7 fd35 	bl	80002c8 <__aeabi_dsub>
 801885e:	4642      	mov	r2, r8
 8018860:	464b      	mov	r3, r9
 8018862:	f7e7 fee9 	bl	8000638 <__aeabi_dmul>
 8018866:	4602      	mov	r2, r0
 8018868:	460b      	mov	r3, r1
 801886a:	4630      	mov	r0, r6
 801886c:	4639      	mov	r1, r7
 801886e:	f7e7 fd2b 	bl	80002c8 <__aeabi_dsub>
 8018872:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8018876:	f7e7 fedf 	bl	8000638 <__aeabi_dmul>
 801887a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801887e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018882:	4610      	mov	r0, r2
 8018884:	4619      	mov	r1, r3
 8018886:	f7e7 fed7 	bl	8000638 <__aeabi_dmul>
 801888a:	a37b      	add	r3, pc, #492	; (adr r3, 8018a78 <__ieee754_pow+0x6d0>)
 801888c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018890:	4604      	mov	r4, r0
 8018892:	460d      	mov	r5, r1
 8018894:	f7e7 fed0 	bl	8000638 <__aeabi_dmul>
 8018898:	a379      	add	r3, pc, #484	; (adr r3, 8018a80 <__ieee754_pow+0x6d8>)
 801889a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801889e:	f7e7 fd15 	bl	80002cc <__adddf3>
 80188a2:	4622      	mov	r2, r4
 80188a4:	462b      	mov	r3, r5
 80188a6:	f7e7 fec7 	bl	8000638 <__aeabi_dmul>
 80188aa:	a377      	add	r3, pc, #476	; (adr r3, 8018a88 <__ieee754_pow+0x6e0>)
 80188ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188b0:	f7e7 fd0c 	bl	80002cc <__adddf3>
 80188b4:	4622      	mov	r2, r4
 80188b6:	462b      	mov	r3, r5
 80188b8:	f7e7 febe 	bl	8000638 <__aeabi_dmul>
 80188bc:	a374      	add	r3, pc, #464	; (adr r3, 8018a90 <__ieee754_pow+0x6e8>)
 80188be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188c2:	f7e7 fd03 	bl	80002cc <__adddf3>
 80188c6:	4622      	mov	r2, r4
 80188c8:	462b      	mov	r3, r5
 80188ca:	f7e7 feb5 	bl	8000638 <__aeabi_dmul>
 80188ce:	a372      	add	r3, pc, #456	; (adr r3, 8018a98 <__ieee754_pow+0x6f0>)
 80188d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188d4:	f7e7 fcfa 	bl	80002cc <__adddf3>
 80188d8:	4622      	mov	r2, r4
 80188da:	462b      	mov	r3, r5
 80188dc:	f7e7 feac 	bl	8000638 <__aeabi_dmul>
 80188e0:	a36f      	add	r3, pc, #444	; (adr r3, 8018aa0 <__ieee754_pow+0x6f8>)
 80188e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188e6:	f7e7 fcf1 	bl	80002cc <__adddf3>
 80188ea:	4622      	mov	r2, r4
 80188ec:	4606      	mov	r6, r0
 80188ee:	460f      	mov	r7, r1
 80188f0:	462b      	mov	r3, r5
 80188f2:	4620      	mov	r0, r4
 80188f4:	4629      	mov	r1, r5
 80188f6:	f7e7 fe9f 	bl	8000638 <__aeabi_dmul>
 80188fa:	4602      	mov	r2, r0
 80188fc:	460b      	mov	r3, r1
 80188fe:	4630      	mov	r0, r6
 8018900:	4639      	mov	r1, r7
 8018902:	f7e7 fe99 	bl	8000638 <__aeabi_dmul>
 8018906:	4642      	mov	r2, r8
 8018908:	4604      	mov	r4, r0
 801890a:	460d      	mov	r5, r1
 801890c:	464b      	mov	r3, r9
 801890e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018912:	f7e7 fcdb 	bl	80002cc <__adddf3>
 8018916:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801891a:	f7e7 fe8d 	bl	8000638 <__aeabi_dmul>
 801891e:	4622      	mov	r2, r4
 8018920:	462b      	mov	r3, r5
 8018922:	f7e7 fcd3 	bl	80002cc <__adddf3>
 8018926:	4642      	mov	r2, r8
 8018928:	4606      	mov	r6, r0
 801892a:	460f      	mov	r7, r1
 801892c:	464b      	mov	r3, r9
 801892e:	4640      	mov	r0, r8
 8018930:	4649      	mov	r1, r9
 8018932:	f7e7 fe81 	bl	8000638 <__aeabi_dmul>
 8018936:	2200      	movs	r2, #0
 8018938:	4b68      	ldr	r3, [pc, #416]	; (8018adc <__ieee754_pow+0x734>)
 801893a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801893e:	f7e7 fcc5 	bl	80002cc <__adddf3>
 8018942:	4632      	mov	r2, r6
 8018944:	463b      	mov	r3, r7
 8018946:	f7e7 fcc1 	bl	80002cc <__adddf3>
 801894a:	9802      	ldr	r0, [sp, #8]
 801894c:	460d      	mov	r5, r1
 801894e:	4604      	mov	r4, r0
 8018950:	4602      	mov	r2, r0
 8018952:	460b      	mov	r3, r1
 8018954:	4640      	mov	r0, r8
 8018956:	4649      	mov	r1, r9
 8018958:	f7e7 fe6e 	bl	8000638 <__aeabi_dmul>
 801895c:	2200      	movs	r2, #0
 801895e:	4680      	mov	r8, r0
 8018960:	4689      	mov	r9, r1
 8018962:	4b5e      	ldr	r3, [pc, #376]	; (8018adc <__ieee754_pow+0x734>)
 8018964:	4620      	mov	r0, r4
 8018966:	4629      	mov	r1, r5
 8018968:	f7e7 fcae 	bl	80002c8 <__aeabi_dsub>
 801896c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018970:	f7e7 fcaa 	bl	80002c8 <__aeabi_dsub>
 8018974:	4602      	mov	r2, r0
 8018976:	460b      	mov	r3, r1
 8018978:	4630      	mov	r0, r6
 801897a:	4639      	mov	r1, r7
 801897c:	f7e7 fca4 	bl	80002c8 <__aeabi_dsub>
 8018980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018984:	f7e7 fe58 	bl	8000638 <__aeabi_dmul>
 8018988:	4622      	mov	r2, r4
 801898a:	4606      	mov	r6, r0
 801898c:	460f      	mov	r7, r1
 801898e:	462b      	mov	r3, r5
 8018990:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018994:	f7e7 fe50 	bl	8000638 <__aeabi_dmul>
 8018998:	4602      	mov	r2, r0
 801899a:	460b      	mov	r3, r1
 801899c:	4630      	mov	r0, r6
 801899e:	4639      	mov	r1, r7
 80189a0:	f7e7 fc94 	bl	80002cc <__adddf3>
 80189a4:	4606      	mov	r6, r0
 80189a6:	460f      	mov	r7, r1
 80189a8:	4602      	mov	r2, r0
 80189aa:	460b      	mov	r3, r1
 80189ac:	4640      	mov	r0, r8
 80189ae:	4649      	mov	r1, r9
 80189b0:	f7e7 fc8c 	bl	80002cc <__adddf3>
 80189b4:	9802      	ldr	r0, [sp, #8]
 80189b6:	a33c      	add	r3, pc, #240	; (adr r3, 8018aa8 <__ieee754_pow+0x700>)
 80189b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189bc:	4604      	mov	r4, r0
 80189be:	460d      	mov	r5, r1
 80189c0:	f7e7 fe3a 	bl	8000638 <__aeabi_dmul>
 80189c4:	4642      	mov	r2, r8
 80189c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80189ca:	464b      	mov	r3, r9
 80189cc:	4620      	mov	r0, r4
 80189ce:	4629      	mov	r1, r5
 80189d0:	f7e7 fc7a 	bl	80002c8 <__aeabi_dsub>
 80189d4:	4602      	mov	r2, r0
 80189d6:	460b      	mov	r3, r1
 80189d8:	4630      	mov	r0, r6
 80189da:	4639      	mov	r1, r7
 80189dc:	f7e7 fc74 	bl	80002c8 <__aeabi_dsub>
 80189e0:	a333      	add	r3, pc, #204	; (adr r3, 8018ab0 <__ieee754_pow+0x708>)
 80189e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189e6:	f7e7 fe27 	bl	8000638 <__aeabi_dmul>
 80189ea:	a333      	add	r3, pc, #204	; (adr r3, 8018ab8 <__ieee754_pow+0x710>)
 80189ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80189f0:	4606      	mov	r6, r0
 80189f2:	460f      	mov	r7, r1
 80189f4:	4620      	mov	r0, r4
 80189f6:	4629      	mov	r1, r5
 80189f8:	f7e7 fe1e 	bl	8000638 <__aeabi_dmul>
 80189fc:	4602      	mov	r2, r0
 80189fe:	460b      	mov	r3, r1
 8018a00:	4630      	mov	r0, r6
 8018a02:	4639      	mov	r1, r7
 8018a04:	f7e7 fc62 	bl	80002cc <__adddf3>
 8018a08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018a0a:	4b35      	ldr	r3, [pc, #212]	; (8018ae0 <__ieee754_pow+0x738>)
 8018a0c:	4413      	add	r3, r2
 8018a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a12:	f7e7 fc5b 	bl	80002cc <__adddf3>
 8018a16:	4604      	mov	r4, r0
 8018a18:	9809      	ldr	r0, [sp, #36]	; 0x24
 8018a1a:	460d      	mov	r5, r1
 8018a1c:	f7e7 fda2 	bl	8000564 <__aeabi_i2d>
 8018a20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018a22:	4b30      	ldr	r3, [pc, #192]	; (8018ae4 <__ieee754_pow+0x73c>)
 8018a24:	4413      	add	r3, r2
 8018a26:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018a2a:	4606      	mov	r6, r0
 8018a2c:	460f      	mov	r7, r1
 8018a2e:	4622      	mov	r2, r4
 8018a30:	462b      	mov	r3, r5
 8018a32:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018a36:	f7e7 fc49 	bl	80002cc <__adddf3>
 8018a3a:	4642      	mov	r2, r8
 8018a3c:	464b      	mov	r3, r9
 8018a3e:	f7e7 fc45 	bl	80002cc <__adddf3>
 8018a42:	4632      	mov	r2, r6
 8018a44:	463b      	mov	r3, r7
 8018a46:	f7e7 fc41 	bl	80002cc <__adddf3>
 8018a4a:	9802      	ldr	r0, [sp, #8]
 8018a4c:	4632      	mov	r2, r6
 8018a4e:	463b      	mov	r3, r7
 8018a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018a54:	f7e7 fc38 	bl	80002c8 <__aeabi_dsub>
 8018a58:	4642      	mov	r2, r8
 8018a5a:	464b      	mov	r3, r9
 8018a5c:	f7e7 fc34 	bl	80002c8 <__aeabi_dsub>
 8018a60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8018a64:	e607      	b.n	8018676 <__ieee754_pow+0x2ce>
 8018a66:	f04f 0a01 	mov.w	sl, #1
 8018a6a:	e6a5      	b.n	80187b8 <__ieee754_pow+0x410>
 8018a6c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8018ac0 <__ieee754_pow+0x718>
 8018a70:	e613      	b.n	801869a <__ieee754_pow+0x2f2>
 8018a72:	bf00      	nop
 8018a74:	f3af 8000 	nop.w
 8018a78:	4a454eef 	.word	0x4a454eef
 8018a7c:	3fca7e28 	.word	0x3fca7e28
 8018a80:	93c9db65 	.word	0x93c9db65
 8018a84:	3fcd864a 	.word	0x3fcd864a
 8018a88:	a91d4101 	.word	0xa91d4101
 8018a8c:	3fd17460 	.word	0x3fd17460
 8018a90:	518f264d 	.word	0x518f264d
 8018a94:	3fd55555 	.word	0x3fd55555
 8018a98:	db6fabff 	.word	0xdb6fabff
 8018a9c:	3fdb6db6 	.word	0x3fdb6db6
 8018aa0:	33333303 	.word	0x33333303
 8018aa4:	3fe33333 	.word	0x3fe33333
 8018aa8:	e0000000 	.word	0xe0000000
 8018aac:	3feec709 	.word	0x3feec709
 8018ab0:	dc3a03fd 	.word	0xdc3a03fd
 8018ab4:	3feec709 	.word	0x3feec709
 8018ab8:	145b01f5 	.word	0x145b01f5
 8018abc:	be3e2fe0 	.word	0xbe3e2fe0
 8018ac0:	00000000 	.word	0x00000000
 8018ac4:	3ff00000 	.word	0x3ff00000
 8018ac8:	43400000 	.word	0x43400000
 8018acc:	0003988e 	.word	0x0003988e
 8018ad0:	000bb679 	.word	0x000bb679
 8018ad4:	0801a0e0 	.word	0x0801a0e0
 8018ad8:	3ff00000 	.word	0x3ff00000
 8018adc:	40080000 	.word	0x40080000
 8018ae0:	0801a100 	.word	0x0801a100
 8018ae4:	0801a0f0 	.word	0x0801a0f0
 8018ae8:	a3b4      	add	r3, pc, #720	; (adr r3, 8018dbc <__ieee754_pow+0xa14>)
 8018aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018aee:	4640      	mov	r0, r8
 8018af0:	4649      	mov	r1, r9
 8018af2:	f7e7 fbeb 	bl	80002cc <__adddf3>
 8018af6:	4622      	mov	r2, r4
 8018af8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8018afc:	462b      	mov	r3, r5
 8018afe:	4630      	mov	r0, r6
 8018b00:	4639      	mov	r1, r7
 8018b02:	f7e7 fbe1 	bl	80002c8 <__aeabi_dsub>
 8018b06:	4602      	mov	r2, r0
 8018b08:	460b      	mov	r3, r1
 8018b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8018b0e:	f7e8 f823 	bl	8000b58 <__aeabi_dcmpgt>
 8018b12:	2800      	cmp	r0, #0
 8018b14:	f47f adfe 	bne.w	8018714 <__ieee754_pow+0x36c>
 8018b18:	4aa3      	ldr	r2, [pc, #652]	; (8018da8 <__ieee754_pow+0xa00>)
 8018b1a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8018b1e:	4293      	cmp	r3, r2
 8018b20:	f340 810a 	ble.w	8018d38 <__ieee754_pow+0x990>
 8018b24:	151b      	asrs	r3, r3, #20
 8018b26:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8018b2a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8018b2e:	fa4a f303 	asr.w	r3, sl, r3
 8018b32:	445b      	add	r3, fp
 8018b34:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8018b38:	4e9c      	ldr	r6, [pc, #624]	; (8018dac <__ieee754_pow+0xa04>)
 8018b3a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8018b3e:	4116      	asrs	r6, r2
 8018b40:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8018b44:	2000      	movs	r0, #0
 8018b46:	ea23 0106 	bic.w	r1, r3, r6
 8018b4a:	f1c2 0214 	rsb	r2, r2, #20
 8018b4e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8018b52:	fa4a fa02 	asr.w	sl, sl, r2
 8018b56:	f1bb 0f00 	cmp.w	fp, #0
 8018b5a:	4602      	mov	r2, r0
 8018b5c:	460b      	mov	r3, r1
 8018b5e:	4620      	mov	r0, r4
 8018b60:	4629      	mov	r1, r5
 8018b62:	bfb8      	it	lt
 8018b64:	f1ca 0a00 	rsblt	sl, sl, #0
 8018b68:	f7e7 fbae 	bl	80002c8 <__aeabi_dsub>
 8018b6c:	e9cd 0100 	strd	r0, r1, [sp]
 8018b70:	4642      	mov	r2, r8
 8018b72:	464b      	mov	r3, r9
 8018b74:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018b78:	f7e7 fba8 	bl	80002cc <__adddf3>
 8018b7c:	2000      	movs	r0, #0
 8018b7e:	a378      	add	r3, pc, #480	; (adr r3, 8018d60 <__ieee754_pow+0x9b8>)
 8018b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b84:	4604      	mov	r4, r0
 8018b86:	460d      	mov	r5, r1
 8018b88:	f7e7 fd56 	bl	8000638 <__aeabi_dmul>
 8018b8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018b90:	4606      	mov	r6, r0
 8018b92:	460f      	mov	r7, r1
 8018b94:	4620      	mov	r0, r4
 8018b96:	4629      	mov	r1, r5
 8018b98:	f7e7 fb96 	bl	80002c8 <__aeabi_dsub>
 8018b9c:	4602      	mov	r2, r0
 8018b9e:	460b      	mov	r3, r1
 8018ba0:	4640      	mov	r0, r8
 8018ba2:	4649      	mov	r1, r9
 8018ba4:	f7e7 fb90 	bl	80002c8 <__aeabi_dsub>
 8018ba8:	a36f      	add	r3, pc, #444	; (adr r3, 8018d68 <__ieee754_pow+0x9c0>)
 8018baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bae:	f7e7 fd43 	bl	8000638 <__aeabi_dmul>
 8018bb2:	a36f      	add	r3, pc, #444	; (adr r3, 8018d70 <__ieee754_pow+0x9c8>)
 8018bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018bb8:	4680      	mov	r8, r0
 8018bba:	4689      	mov	r9, r1
 8018bbc:	4620      	mov	r0, r4
 8018bbe:	4629      	mov	r1, r5
 8018bc0:	f7e7 fd3a 	bl	8000638 <__aeabi_dmul>
 8018bc4:	4602      	mov	r2, r0
 8018bc6:	460b      	mov	r3, r1
 8018bc8:	4640      	mov	r0, r8
 8018bca:	4649      	mov	r1, r9
 8018bcc:	f7e7 fb7e 	bl	80002cc <__adddf3>
 8018bd0:	4604      	mov	r4, r0
 8018bd2:	460d      	mov	r5, r1
 8018bd4:	4602      	mov	r2, r0
 8018bd6:	460b      	mov	r3, r1
 8018bd8:	4630      	mov	r0, r6
 8018bda:	4639      	mov	r1, r7
 8018bdc:	f7e7 fb76 	bl	80002cc <__adddf3>
 8018be0:	4632      	mov	r2, r6
 8018be2:	463b      	mov	r3, r7
 8018be4:	4680      	mov	r8, r0
 8018be6:	4689      	mov	r9, r1
 8018be8:	f7e7 fb6e 	bl	80002c8 <__aeabi_dsub>
 8018bec:	4602      	mov	r2, r0
 8018bee:	460b      	mov	r3, r1
 8018bf0:	4620      	mov	r0, r4
 8018bf2:	4629      	mov	r1, r5
 8018bf4:	f7e7 fb68 	bl	80002c8 <__aeabi_dsub>
 8018bf8:	4642      	mov	r2, r8
 8018bfa:	4606      	mov	r6, r0
 8018bfc:	460f      	mov	r7, r1
 8018bfe:	464b      	mov	r3, r9
 8018c00:	4640      	mov	r0, r8
 8018c02:	4649      	mov	r1, r9
 8018c04:	f7e7 fd18 	bl	8000638 <__aeabi_dmul>
 8018c08:	a35b      	add	r3, pc, #364	; (adr r3, 8018d78 <__ieee754_pow+0x9d0>)
 8018c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c0e:	4604      	mov	r4, r0
 8018c10:	460d      	mov	r5, r1
 8018c12:	f7e7 fd11 	bl	8000638 <__aeabi_dmul>
 8018c16:	a35a      	add	r3, pc, #360	; (adr r3, 8018d80 <__ieee754_pow+0x9d8>)
 8018c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c1c:	f7e7 fb54 	bl	80002c8 <__aeabi_dsub>
 8018c20:	4622      	mov	r2, r4
 8018c22:	462b      	mov	r3, r5
 8018c24:	f7e7 fd08 	bl	8000638 <__aeabi_dmul>
 8018c28:	a357      	add	r3, pc, #348	; (adr r3, 8018d88 <__ieee754_pow+0x9e0>)
 8018c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c2e:	f7e7 fb4d 	bl	80002cc <__adddf3>
 8018c32:	4622      	mov	r2, r4
 8018c34:	462b      	mov	r3, r5
 8018c36:	f7e7 fcff 	bl	8000638 <__aeabi_dmul>
 8018c3a:	a355      	add	r3, pc, #340	; (adr r3, 8018d90 <__ieee754_pow+0x9e8>)
 8018c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c40:	f7e7 fb42 	bl	80002c8 <__aeabi_dsub>
 8018c44:	4622      	mov	r2, r4
 8018c46:	462b      	mov	r3, r5
 8018c48:	f7e7 fcf6 	bl	8000638 <__aeabi_dmul>
 8018c4c:	a352      	add	r3, pc, #328	; (adr r3, 8018d98 <__ieee754_pow+0x9f0>)
 8018c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c52:	f7e7 fb3b 	bl	80002cc <__adddf3>
 8018c56:	4622      	mov	r2, r4
 8018c58:	462b      	mov	r3, r5
 8018c5a:	f7e7 fced 	bl	8000638 <__aeabi_dmul>
 8018c5e:	4602      	mov	r2, r0
 8018c60:	460b      	mov	r3, r1
 8018c62:	4640      	mov	r0, r8
 8018c64:	4649      	mov	r1, r9
 8018c66:	f7e7 fb2f 	bl	80002c8 <__aeabi_dsub>
 8018c6a:	4604      	mov	r4, r0
 8018c6c:	460d      	mov	r5, r1
 8018c6e:	4602      	mov	r2, r0
 8018c70:	460b      	mov	r3, r1
 8018c72:	4640      	mov	r0, r8
 8018c74:	4649      	mov	r1, r9
 8018c76:	f7e7 fcdf 	bl	8000638 <__aeabi_dmul>
 8018c7a:	2200      	movs	r2, #0
 8018c7c:	e9cd 0100 	strd	r0, r1, [sp]
 8018c80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8018c84:	4620      	mov	r0, r4
 8018c86:	4629      	mov	r1, r5
 8018c88:	f7e7 fb1e 	bl	80002c8 <__aeabi_dsub>
 8018c8c:	4602      	mov	r2, r0
 8018c8e:	460b      	mov	r3, r1
 8018c90:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018c94:	f7e7 fdfa 	bl	800088c <__aeabi_ddiv>
 8018c98:	4632      	mov	r2, r6
 8018c9a:	4604      	mov	r4, r0
 8018c9c:	460d      	mov	r5, r1
 8018c9e:	463b      	mov	r3, r7
 8018ca0:	4640      	mov	r0, r8
 8018ca2:	4649      	mov	r1, r9
 8018ca4:	f7e7 fcc8 	bl	8000638 <__aeabi_dmul>
 8018ca8:	4632      	mov	r2, r6
 8018caa:	463b      	mov	r3, r7
 8018cac:	f7e7 fb0e 	bl	80002cc <__adddf3>
 8018cb0:	4602      	mov	r2, r0
 8018cb2:	460b      	mov	r3, r1
 8018cb4:	4620      	mov	r0, r4
 8018cb6:	4629      	mov	r1, r5
 8018cb8:	f7e7 fb06 	bl	80002c8 <__aeabi_dsub>
 8018cbc:	4642      	mov	r2, r8
 8018cbe:	464b      	mov	r3, r9
 8018cc0:	f7e7 fb02 	bl	80002c8 <__aeabi_dsub>
 8018cc4:	4602      	mov	r2, r0
 8018cc6:	460b      	mov	r3, r1
 8018cc8:	2000      	movs	r0, #0
 8018cca:	4939      	ldr	r1, [pc, #228]	; (8018db0 <__ieee754_pow+0xa08>)
 8018ccc:	f7e7 fafc 	bl	80002c8 <__aeabi_dsub>
 8018cd0:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8018cd4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8018cd8:	4602      	mov	r2, r0
 8018cda:	460b      	mov	r3, r1
 8018cdc:	da2f      	bge.n	8018d3e <__ieee754_pow+0x996>
 8018cde:	4650      	mov	r0, sl
 8018ce0:	ec43 2b10 	vmov	d0, r2, r3
 8018ce4:	f000 fc80 	bl	80195e8 <scalbn>
 8018ce8:	ec51 0b10 	vmov	r0, r1, d0
 8018cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018cf0:	f7ff bbf1 	b.w	80184d6 <__ieee754_pow+0x12e>
 8018cf4:	4b2f      	ldr	r3, [pc, #188]	; (8018db4 <__ieee754_pow+0xa0c>)
 8018cf6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8018cfa:	429e      	cmp	r6, r3
 8018cfc:	f77f af0c 	ble.w	8018b18 <__ieee754_pow+0x770>
 8018d00:	4b2d      	ldr	r3, [pc, #180]	; (8018db8 <__ieee754_pow+0xa10>)
 8018d02:	440b      	add	r3, r1
 8018d04:	4303      	orrs	r3, r0
 8018d06:	d00b      	beq.n	8018d20 <__ieee754_pow+0x978>
 8018d08:	a325      	add	r3, pc, #148	; (adr r3, 8018da0 <__ieee754_pow+0x9f8>)
 8018d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018d12:	f7e7 fc91 	bl	8000638 <__aeabi_dmul>
 8018d16:	a322      	add	r3, pc, #136	; (adr r3, 8018da0 <__ieee754_pow+0x9f8>)
 8018d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018d1c:	f7ff bbdb 	b.w	80184d6 <__ieee754_pow+0x12e>
 8018d20:	4622      	mov	r2, r4
 8018d22:	462b      	mov	r3, r5
 8018d24:	f7e7 fad0 	bl	80002c8 <__aeabi_dsub>
 8018d28:	4642      	mov	r2, r8
 8018d2a:	464b      	mov	r3, r9
 8018d2c:	f7e7 ff0a 	bl	8000b44 <__aeabi_dcmpge>
 8018d30:	2800      	cmp	r0, #0
 8018d32:	f43f aef1 	beq.w	8018b18 <__ieee754_pow+0x770>
 8018d36:	e7e7      	b.n	8018d08 <__ieee754_pow+0x960>
 8018d38:	f04f 0a00 	mov.w	sl, #0
 8018d3c:	e718      	b.n	8018b70 <__ieee754_pow+0x7c8>
 8018d3e:	4621      	mov	r1, r4
 8018d40:	e7d4      	b.n	8018cec <__ieee754_pow+0x944>
 8018d42:	2000      	movs	r0, #0
 8018d44:	491a      	ldr	r1, [pc, #104]	; (8018db0 <__ieee754_pow+0xa08>)
 8018d46:	f7ff bb8f 	b.w	8018468 <__ieee754_pow+0xc0>
 8018d4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8018d4e:	f7ff bb8b 	b.w	8018468 <__ieee754_pow+0xc0>
 8018d52:	4630      	mov	r0, r6
 8018d54:	4639      	mov	r1, r7
 8018d56:	f7ff bb87 	b.w	8018468 <__ieee754_pow+0xc0>
 8018d5a:	4693      	mov	fp, r2
 8018d5c:	f7ff bb98 	b.w	8018490 <__ieee754_pow+0xe8>
 8018d60:	00000000 	.word	0x00000000
 8018d64:	3fe62e43 	.word	0x3fe62e43
 8018d68:	fefa39ef 	.word	0xfefa39ef
 8018d6c:	3fe62e42 	.word	0x3fe62e42
 8018d70:	0ca86c39 	.word	0x0ca86c39
 8018d74:	be205c61 	.word	0xbe205c61
 8018d78:	72bea4d0 	.word	0x72bea4d0
 8018d7c:	3e663769 	.word	0x3e663769
 8018d80:	c5d26bf1 	.word	0xc5d26bf1
 8018d84:	3ebbbd41 	.word	0x3ebbbd41
 8018d88:	af25de2c 	.word	0xaf25de2c
 8018d8c:	3f11566a 	.word	0x3f11566a
 8018d90:	16bebd93 	.word	0x16bebd93
 8018d94:	3f66c16c 	.word	0x3f66c16c
 8018d98:	5555553e 	.word	0x5555553e
 8018d9c:	3fc55555 	.word	0x3fc55555
 8018da0:	c2f8f359 	.word	0xc2f8f359
 8018da4:	01a56e1f 	.word	0x01a56e1f
 8018da8:	3fe00000 	.word	0x3fe00000
 8018dac:	000fffff 	.word	0x000fffff
 8018db0:	3ff00000 	.word	0x3ff00000
 8018db4:	4090cbff 	.word	0x4090cbff
 8018db8:	3f6f3400 	.word	0x3f6f3400
 8018dbc:	652b82fe 	.word	0x652b82fe
 8018dc0:	3c971547 	.word	0x3c971547

08018dc4 <__ieee754_sqrt>:
 8018dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018dc8:	4955      	ldr	r1, [pc, #340]	; (8018f20 <__ieee754_sqrt+0x15c>)
 8018dca:	ec55 4b10 	vmov	r4, r5, d0
 8018dce:	43a9      	bics	r1, r5
 8018dd0:	462b      	mov	r3, r5
 8018dd2:	462a      	mov	r2, r5
 8018dd4:	d112      	bne.n	8018dfc <__ieee754_sqrt+0x38>
 8018dd6:	ee10 2a10 	vmov	r2, s0
 8018dda:	ee10 0a10 	vmov	r0, s0
 8018dde:	4629      	mov	r1, r5
 8018de0:	f7e7 fc2a 	bl	8000638 <__aeabi_dmul>
 8018de4:	4602      	mov	r2, r0
 8018de6:	460b      	mov	r3, r1
 8018de8:	4620      	mov	r0, r4
 8018dea:	4629      	mov	r1, r5
 8018dec:	f7e7 fa6e 	bl	80002cc <__adddf3>
 8018df0:	4604      	mov	r4, r0
 8018df2:	460d      	mov	r5, r1
 8018df4:	ec45 4b10 	vmov	d0, r4, r5
 8018df8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018dfc:	2d00      	cmp	r5, #0
 8018dfe:	ee10 0a10 	vmov	r0, s0
 8018e02:	4621      	mov	r1, r4
 8018e04:	dc0f      	bgt.n	8018e26 <__ieee754_sqrt+0x62>
 8018e06:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8018e0a:	4330      	orrs	r0, r6
 8018e0c:	d0f2      	beq.n	8018df4 <__ieee754_sqrt+0x30>
 8018e0e:	b155      	cbz	r5, 8018e26 <__ieee754_sqrt+0x62>
 8018e10:	ee10 2a10 	vmov	r2, s0
 8018e14:	4620      	mov	r0, r4
 8018e16:	4629      	mov	r1, r5
 8018e18:	f7e7 fa56 	bl	80002c8 <__aeabi_dsub>
 8018e1c:	4602      	mov	r2, r0
 8018e1e:	460b      	mov	r3, r1
 8018e20:	f7e7 fd34 	bl	800088c <__aeabi_ddiv>
 8018e24:	e7e4      	b.n	8018df0 <__ieee754_sqrt+0x2c>
 8018e26:	151b      	asrs	r3, r3, #20
 8018e28:	d073      	beq.n	8018f12 <__ieee754_sqrt+0x14e>
 8018e2a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8018e2e:	07dd      	lsls	r5, r3, #31
 8018e30:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8018e34:	bf48      	it	mi
 8018e36:	0fc8      	lsrmi	r0, r1, #31
 8018e38:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8018e3c:	bf44      	itt	mi
 8018e3e:	0049      	lslmi	r1, r1, #1
 8018e40:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8018e44:	2500      	movs	r5, #0
 8018e46:	1058      	asrs	r0, r3, #1
 8018e48:	0fcb      	lsrs	r3, r1, #31
 8018e4a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8018e4e:	0049      	lsls	r1, r1, #1
 8018e50:	2316      	movs	r3, #22
 8018e52:	462c      	mov	r4, r5
 8018e54:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8018e58:	19a7      	adds	r7, r4, r6
 8018e5a:	4297      	cmp	r7, r2
 8018e5c:	bfde      	ittt	le
 8018e5e:	19bc      	addle	r4, r7, r6
 8018e60:	1bd2      	suble	r2, r2, r7
 8018e62:	19ad      	addle	r5, r5, r6
 8018e64:	0fcf      	lsrs	r7, r1, #31
 8018e66:	3b01      	subs	r3, #1
 8018e68:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8018e6c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8018e70:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8018e74:	d1f0      	bne.n	8018e58 <__ieee754_sqrt+0x94>
 8018e76:	f04f 0c20 	mov.w	ip, #32
 8018e7a:	469e      	mov	lr, r3
 8018e7c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8018e80:	42a2      	cmp	r2, r4
 8018e82:	eb06 070e 	add.w	r7, r6, lr
 8018e86:	dc02      	bgt.n	8018e8e <__ieee754_sqrt+0xca>
 8018e88:	d112      	bne.n	8018eb0 <__ieee754_sqrt+0xec>
 8018e8a:	428f      	cmp	r7, r1
 8018e8c:	d810      	bhi.n	8018eb0 <__ieee754_sqrt+0xec>
 8018e8e:	2f00      	cmp	r7, #0
 8018e90:	eb07 0e06 	add.w	lr, r7, r6
 8018e94:	da42      	bge.n	8018f1c <__ieee754_sqrt+0x158>
 8018e96:	f1be 0f00 	cmp.w	lr, #0
 8018e9a:	db3f      	blt.n	8018f1c <__ieee754_sqrt+0x158>
 8018e9c:	f104 0801 	add.w	r8, r4, #1
 8018ea0:	1b12      	subs	r2, r2, r4
 8018ea2:	428f      	cmp	r7, r1
 8018ea4:	bf88      	it	hi
 8018ea6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8018eaa:	1bc9      	subs	r1, r1, r7
 8018eac:	4433      	add	r3, r6
 8018eae:	4644      	mov	r4, r8
 8018eb0:	0052      	lsls	r2, r2, #1
 8018eb2:	f1bc 0c01 	subs.w	ip, ip, #1
 8018eb6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8018eba:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8018ebe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8018ec2:	d1dd      	bne.n	8018e80 <__ieee754_sqrt+0xbc>
 8018ec4:	430a      	orrs	r2, r1
 8018ec6:	d006      	beq.n	8018ed6 <__ieee754_sqrt+0x112>
 8018ec8:	1c5c      	adds	r4, r3, #1
 8018eca:	bf13      	iteet	ne
 8018ecc:	3301      	addne	r3, #1
 8018ece:	3501      	addeq	r5, #1
 8018ed0:	4663      	moveq	r3, ip
 8018ed2:	f023 0301 	bicne.w	r3, r3, #1
 8018ed6:	106a      	asrs	r2, r5, #1
 8018ed8:	085b      	lsrs	r3, r3, #1
 8018eda:	07e9      	lsls	r1, r5, #31
 8018edc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8018ee0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8018ee4:	bf48      	it	mi
 8018ee6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8018eea:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8018eee:	461c      	mov	r4, r3
 8018ef0:	e780      	b.n	8018df4 <__ieee754_sqrt+0x30>
 8018ef2:	0aca      	lsrs	r2, r1, #11
 8018ef4:	3815      	subs	r0, #21
 8018ef6:	0549      	lsls	r1, r1, #21
 8018ef8:	2a00      	cmp	r2, #0
 8018efa:	d0fa      	beq.n	8018ef2 <__ieee754_sqrt+0x12e>
 8018efc:	02d6      	lsls	r6, r2, #11
 8018efe:	d50a      	bpl.n	8018f16 <__ieee754_sqrt+0x152>
 8018f00:	f1c3 0420 	rsb	r4, r3, #32
 8018f04:	fa21 f404 	lsr.w	r4, r1, r4
 8018f08:	1e5d      	subs	r5, r3, #1
 8018f0a:	4099      	lsls	r1, r3
 8018f0c:	4322      	orrs	r2, r4
 8018f0e:	1b43      	subs	r3, r0, r5
 8018f10:	e78b      	b.n	8018e2a <__ieee754_sqrt+0x66>
 8018f12:	4618      	mov	r0, r3
 8018f14:	e7f0      	b.n	8018ef8 <__ieee754_sqrt+0x134>
 8018f16:	0052      	lsls	r2, r2, #1
 8018f18:	3301      	adds	r3, #1
 8018f1a:	e7ef      	b.n	8018efc <__ieee754_sqrt+0x138>
 8018f1c:	46a0      	mov	r8, r4
 8018f1e:	e7bf      	b.n	8018ea0 <__ieee754_sqrt+0xdc>
 8018f20:	7ff00000 	.word	0x7ff00000

08018f24 <__ieee754_powf>:
 8018f24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018f28:	ee10 5a90 	vmov	r5, s1
 8018f2c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8018f30:	ed2d 8b02 	vpush	{d8}
 8018f34:	eeb0 8a40 	vmov.f32	s16, s0
 8018f38:	eef0 8a60 	vmov.f32	s17, s1
 8018f3c:	f000 8293 	beq.w	8019466 <__ieee754_powf+0x542>
 8018f40:	ee10 8a10 	vmov	r8, s0
 8018f44:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8018f48:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8018f4c:	dc06      	bgt.n	8018f5c <__ieee754_powf+0x38>
 8018f4e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8018f52:	dd0a      	ble.n	8018f6a <__ieee754_powf+0x46>
 8018f54:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8018f58:	f000 8285 	beq.w	8019466 <__ieee754_powf+0x542>
 8018f5c:	ecbd 8b02 	vpop	{d8}
 8018f60:	48d9      	ldr	r0, [pc, #868]	; (80192c8 <__ieee754_powf+0x3a4>)
 8018f62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018f66:	f000 bbc7 	b.w	80196f8 <nanf>
 8018f6a:	f1b8 0f00 	cmp.w	r8, #0
 8018f6e:	da1d      	bge.n	8018fac <__ieee754_powf+0x88>
 8018f70:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 8018f74:	da2c      	bge.n	8018fd0 <__ieee754_powf+0xac>
 8018f76:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8018f7a:	db30      	blt.n	8018fde <__ieee754_powf+0xba>
 8018f7c:	15fb      	asrs	r3, r7, #23
 8018f7e:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8018f82:	fa47 f603 	asr.w	r6, r7, r3
 8018f86:	fa06 f303 	lsl.w	r3, r6, r3
 8018f8a:	42bb      	cmp	r3, r7
 8018f8c:	d127      	bne.n	8018fde <__ieee754_powf+0xba>
 8018f8e:	f006 0601 	and.w	r6, r6, #1
 8018f92:	f1c6 0602 	rsb	r6, r6, #2
 8018f96:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 8018f9a:	d122      	bne.n	8018fe2 <__ieee754_powf+0xbe>
 8018f9c:	2d00      	cmp	r5, #0
 8018f9e:	f280 8268 	bge.w	8019472 <__ieee754_powf+0x54e>
 8018fa2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8018fa6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8018faa:	e00d      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8018fac:	2600      	movs	r6, #0
 8018fae:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8018fb2:	d1f0      	bne.n	8018f96 <__ieee754_powf+0x72>
 8018fb4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8018fb8:	f000 8255 	beq.w	8019466 <__ieee754_powf+0x542>
 8018fbc:	dd0a      	ble.n	8018fd4 <__ieee754_powf+0xb0>
 8018fbe:	2d00      	cmp	r5, #0
 8018fc0:	f280 8254 	bge.w	801946c <__ieee754_powf+0x548>
 8018fc4:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 80192cc <__ieee754_powf+0x3a8>
 8018fc8:	ecbd 8b02 	vpop	{d8}
 8018fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018fd0:	2602      	movs	r6, #2
 8018fd2:	e7ec      	b.n	8018fae <__ieee754_powf+0x8a>
 8018fd4:	2d00      	cmp	r5, #0
 8018fd6:	daf5      	bge.n	8018fc4 <__ieee754_powf+0xa0>
 8018fd8:	eeb1 0a68 	vneg.f32	s0, s17
 8018fdc:	e7f4      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8018fde:	2600      	movs	r6, #0
 8018fe0:	e7d9      	b.n	8018f96 <__ieee754_powf+0x72>
 8018fe2:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8018fe6:	d102      	bne.n	8018fee <__ieee754_powf+0xca>
 8018fe8:	ee28 0a08 	vmul.f32	s0, s16, s16
 8018fec:	e7ec      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8018fee:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8018ff2:	eeb0 0a48 	vmov.f32	s0, s16
 8018ff6:	d108      	bne.n	801900a <__ieee754_powf+0xe6>
 8018ff8:	f1b8 0f00 	cmp.w	r8, #0
 8018ffc:	db05      	blt.n	801900a <__ieee754_powf+0xe6>
 8018ffe:	ecbd 8b02 	vpop	{d8}
 8019002:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019006:	f000 ba4d 	b.w	80194a4 <__ieee754_sqrtf>
 801900a:	f000 fb63 	bl	80196d4 <fabsf>
 801900e:	b124      	cbz	r4, 801901a <__ieee754_powf+0xf6>
 8019010:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8019014:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8019018:	d117      	bne.n	801904a <__ieee754_powf+0x126>
 801901a:	2d00      	cmp	r5, #0
 801901c:	bfbc      	itt	lt
 801901e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8019022:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8019026:	f1b8 0f00 	cmp.w	r8, #0
 801902a:	dacd      	bge.n	8018fc8 <__ieee754_powf+0xa4>
 801902c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8019030:	ea54 0306 	orrs.w	r3, r4, r6
 8019034:	d104      	bne.n	8019040 <__ieee754_powf+0x11c>
 8019036:	ee70 7a40 	vsub.f32	s15, s0, s0
 801903a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801903e:	e7c3      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8019040:	2e01      	cmp	r6, #1
 8019042:	d1c1      	bne.n	8018fc8 <__ieee754_powf+0xa4>
 8019044:	eeb1 0a40 	vneg.f32	s0, s0
 8019048:	e7be      	b.n	8018fc8 <__ieee754_powf+0xa4>
 801904a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801904e:	3801      	subs	r0, #1
 8019050:	ea56 0300 	orrs.w	r3, r6, r0
 8019054:	d104      	bne.n	8019060 <__ieee754_powf+0x13c>
 8019056:	ee38 8a48 	vsub.f32	s16, s16, s16
 801905a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801905e:	e7b3      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8019060:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 8019064:	dd6d      	ble.n	8019142 <__ieee754_powf+0x21e>
 8019066:	4b9a      	ldr	r3, [pc, #616]	; (80192d0 <__ieee754_powf+0x3ac>)
 8019068:	429c      	cmp	r4, r3
 801906a:	dc06      	bgt.n	801907a <__ieee754_powf+0x156>
 801906c:	2d00      	cmp	r5, #0
 801906e:	daa9      	bge.n	8018fc4 <__ieee754_powf+0xa0>
 8019070:	ed9f 0a98 	vldr	s0, [pc, #608]	; 80192d4 <__ieee754_powf+0x3b0>
 8019074:	ee20 0a00 	vmul.f32	s0, s0, s0
 8019078:	e7a6      	b.n	8018fc8 <__ieee754_powf+0xa4>
 801907a:	4b97      	ldr	r3, [pc, #604]	; (80192d8 <__ieee754_powf+0x3b4>)
 801907c:	429c      	cmp	r4, r3
 801907e:	dd02      	ble.n	8019086 <__ieee754_powf+0x162>
 8019080:	2d00      	cmp	r5, #0
 8019082:	dcf5      	bgt.n	8019070 <__ieee754_powf+0x14c>
 8019084:	e79e      	b.n	8018fc4 <__ieee754_powf+0xa0>
 8019086:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801908a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801908e:	ed9f 7a93 	vldr	s14, [pc, #588]	; 80192dc <__ieee754_powf+0x3b8>
 8019092:	eef1 6a40 	vneg.f32	s13, s0
 8019096:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 801909a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801909e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80190a2:	eee7 7a40 	vfms.f32	s15, s14, s0
 80190a6:	ee60 0a00 	vmul.f32	s1, s0, s0
 80190aa:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 80192e0 <__ieee754_powf+0x3bc>
 80190ae:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80190b2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 80192e4 <__ieee754_powf+0x3c0>
 80190b6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80190ba:	eee0 7a07 	vfma.f32	s15, s0, s14
 80190be:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 80192e8 <__ieee754_powf+0x3c4>
 80190c2:	eeb0 6a67 	vmov.f32	s12, s15
 80190c6:	eea0 6a07 	vfma.f32	s12, s0, s14
 80190ca:	ee16 3a10 	vmov	r3, s12
 80190ce:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80190d2:	f023 030f 	bic.w	r3, r3, #15
 80190d6:	ee00 3a90 	vmov	s1, r3
 80190da:	eee6 0a87 	vfma.f32	s1, s13, s14
 80190de:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80190e2:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 80190e6:	f025 050f 	bic.w	r5, r5, #15
 80190ea:	ee07 5a10 	vmov	s14, r5
 80190ee:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80190f2:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80190f6:	ee07 3a90 	vmov	s15, r3
 80190fa:	eee7 0a27 	vfma.f32	s1, s14, s15
 80190fe:	3e01      	subs	r6, #1
 8019100:	ea56 0200 	orrs.w	r2, r6, r0
 8019104:	ee07 5a10 	vmov	s14, r5
 8019108:	ee67 7a87 	vmul.f32	s15, s15, s14
 801910c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8019110:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8019114:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8019118:	ee17 4a10 	vmov	r4, s14
 801911c:	bf08      	it	eq
 801911e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8019122:	2c00      	cmp	r4, #0
 8019124:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8019128:	f340 8184 	ble.w	8019434 <__ieee754_powf+0x510>
 801912c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8019130:	f340 80fc 	ble.w	801932c <__ieee754_powf+0x408>
 8019134:	eddf 7a67 	vldr	s15, [pc, #412]	; 80192d4 <__ieee754_powf+0x3b0>
 8019138:	ee28 0a27 	vmul.f32	s0, s16, s15
 801913c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8019140:	e742      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8019142:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8019146:	bfbf      	itttt	lt
 8019148:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 80192ec <__ieee754_powf+0x3c8>
 801914c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8019150:	f06f 0217 	mvnlt.w	r2, #23
 8019154:	ee17 4a90 	vmovlt	r4, s15
 8019158:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801915c:	bfa8      	it	ge
 801915e:	2200      	movge	r2, #0
 8019160:	3b7f      	subs	r3, #127	; 0x7f
 8019162:	4413      	add	r3, r2
 8019164:	4a62      	ldr	r2, [pc, #392]	; (80192f0 <__ieee754_powf+0x3cc>)
 8019166:	f3c4 0416 	ubfx	r4, r4, #0, #23
 801916a:	4294      	cmp	r4, r2
 801916c:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 8019170:	dd06      	ble.n	8019180 <__ieee754_powf+0x25c>
 8019172:	4a60      	ldr	r2, [pc, #384]	; (80192f4 <__ieee754_powf+0x3d0>)
 8019174:	4294      	cmp	r4, r2
 8019176:	f340 80a5 	ble.w	80192c4 <__ieee754_powf+0x3a0>
 801917a:	3301      	adds	r3, #1
 801917c:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 8019180:	2400      	movs	r4, #0
 8019182:	4a5d      	ldr	r2, [pc, #372]	; (80192f8 <__ieee754_powf+0x3d4>)
 8019184:	00a7      	lsls	r7, r4, #2
 8019186:	443a      	add	r2, r7
 8019188:	ee07 1a90 	vmov	s15, r1
 801918c:	ed92 7a00 	vldr	s14, [r2]
 8019190:	4a5a      	ldr	r2, [pc, #360]	; (80192fc <__ieee754_powf+0x3d8>)
 8019192:	ee37 6a27 	vadd.f32	s12, s14, s15
 8019196:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 801919a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 801919e:	1049      	asrs	r1, r1, #1
 80191a0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80191a4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80191a8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80191ac:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80191b0:	ee06 1a10 	vmov	s12, r1
 80191b4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80191b8:	ee14 ca90 	vmov	ip, s9
 80191bc:	ea02 0c0c 	and.w	ip, r2, ip
 80191c0:	ee05 ca10 	vmov	s10, ip
 80191c4:	eeb1 4a45 	vneg.f32	s8, s10
 80191c8:	eee4 5a06 	vfma.f32	s11, s8, s12
 80191cc:	ee36 6a47 	vsub.f32	s12, s12, s14
 80191d0:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8019300 <__ieee754_powf+0x3dc>
 80191d4:	ee37 6ac6 	vsub.f32	s12, s15, s12
 80191d8:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80191dc:	eee4 5a06 	vfma.f32	s11, s8, s12
 80191e0:	ee67 3aa7 	vmul.f32	s7, s15, s15
 80191e4:	ee25 6aa6 	vmul.f32	s12, s11, s13
 80191e8:	eddf 5a46 	vldr	s11, [pc, #280]	; 8019304 <__ieee754_powf+0x3e0>
 80191ec:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80191f0:	eddf 5a45 	vldr	s11, [pc, #276]	; 8019308 <__ieee754_powf+0x3e4>
 80191f4:	eee7 5a27 	vfma.f32	s11, s14, s15
 80191f8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80192dc <__ieee754_powf+0x3b8>
 80191fc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8019200:	eddf 5a42 	vldr	s11, [pc, #264]	; 801930c <__ieee754_powf+0x3e8>
 8019204:	eee7 5a27 	vfma.f32	s11, s14, s15
 8019208:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8019310 <__ieee754_powf+0x3ec>
 801920c:	ee75 6a24 	vadd.f32	s13, s10, s9
 8019210:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8019214:	ee66 6a86 	vmul.f32	s13, s13, s12
 8019218:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 801921c:	eef0 7a65 	vmov.f32	s15, s11
 8019220:	eee3 6a87 	vfma.f32	s13, s7, s14
 8019224:	eee5 7a05 	vfma.f32	s15, s10, s10
 8019228:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801922c:	ee17 1a90 	vmov	r1, s15
 8019230:	4011      	ands	r1, r2
 8019232:	ee07 1a90 	vmov	s15, r1
 8019236:	ee37 7ae5 	vsub.f32	s14, s15, s11
 801923a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8019314 <__ieee754_powf+0x3f0>
 801923e:	eea4 7a05 	vfma.f32	s14, s8, s10
 8019242:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8019246:	ee27 7a24 	vmul.f32	s14, s14, s9
 801924a:	eea7 7a86 	vfma.f32	s14, s15, s12
 801924e:	eeb0 6a47 	vmov.f32	s12, s14
 8019252:	eea5 6a27 	vfma.f32	s12, s10, s15
 8019256:	ee16 1a10 	vmov	r1, s12
 801925a:	4011      	ands	r1, r2
 801925c:	ee06 1a90 	vmov	s13, r1
 8019260:	eee4 6a27 	vfma.f32	s13, s8, s15
 8019264:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8019318 <__ieee754_powf+0x3f4>
 8019268:	ee37 7a66 	vsub.f32	s14, s14, s13
 801926c:	ee06 1a10 	vmov	s12, r1
 8019270:	ee27 7a27 	vmul.f32	s14, s14, s15
 8019274:	eddf 7a29 	vldr	s15, [pc, #164]	; 801931c <__ieee754_powf+0x3f8>
 8019278:	4929      	ldr	r1, [pc, #164]	; (8019320 <__ieee754_powf+0x3fc>)
 801927a:	eea6 7a27 	vfma.f32	s14, s12, s15
 801927e:	4439      	add	r1, r7
 8019280:	edd1 7a00 	vldr	s15, [r1]
 8019284:	ee37 7a27 	vadd.f32	s14, s14, s15
 8019288:	ee07 3a90 	vmov	s15, r3
 801928c:	eef0 0a47 	vmov.f32	s1, s14
 8019290:	4b24      	ldr	r3, [pc, #144]	; (8019324 <__ieee754_powf+0x400>)
 8019292:	eee6 0a25 	vfma.f32	s1, s12, s11
 8019296:	443b      	add	r3, r7
 8019298:	ed93 5a00 	vldr	s10, [r3]
 801929c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80192a0:	ee70 0a85 	vadd.f32	s1, s1, s10
 80192a4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80192a8:	ee17 3a90 	vmov	r3, s15
 80192ac:	4013      	ands	r3, r2
 80192ae:	ee07 3a90 	vmov	s15, r3
 80192b2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80192b6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80192ba:	eee6 7a65 	vfms.f32	s15, s12, s11
 80192be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80192c2:	e70e      	b.n	80190e2 <__ieee754_powf+0x1be>
 80192c4:	2401      	movs	r4, #1
 80192c6:	e75c      	b.n	8019182 <__ieee754_powf+0x25e>
 80192c8:	0801a09d 	.word	0x0801a09d
 80192cc:	00000000 	.word	0x00000000
 80192d0:	3f7ffff7 	.word	0x3f7ffff7
 80192d4:	7149f2ca 	.word	0x7149f2ca
 80192d8:	3f800007 	.word	0x3f800007
 80192dc:	3eaaaaab 	.word	0x3eaaaaab
 80192e0:	36eca570 	.word	0x36eca570
 80192e4:	3fb8aa3b 	.word	0x3fb8aa3b
 80192e8:	3fb8aa00 	.word	0x3fb8aa00
 80192ec:	4b800000 	.word	0x4b800000
 80192f0:	001cc471 	.word	0x001cc471
 80192f4:	005db3d6 	.word	0x005db3d6
 80192f8:	0801a110 	.word	0x0801a110
 80192fc:	fffff000 	.word	0xfffff000
 8019300:	3e6c3255 	.word	0x3e6c3255
 8019304:	3e53f142 	.word	0x3e53f142
 8019308:	3e8ba305 	.word	0x3e8ba305
 801930c:	3edb6db7 	.word	0x3edb6db7
 8019310:	3f19999a 	.word	0x3f19999a
 8019314:	3f763800 	.word	0x3f763800
 8019318:	3f76384f 	.word	0x3f76384f
 801931c:	369dc3a0 	.word	0x369dc3a0
 8019320:	0801a120 	.word	0x0801a120
 8019324:	0801a118 	.word	0x0801a118
 8019328:	3338aa3c 	.word	0x3338aa3c
 801932c:	f040 8092 	bne.w	8019454 <__ieee754_powf+0x530>
 8019330:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8019328 <__ieee754_powf+0x404>
 8019334:	ee37 7a67 	vsub.f32	s14, s14, s15
 8019338:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801933c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8019340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019344:	f73f aef6 	bgt.w	8019134 <__ieee754_powf+0x210>
 8019348:	15db      	asrs	r3, r3, #23
 801934a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801934e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8019352:	4103      	asrs	r3, r0
 8019354:	4423      	add	r3, r4
 8019356:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801935a:	4947      	ldr	r1, [pc, #284]	; (8019478 <__ieee754_powf+0x554>)
 801935c:	3a7f      	subs	r2, #127	; 0x7f
 801935e:	4111      	asrs	r1, r2
 8019360:	ea23 0101 	bic.w	r1, r3, r1
 8019364:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8019368:	ee07 1a10 	vmov	s14, r1
 801936c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8019370:	f1c2 0217 	rsb	r2, r2, #23
 8019374:	4110      	asrs	r0, r2
 8019376:	2c00      	cmp	r4, #0
 8019378:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801937c:	bfb8      	it	lt
 801937e:	4240      	neglt	r0, r0
 8019380:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8019384:	eddf 6a3d 	vldr	s13, [pc, #244]	; 801947c <__ieee754_powf+0x558>
 8019388:	ee17 3a10 	vmov	r3, s14
 801938c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8019390:	f023 030f 	bic.w	r3, r3, #15
 8019394:	ee07 3a10 	vmov	s14, r3
 8019398:	ee77 7a67 	vsub.f32	s15, s14, s15
 801939c:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80193a0:	eddf 7a37 	vldr	s15, [pc, #220]	; 8019480 <__ieee754_powf+0x55c>
 80193a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80193a8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80193ac:	eddf 6a35 	vldr	s13, [pc, #212]	; 8019484 <__ieee754_powf+0x560>
 80193b0:	eeb0 0a67 	vmov.f32	s0, s15
 80193b4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80193b8:	eeb0 6a40 	vmov.f32	s12, s0
 80193bc:	eea7 6a66 	vfms.f32	s12, s14, s13
 80193c0:	ee20 7a00 	vmul.f32	s14, s0, s0
 80193c4:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80193c8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 8019488 <__ieee754_powf+0x564>
 80193cc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 801948c <__ieee754_powf+0x568>
 80193d0:	eea7 6a26 	vfma.f32	s12, s14, s13
 80193d4:	eddf 6a2e 	vldr	s13, [pc, #184]	; 8019490 <__ieee754_powf+0x56c>
 80193d8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80193dc:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 8019494 <__ieee754_powf+0x570>
 80193e0:	eea6 6a87 	vfma.f32	s12, s13, s14
 80193e4:	eddf 6a2c 	vldr	s13, [pc, #176]	; 8019498 <__ieee754_powf+0x574>
 80193e8:	eee6 6a07 	vfma.f32	s13, s12, s14
 80193ec:	eeb0 6a40 	vmov.f32	s12, s0
 80193f0:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80193f4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80193f8:	eeb0 7a46 	vmov.f32	s14, s12
 80193fc:	ee77 6a66 	vsub.f32	s13, s14, s13
 8019400:	ee20 6a06 	vmul.f32	s12, s0, s12
 8019404:	eee0 7a27 	vfma.f32	s15, s0, s15
 8019408:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801940c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8019410:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8019414:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8019418:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801941c:	ee10 3a10 	vmov	r3, s0
 8019420:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8019424:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8019428:	da1a      	bge.n	8019460 <__ieee754_powf+0x53c>
 801942a:	f000 f9c5 	bl	80197b8 <scalbnf>
 801942e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8019432:	e5c9      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8019434:	4a19      	ldr	r2, [pc, #100]	; (801949c <__ieee754_powf+0x578>)
 8019436:	4293      	cmp	r3, r2
 8019438:	dd02      	ble.n	8019440 <__ieee754_powf+0x51c>
 801943a:	eddf 7a19 	vldr	s15, [pc, #100]	; 80194a0 <__ieee754_powf+0x57c>
 801943e:	e67b      	b.n	8019138 <__ieee754_powf+0x214>
 8019440:	d108      	bne.n	8019454 <__ieee754_powf+0x530>
 8019442:	ee37 7a67 	vsub.f32	s14, s14, s15
 8019446:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801944a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801944e:	f6ff af7b 	blt.w	8019348 <__ieee754_powf+0x424>
 8019452:	e7f2      	b.n	801943a <__ieee754_powf+0x516>
 8019454:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8019458:	f73f af76 	bgt.w	8019348 <__ieee754_powf+0x424>
 801945c:	2000      	movs	r0, #0
 801945e:	e78f      	b.n	8019380 <__ieee754_powf+0x45c>
 8019460:	ee00 3a10 	vmov	s0, r3
 8019464:	e7e3      	b.n	801942e <__ieee754_powf+0x50a>
 8019466:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801946a:	e5ad      	b.n	8018fc8 <__ieee754_powf+0xa4>
 801946c:	eeb0 0a68 	vmov.f32	s0, s17
 8019470:	e5aa      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8019472:	eeb0 0a48 	vmov.f32	s0, s16
 8019476:	e5a7      	b.n	8018fc8 <__ieee754_powf+0xa4>
 8019478:	007fffff 	.word	0x007fffff
 801947c:	3f317218 	.word	0x3f317218
 8019480:	35bfbe8c 	.word	0x35bfbe8c
 8019484:	3f317200 	.word	0x3f317200
 8019488:	3331bb4c 	.word	0x3331bb4c
 801948c:	b5ddea0e 	.word	0xb5ddea0e
 8019490:	388ab355 	.word	0x388ab355
 8019494:	bb360b61 	.word	0xbb360b61
 8019498:	3e2aaaab 	.word	0x3e2aaaab
 801949c:	43160000 	.word	0x43160000
 80194a0:	0da24260 	.word	0x0da24260

080194a4 <__ieee754_sqrtf>:
 80194a4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80194a8:	4770      	bx	lr

080194aa <fabs>:
 80194aa:	ec51 0b10 	vmov	r0, r1, d0
 80194ae:	ee10 2a10 	vmov	r2, s0
 80194b2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80194b6:	ec43 2b10 	vmov	d0, r2, r3
 80194ba:	4770      	bx	lr

080194bc <finite>:
 80194bc:	ee10 3a90 	vmov	r3, s1
 80194c0:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 80194c4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80194c8:	0fc0      	lsrs	r0, r0, #31
 80194ca:	4770      	bx	lr

080194cc <matherr>:
 80194cc:	2000      	movs	r0, #0
 80194ce:	4770      	bx	lr

080194d0 <nan>:
 80194d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80194d8 <nan+0x8>
 80194d4:	4770      	bx	lr
 80194d6:	bf00      	nop
 80194d8:	00000000 	.word	0x00000000
 80194dc:	7ff80000 	.word	0x7ff80000

080194e0 <rint>:
 80194e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80194e2:	ec51 0b10 	vmov	r0, r1, d0
 80194e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80194ea:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80194ee:	2e13      	cmp	r6, #19
 80194f0:	460b      	mov	r3, r1
 80194f2:	ee10 4a10 	vmov	r4, s0
 80194f6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80194fa:	dc56      	bgt.n	80195aa <rint+0xca>
 80194fc:	2e00      	cmp	r6, #0
 80194fe:	da2b      	bge.n	8019558 <rint+0x78>
 8019500:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8019504:	4302      	orrs	r2, r0
 8019506:	d023      	beq.n	8019550 <rint+0x70>
 8019508:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801950c:	4302      	orrs	r2, r0
 801950e:	4254      	negs	r4, r2
 8019510:	4314      	orrs	r4, r2
 8019512:	0c4b      	lsrs	r3, r1, #17
 8019514:	0b24      	lsrs	r4, r4, #12
 8019516:	045b      	lsls	r3, r3, #17
 8019518:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801951c:	ea44 0103 	orr.w	r1, r4, r3
 8019520:	460b      	mov	r3, r1
 8019522:	492f      	ldr	r1, [pc, #188]	; (80195e0 <rint+0x100>)
 8019524:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8019528:	e9d1 6700 	ldrd	r6, r7, [r1]
 801952c:	4602      	mov	r2, r0
 801952e:	4639      	mov	r1, r7
 8019530:	4630      	mov	r0, r6
 8019532:	f7e6 fecb 	bl	80002cc <__adddf3>
 8019536:	e9cd 0100 	strd	r0, r1, [sp]
 801953a:	463b      	mov	r3, r7
 801953c:	4632      	mov	r2, r6
 801953e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019542:	f7e6 fec1 	bl	80002c8 <__aeabi_dsub>
 8019546:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801954a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801954e:	4639      	mov	r1, r7
 8019550:	ec41 0b10 	vmov	d0, r0, r1
 8019554:	b003      	add	sp, #12
 8019556:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019558:	4a22      	ldr	r2, [pc, #136]	; (80195e4 <rint+0x104>)
 801955a:	4132      	asrs	r2, r6
 801955c:	ea01 0702 	and.w	r7, r1, r2
 8019560:	4307      	orrs	r7, r0
 8019562:	d0f5      	beq.n	8019550 <rint+0x70>
 8019564:	0852      	lsrs	r2, r2, #1
 8019566:	4011      	ands	r1, r2
 8019568:	430c      	orrs	r4, r1
 801956a:	d00b      	beq.n	8019584 <rint+0xa4>
 801956c:	ea23 0202 	bic.w	r2, r3, r2
 8019570:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8019574:	2e13      	cmp	r6, #19
 8019576:	fa43 f306 	asr.w	r3, r3, r6
 801957a:	bf0c      	ite	eq
 801957c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8019580:	2400      	movne	r4, #0
 8019582:	4313      	orrs	r3, r2
 8019584:	4916      	ldr	r1, [pc, #88]	; (80195e0 <rint+0x100>)
 8019586:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801958a:	4622      	mov	r2, r4
 801958c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8019590:	4620      	mov	r0, r4
 8019592:	4629      	mov	r1, r5
 8019594:	f7e6 fe9a 	bl	80002cc <__adddf3>
 8019598:	e9cd 0100 	strd	r0, r1, [sp]
 801959c:	4622      	mov	r2, r4
 801959e:	462b      	mov	r3, r5
 80195a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80195a4:	f7e6 fe90 	bl	80002c8 <__aeabi_dsub>
 80195a8:	e7d2      	b.n	8019550 <rint+0x70>
 80195aa:	2e33      	cmp	r6, #51	; 0x33
 80195ac:	dd07      	ble.n	80195be <rint+0xde>
 80195ae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80195b2:	d1cd      	bne.n	8019550 <rint+0x70>
 80195b4:	ee10 2a10 	vmov	r2, s0
 80195b8:	f7e6 fe88 	bl	80002cc <__adddf3>
 80195bc:	e7c8      	b.n	8019550 <rint+0x70>
 80195be:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80195c2:	f04f 32ff 	mov.w	r2, #4294967295
 80195c6:	40f2      	lsrs	r2, r6
 80195c8:	4210      	tst	r0, r2
 80195ca:	d0c1      	beq.n	8019550 <rint+0x70>
 80195cc:	0852      	lsrs	r2, r2, #1
 80195ce:	4210      	tst	r0, r2
 80195d0:	bf1f      	itttt	ne
 80195d2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80195d6:	ea20 0202 	bicne.w	r2, r0, r2
 80195da:	4134      	asrne	r4, r6
 80195dc:	4314      	orrne	r4, r2
 80195de:	e7d1      	b.n	8019584 <rint+0xa4>
 80195e0:	0801a128 	.word	0x0801a128
 80195e4:	000fffff 	.word	0x000fffff

080195e8 <scalbn>:
 80195e8:	b570      	push	{r4, r5, r6, lr}
 80195ea:	ec55 4b10 	vmov	r4, r5, d0
 80195ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80195f2:	4606      	mov	r6, r0
 80195f4:	462b      	mov	r3, r5
 80195f6:	b9aa      	cbnz	r2, 8019624 <scalbn+0x3c>
 80195f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80195fc:	4323      	orrs	r3, r4
 80195fe:	d03b      	beq.n	8019678 <scalbn+0x90>
 8019600:	4b31      	ldr	r3, [pc, #196]	; (80196c8 <scalbn+0xe0>)
 8019602:	4629      	mov	r1, r5
 8019604:	2200      	movs	r2, #0
 8019606:	ee10 0a10 	vmov	r0, s0
 801960a:	f7e7 f815 	bl	8000638 <__aeabi_dmul>
 801960e:	4b2f      	ldr	r3, [pc, #188]	; (80196cc <scalbn+0xe4>)
 8019610:	429e      	cmp	r6, r3
 8019612:	4604      	mov	r4, r0
 8019614:	460d      	mov	r5, r1
 8019616:	da12      	bge.n	801963e <scalbn+0x56>
 8019618:	a327      	add	r3, pc, #156	; (adr r3, 80196b8 <scalbn+0xd0>)
 801961a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801961e:	f7e7 f80b 	bl	8000638 <__aeabi_dmul>
 8019622:	e009      	b.n	8019638 <scalbn+0x50>
 8019624:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8019628:	428a      	cmp	r2, r1
 801962a:	d10c      	bne.n	8019646 <scalbn+0x5e>
 801962c:	ee10 2a10 	vmov	r2, s0
 8019630:	4620      	mov	r0, r4
 8019632:	4629      	mov	r1, r5
 8019634:	f7e6 fe4a 	bl	80002cc <__adddf3>
 8019638:	4604      	mov	r4, r0
 801963a:	460d      	mov	r5, r1
 801963c:	e01c      	b.n	8019678 <scalbn+0x90>
 801963e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8019642:	460b      	mov	r3, r1
 8019644:	3a36      	subs	r2, #54	; 0x36
 8019646:	4432      	add	r2, r6
 8019648:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801964c:	428a      	cmp	r2, r1
 801964e:	dd0b      	ble.n	8019668 <scalbn+0x80>
 8019650:	ec45 4b11 	vmov	d1, r4, r5
 8019654:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80196c0 <scalbn+0xd8>
 8019658:	f000 f90e 	bl	8019878 <copysign>
 801965c:	a318      	add	r3, pc, #96	; (adr r3, 80196c0 <scalbn+0xd8>)
 801965e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019662:	ec51 0b10 	vmov	r0, r1, d0
 8019666:	e7da      	b.n	801961e <scalbn+0x36>
 8019668:	2a00      	cmp	r2, #0
 801966a:	dd08      	ble.n	801967e <scalbn+0x96>
 801966c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8019670:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8019674:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8019678:	ec45 4b10 	vmov	d0, r4, r5
 801967c:	bd70      	pop	{r4, r5, r6, pc}
 801967e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8019682:	da0d      	bge.n	80196a0 <scalbn+0xb8>
 8019684:	f24c 3350 	movw	r3, #50000	; 0xc350
 8019688:	429e      	cmp	r6, r3
 801968a:	ec45 4b11 	vmov	d1, r4, r5
 801968e:	dce1      	bgt.n	8019654 <scalbn+0x6c>
 8019690:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80196b8 <scalbn+0xd0>
 8019694:	f000 f8f0 	bl	8019878 <copysign>
 8019698:	a307      	add	r3, pc, #28	; (adr r3, 80196b8 <scalbn+0xd0>)
 801969a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801969e:	e7e0      	b.n	8019662 <scalbn+0x7a>
 80196a0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80196a4:	3236      	adds	r2, #54	; 0x36
 80196a6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80196aa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80196ae:	4620      	mov	r0, r4
 80196b0:	4629      	mov	r1, r5
 80196b2:	2200      	movs	r2, #0
 80196b4:	4b06      	ldr	r3, [pc, #24]	; (80196d0 <scalbn+0xe8>)
 80196b6:	e7b2      	b.n	801961e <scalbn+0x36>
 80196b8:	c2f8f359 	.word	0xc2f8f359
 80196bc:	01a56e1f 	.word	0x01a56e1f
 80196c0:	8800759c 	.word	0x8800759c
 80196c4:	7e37e43c 	.word	0x7e37e43c
 80196c8:	43500000 	.word	0x43500000
 80196cc:	ffff3cb0 	.word	0xffff3cb0
 80196d0:	3c900000 	.word	0x3c900000

080196d4 <fabsf>:
 80196d4:	ee10 3a10 	vmov	r3, s0
 80196d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80196dc:	ee00 3a10 	vmov	s0, r3
 80196e0:	4770      	bx	lr

080196e2 <finitef>:
 80196e2:	ee10 3a10 	vmov	r3, s0
 80196e6:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80196ea:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80196ee:	bfac      	ite	ge
 80196f0:	2000      	movge	r0, #0
 80196f2:	2001      	movlt	r0, #1
 80196f4:	4770      	bx	lr
	...

080196f8 <nanf>:
 80196f8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8019700 <nanf+0x8>
 80196fc:	4770      	bx	lr
 80196fe:	bf00      	nop
 8019700:	7fc00000 	.word	0x7fc00000

08019704 <rintf>:
 8019704:	b513      	push	{r0, r1, r4, lr}
 8019706:	ee10 1a10 	vmov	r1, s0
 801970a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801970e:	0ddc      	lsrs	r4, r3, #23
 8019710:	3c7f      	subs	r4, #127	; 0x7f
 8019712:	2c16      	cmp	r4, #22
 8019714:	dc46      	bgt.n	80197a4 <rintf+0xa0>
 8019716:	b32b      	cbz	r3, 8019764 <rintf+0x60>
 8019718:	2c00      	cmp	r4, #0
 801971a:	ee10 2a10 	vmov	r2, s0
 801971e:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8019722:	da21      	bge.n	8019768 <rintf+0x64>
 8019724:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8019728:	425b      	negs	r3, r3
 801972a:	4a21      	ldr	r2, [pc, #132]	; (80197b0 <rintf+0xac>)
 801972c:	0a5b      	lsrs	r3, r3, #9
 801972e:	0d09      	lsrs	r1, r1, #20
 8019730:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8019734:	0509      	lsls	r1, r1, #20
 8019736:	430b      	orrs	r3, r1
 8019738:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 801973c:	ee07 3a90 	vmov	s15, r3
 8019740:	edd2 6a00 	vldr	s13, [r2]
 8019744:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8019748:	ed8d 7a01 	vstr	s14, [sp, #4]
 801974c:	eddd 7a01 	vldr	s15, [sp, #4]
 8019750:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8019754:	ee17 3a90 	vmov	r3, s15
 8019758:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801975c:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8019760:	ee00 3a10 	vmov	s0, r3
 8019764:	b002      	add	sp, #8
 8019766:	bd10      	pop	{r4, pc}
 8019768:	4b12      	ldr	r3, [pc, #72]	; (80197b4 <rintf+0xb0>)
 801976a:	4123      	asrs	r3, r4
 801976c:	4219      	tst	r1, r3
 801976e:	d0f9      	beq.n	8019764 <rintf+0x60>
 8019770:	085b      	lsrs	r3, r3, #1
 8019772:	4219      	tst	r1, r3
 8019774:	d006      	beq.n	8019784 <rintf+0x80>
 8019776:	ea21 0203 	bic.w	r2, r1, r3
 801977a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 801977e:	fa43 f404 	asr.w	r4, r3, r4
 8019782:	4322      	orrs	r2, r4
 8019784:	4b0a      	ldr	r3, [pc, #40]	; (80197b0 <rintf+0xac>)
 8019786:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801978a:	ed90 7a00 	vldr	s14, [r0]
 801978e:	ee07 2a90 	vmov	s15, r2
 8019792:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019796:	edcd 7a01 	vstr	s15, [sp, #4]
 801979a:	ed9d 0a01 	vldr	s0, [sp, #4]
 801979e:	ee30 0a47 	vsub.f32	s0, s0, s14
 80197a2:	e7df      	b.n	8019764 <rintf+0x60>
 80197a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80197a8:	d3dc      	bcc.n	8019764 <rintf+0x60>
 80197aa:	ee30 0a00 	vadd.f32	s0, s0, s0
 80197ae:	e7d9      	b.n	8019764 <rintf+0x60>
 80197b0:	0801a138 	.word	0x0801a138
 80197b4:	007fffff 	.word	0x007fffff

080197b8 <scalbnf>:
 80197b8:	b508      	push	{r3, lr}
 80197ba:	ee10 2a10 	vmov	r2, s0
 80197be:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80197c2:	ed2d 8b02 	vpush	{d8}
 80197c6:	eef0 0a40 	vmov.f32	s1, s0
 80197ca:	d004      	beq.n	80197d6 <scalbnf+0x1e>
 80197cc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80197d0:	d306      	bcc.n	80197e0 <scalbnf+0x28>
 80197d2:	ee70 0a00 	vadd.f32	s1, s0, s0
 80197d6:	ecbd 8b02 	vpop	{d8}
 80197da:	eeb0 0a60 	vmov.f32	s0, s1
 80197de:	bd08      	pop	{r3, pc}
 80197e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80197e4:	d21c      	bcs.n	8019820 <scalbnf+0x68>
 80197e6:	4b1f      	ldr	r3, [pc, #124]	; (8019864 <scalbnf+0xac>)
 80197e8:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8019868 <scalbnf+0xb0>
 80197ec:	4298      	cmp	r0, r3
 80197ee:	ee60 0a27 	vmul.f32	s1, s0, s15
 80197f2:	db10      	blt.n	8019816 <scalbnf+0x5e>
 80197f4:	ee10 2a90 	vmov	r2, s1
 80197f8:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 80197fc:	3b19      	subs	r3, #25
 80197fe:	4403      	add	r3, r0
 8019800:	2bfe      	cmp	r3, #254	; 0xfe
 8019802:	dd0f      	ble.n	8019824 <scalbnf+0x6c>
 8019804:	ed9f 8a19 	vldr	s16, [pc, #100]	; 801986c <scalbnf+0xb4>
 8019808:	eeb0 0a48 	vmov.f32	s0, s16
 801980c:	f000 f843 	bl	8019896 <copysignf>
 8019810:	ee60 0a08 	vmul.f32	s1, s0, s16
 8019814:	e7df      	b.n	80197d6 <scalbnf+0x1e>
 8019816:	eddf 7a16 	vldr	s15, [pc, #88]	; 8019870 <scalbnf+0xb8>
 801981a:	ee60 0aa7 	vmul.f32	s1, s1, s15
 801981e:	e7da      	b.n	80197d6 <scalbnf+0x1e>
 8019820:	0ddb      	lsrs	r3, r3, #23
 8019822:	e7ec      	b.n	80197fe <scalbnf+0x46>
 8019824:	2b00      	cmp	r3, #0
 8019826:	dd06      	ble.n	8019836 <scalbnf+0x7e>
 8019828:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 801982c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8019830:	ee00 3a90 	vmov	s1, r3
 8019834:	e7cf      	b.n	80197d6 <scalbnf+0x1e>
 8019836:	f113 0f16 	cmn.w	r3, #22
 801983a:	da06      	bge.n	801984a <scalbnf+0x92>
 801983c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8019840:	4298      	cmp	r0, r3
 8019842:	dcdf      	bgt.n	8019804 <scalbnf+0x4c>
 8019844:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8019870 <scalbnf+0xb8>
 8019848:	e7de      	b.n	8019808 <scalbnf+0x50>
 801984a:	3319      	adds	r3, #25
 801984c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8019850:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8019854:	eddf 7a07 	vldr	s15, [pc, #28]	; 8019874 <scalbnf+0xbc>
 8019858:	ee07 3a10 	vmov	s14, r3
 801985c:	ee67 0a27 	vmul.f32	s1, s14, s15
 8019860:	e7b9      	b.n	80197d6 <scalbnf+0x1e>
 8019862:	bf00      	nop
 8019864:	ffff3cb0 	.word	0xffff3cb0
 8019868:	4c000000 	.word	0x4c000000
 801986c:	7149f2ca 	.word	0x7149f2ca
 8019870:	0da24260 	.word	0x0da24260
 8019874:	33000000 	.word	0x33000000

08019878 <copysign>:
 8019878:	ec51 0b10 	vmov	r0, r1, d0
 801987c:	ee11 0a90 	vmov	r0, s3
 8019880:	ee10 2a10 	vmov	r2, s0
 8019884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8019888:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 801988c:	ea41 0300 	orr.w	r3, r1, r0
 8019890:	ec43 2b10 	vmov	d0, r2, r3
 8019894:	4770      	bx	lr

08019896 <copysignf>:
 8019896:	ee10 3a10 	vmov	r3, s0
 801989a:	ee10 2a90 	vmov	r2, s1
 801989e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80198a2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80198a6:	4313      	orrs	r3, r2
 80198a8:	ee00 3a10 	vmov	s0, r3
 80198ac:	4770      	bx	lr
	...

080198b0 <_init>:
 80198b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198b2:	bf00      	nop
 80198b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198b6:	bc08      	pop	{r3}
 80198b8:	469e      	mov	lr, r3
 80198ba:	4770      	bx	lr

080198bc <_fini>:
 80198bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80198be:	bf00      	nop
 80198c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80198c2:	bc08      	pop	{r3}
 80198c4:	469e      	mov	lr, r3
 80198c6:	4770      	bx	lr
