// ADD R - 111000001000AAAADDDD00000000BBBB
// ADD I - 111000101000AAAADDDD0000IIIIIIII
// SUB R - 111000000100AAAADDDD00000000BBBB
// SUB I - 111000100100AAAADDDD0000IIIIIIII
// CMP R - 111000000101AAAADDDD00000000BBBB
// CMP I - 111000100101AAAADDDD0000IIIIIIII
// LDR   - 111001011001AAAADDDDIIIIIIIIIIII 
// STR   - 111001011000AAAADDDDIIIIIIIIIIII
// BXX   - COND1010IIIIIIIIIIIIIIIIIIIIIIII

// Equal            - COND = 0000 
// Not Equal        - COND = 0001 
// Greater or Equal - COND = 1010 
// Greater          - COND = 1100 
// Less or Equal    - COND = 1101 
// Less             - COND = 1011


// FIRST TEST FOR PIPELINE REGISTERS !


// Only adds values that do not cause hazards

/*
11100000100011110000000000001111 // ADD R0, R15, R15   PC=0   R0=16
11100010100011110001000000001010 // ADD R1, R15, #10   PC=4   R1=22
11100000100011110010000000001111 // ADD R2, R15, R15   PC=8   R2=32
11100010100011110011000000001100 // ADD R3, R15, #12   PC=12  R3=32
11100000100000000100000000000001 // ADD R4, R0,  R1    PC=16  R4=38
11100010100000000101000000000001 // ADD R5, R0,  #1    PC=20  R5=17
11100000100011110000000000001111 // ADD R0, R15, R15   PC=24  R0=64
11100000100011110000000000001111 // ADD R0, R15, R15   PC=28  R0=72
11100000100011110000000000001111 // ADD R0, R15, R15   PC=32  R0=80
11100000100011110000000000001111 // ADD R0, R15, R15   PC=36  R0=88
11100000100011110000000000001111 // ADD R0, R15, R15   PC=40  R0=96
11100000100011110000000000001111 // ADD R0, R15, R15   PC=44  R0=104
*/


// SECOND TEST FOR PIPELINE REGISTERS !


// Tests Forwarding
// Only adds two values together that would cause a data hazard

/*
11100000100011110000000000001111 // ADD R0, R15, R15   PC=0   R0=16
11100010100000000001000000001010 // ADD R1, R0,  #10   PC=4   R1=26
11100000100000000010000000000001 // ADD R2, R0,  R1    PC=8   R2=42
11100010100011110000000000000000 // ADD R0, R15, #0    PC=12  R0=20
11100010100011110000000000000000 // ADD R0, R15, #0    PC=16  R0=24
11100010100011110000000000000000 // ADD R0, R15, #0    PC=20  R0=28
11100010100011110000000000000000 // ADD R0, R15, #0    PC=24  R0=32
11100010100011110000000000000000 // ADD R0, R15, #0    PC=28  R0=36
*/


// THIRD TEST FOR PIPELINE REGISTERS !


// Tests stalling
// Uses multiple operations to properly test

/*
11100010100011110000000000000000 // ADD R0, R15, #0     PC=0   R0=8
11100101100000000000000000000000 // STR R0, [R0, #0]    PC=4   STR
11100010100011110001000000000000 // ADD R1, R15, #0     PC=8   R1=16
11100101100100000001000000000000 // LDR R1, [R0, #0]    PC=12  R1=8
11100010100000010001000000000001 // ADD R1, R1,  #1     PC=16  R1=9
11100101100100000010000000000000 // LDR R2, [R0, #0]    PC=20  R2=8
11100010100000100001000000000010 // ADD R1, R2,  #2     PC=24  R1=10
11100101100100000011000000000000 // LDR R3, [R0, #0]    PC=28  R3=8
11100010100000110001000000000011 // ADD R1, R3,  #3     PC=32  R1=11
11100101100100000100000000000000 // LDR R4, [R0, #0]    PC=36  R4=8
11100010100001000001000000000100 // ADD R1, R4,  #4     PC=40  R1=12
*/


// FOURTH TEST FOR PIPELINE REGISTERS !


// Tests branching and flag conditions
// Uses SUBS (CMP) to store flags and BXX to branch

/*
11100010100011110000000000000000 // ADD R0, R15, #0   PC=0   R0=8   BACK
11100010010100000001000000001000 // CMP R1, R0,  #8   PC=4   R1=0
00011010000000000000000000000011 // BNE FORWARD       PC=8   PC'=28 
11100000100011110010000000001111 // ADD R2, R15, R15  PC=12  
11100010100011110000000000000000 // ADD R0, R15, #0   PC=16
11100010100011110000000000000000 // ADD R0, R15, #0   PC=20
11100010100011110000000000000000 // ADD R0, R15, #0   PC=24
11100010100011110000000000000000 // ADD R0, R15, #0   PC=28  R0=36  FORWARD
11100010100011110000000000000000 // ADD R0, R15, #0   PC=32  R0=40
11101010111111111111111111111110 // B LOOP            PC=36  PC'=36 LOOP
*/


// FIFTH TEST FOR PIPELINE REGISTERS !


// Tests all functions in one test
// Adds more instructions to the memfile3 provided

/*
11100000010011110000000000001111	//  MAIN	SUB  R0 R15 R15    PC=0   R0=0
11100010100000000001000000000001	//  		ADD  R1 R0 #1      PC=4   R1=1
11100001100000000010000000000001	//  		ORR  R2 R0 R1      PC=8   R2=1
11100010100000000010000000000010	//  		ADD  R2 R0 #2      PC=12  R2=2
11100010010100100000000000000000	//       SUBS R0 R2 #0      PC=16  R0=2
00001010000000000000000000000001 //       BEQ  TAG1          PC=20  PC'=24
11100000000000100010000000000000	//  		AND  R2 R2 R0      PC=24  R2=2
11100000000000100001000000000000	//  		AND  R1 R2 R0      PC=28  R1=2
11100000100000011001000000000000	//  TAG1	ADD  R9 R1 R0      PC=32  R9=4
11100101100000001001000000001001	//  		STR  R9 [R0, #9]   PC=36  STR
11100101100100000011000000001001	//  		LDR  R3 [R0, #9]   PC=40  R3=4
11100000000000110010000000000010	//  REDO	AND  R2 R3 R2      PC=44  R2=0    R2=4
11100000010100100010000000000000	//  		SUBS R2 R2 R0      PC=48  R2=-2   R2=2
10111010111111111111111111111100 //  		BLT REDO           PC=52  PC'=44  PC'=56
11101010111111111111111111111110 //  LOOP B LOOP             PC=56          PC'=56 
*/