# Synchronous FIFO (Verilog)

## ğŸ“Œ Overview
This project implements a **Synchronous FIFO (First In First Out)** memory buffer in Verilog.  
The design supports configurable depth and width, and includes status signals for **full**, **empty**, **overflow**, **underflow** and **concurrent** conditions.  

A testbench is provided to verify the functionality using simulation.

---

## ğŸ› ï¸ Features
- Parameterized data width and depth
- Write and Read operations synchronized to clock
- Status flags:
  - **Full**
  - **Empty**
  - **Overflow**
  - **Underflow**
  - **Concurrent**
- Verified with a testbench and ModelSim simulation

---

## ğŸ“‚ Project Structure
Synchronous_FIFO/
â”€â”€ src/
   â””â”€â”€ syn_fifo.v          # FIFO RTL
â”€â”€ tb/
  â””â”€â”€ tb.v                # Testbench
â”œâ”€â”€ sim/
  â””â”€â”€ run.do              # Simulation script (ModelSim/Questa)
â”œâ”€â”€ README.md               # Project description
â””â”€â”€ waveform.png            # (Optional) Add a screenshot of simulation results
