#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 28 20:50:54 2019
# Process ID: 16844
# Current directory: /home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.runs/arm_gray_counter_ip_0_0_synth_1
# Command line: vivado -log arm_gray_counter_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_gray_counter_ip_0_0.tcl
# Log file: /home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.runs/arm_gray_counter_ip_0_0_synth_1/arm_gray_counter_ip_0_0.vds
# Journal file: /home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.runs/arm_gray_counter_ip_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source arm_gray_counter_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/gray_counter_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/ip_repo/led_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jesterhead1924/Documents/Xilinx/Vivado_Directories/Vivado/2018.3/data/ip'.
Command: synth_design -top arm_gray_counter_ip_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16922 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1623.402 ; gain = 69.875 ; free physical = 142 ; free virtual = 9622
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'arm_gray_counter_ip_0_0' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ip/arm_gray_counter_ip_0_0/synth/arm_gray_counter_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'gray_counter_ip_v1_0' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gray_counter_ip_v1_0_S_AXI' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0_S_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0_S_AXI.v:235]
INFO: [Synth 8-226] default block is never used [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0_S_AXI.v:376]
INFO: [Synth 8-6157] synthesizing module 'GrayCounter_System' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_System.v:21]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signal_posedge' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/signal_posedge.v:17]
INFO: [Synth 8-6155] done synthesizing module 'signal_posedge' (1#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/signal_posedge.v:17]
INFO: [Synth 8-6157] synthesizing module 'GrayCounter_Pulse' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_Nbit_Pulse.v:33]
	Parameter INIT_DISTANCE bound to: 100000000 - type: integer 
	Parameter FINAL_DISTANCE bound to: 500000 - type: integer 
	Parameter MINIMIZE_DISTANCE bound to: 500000 - type: integer 
	Parameter MID_DISTANCE bound to: 12500000 - type: integer 
WARNING: [Synth 8-5788] Register pulse_reg in module GrayCounter_Pulse is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_Nbit_Pulse.v:67]
INFO: [Synth 8-6155] done synthesizing module 'GrayCounter_Pulse' (2#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_Nbit_Pulse.v:33]
INFO: [Synth 8-6157] synthesizing module 'DigitLEDdriver' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/DigitLEDdriver.v:18]
	Parameter N bound to: 8 - type: integer 
	Parameter U bound to: 4 - type: integer 
	Parameter L bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Digit_chooser' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/Digit_chooser.v:26]
	Parameter N bound to: 8 - type: integer 
	Parameter MAX_CTR_VALUE bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Digit_chooser' (3#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/Digit_chooser.v:26]
INFO: [Synth 8-6157] synthesizing module 'LEDdecoder' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/LEDdecoder.v:18]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'LEDdecoder' (4#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/LEDdecoder.v:18]
INFO: [Synth 8-6155] done synthesizing module 'DigitLEDdriver' (5#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/DigitLEDdriver.v:18]
INFO: [Synth 8-6157] synthesizing module 'gray_Nbits' [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_Nbits.v:20]
	Parameter N bound to: 8 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter Zeros bound to: 9'b000000000 
INFO: [Synth 8-6155] done synthesizing module 'gray_Nbits' (6#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_Nbits.v:20]
INFO: [Synth 8-6155] done synthesizing module 'GrayCounter_System' (7#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/src/GrayCounter_System.v:21]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0_S_AXI.v:227]
INFO: [Synth 8-6155] done synthesizing module 'gray_counter_ip_v1_0_S_AXI' (8#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'gray_counter_ip_v1_0' (9#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ipshared/2c24/hdl/gray_counter_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'arm_gray_counter_ip_0_0' (10#1) [/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.srcs/sources_1/bd/arm/ip/arm_gray_counter_ip_0_0/synth/arm_gray_counter_ip_0_0.v:56]
WARNING: [Synth 8-3331] design gray_counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design gray_counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design gray_counter_ip_v1_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design gray_counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design gray_counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design gray_counter_ip_v1_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1670.152 ; gain = 116.625 ; free physical = 209 ; free virtual = 9634
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1670.152 ; gain = 116.625 ; free physical = 209 ; free virtual = 9634
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1670.152 ; gain = 116.625 ; free physical = 209 ; free virtual = 9634
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.184 ; gain = 0.000 ; free physical = 142 ; free virtual = 9391
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2037.184 ; gain = 0.000 ; free physical = 142 ; free virtual = 9391
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2038.184 ; gain = 1.000 ; free physical = 159 ; free virtual = 9392
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 228 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 228 ; free virtual = 9461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 230 ; free virtual = 9463
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "change_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "toggle" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 222 ; free virtual = 9456
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_posedge 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module GrayCounter_Pulse 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
Module Digit_chooser 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module DigitLEDdriver 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module gray_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gray_counter_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/gray_counter_ip_v1_0_S_AXI_inst/nolabel_line420/DigitLEDdriver_INST/Digit_chooserINSTANCE/change_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/gray_counter_ip_v1_0_S_AXI_inst/nolabel_line420/Counter_INST/toggle" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design arm_gray_counter_ip_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design arm_gray_counter_ip_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design arm_gray_counter_ip_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design arm_gray_counter_ip_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design arm_gray_counter_ip_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design arm_gray_counter_ip_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/gray_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/gray_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gray_counter_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/gray_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/gray_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/gray_counter_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 222 ; free virtual = 9457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 150 ; free virtual = 9287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 149 ; free virtual = 9286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 168 ; free virtual = 9283
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9280
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9280
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |    19|
|3     |LUT2   |    27|
|4     |LUT3   |    36|
|5     |LUT4   |    30|
|6     |LUT5   |    33|
|7     |LUT6   |    63|
|8     |FDCE   |    74|
|9     |FDPE   |    14|
|10    |FDRE   |   150|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   468|
|2     |  inst                              |gray_counter_ip_v1_0       |   468|
|3     |    gray_counter_ip_v1_0_S_AXI_inst |gray_counter_ip_v1_0_S_AXI |   468|
|4     |      nolabel_line420               |GrayCounter_System         |   276|
|5     |        Counter_INST                |gray_Nbits                 |    27|
|6     |        DigitLEDdriver_INST         |DigitLEDdriver             |    77|
|7     |          Digit_chooserINSTANCE     |Digit_chooser              |    62|
|8     |        pulser_INST                 |GrayCounter_Pulse          |   167|
|9     |        signal_posedge_INST         |signal_posedge             |     5|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 165 ; free virtual = 9279
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2038.184 ; gain = 116.625 ; free physical = 221 ; free virtual = 9336
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2038.184 ; gain = 484.656 ; free physical = 221 ; free virtual = 9336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.191 ; gain = 0.000 ; free physical = 150 ; free virtual = 9265
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2046.191 ; gain = 492.789 ; free physical = 204 ; free virtual = 9319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2046.191 ; gain = 0.000 ; free physical = 204 ; free virtual = 9319
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.runs/arm_gray_counter_ip_0_0_synth_1/arm_gray_counter_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP arm_gray_counter_ip_0_0, cache-ID = f6290a560b6d72e3
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2070.203 ; gain = 0.000 ; free physical = 200 ; free virtual = 9316
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jesterhead1924/Documents/CE435-Embedded_Systems/Labs/vivado-projects/lab3_step3/lab2_simple_arm.runs/arm_gray_counter_ip_0_0_synth_1/arm_gray_counter_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file arm_gray_counter_ip_0_0_utilization_synth.rpt -pb arm_gray_counter_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 20:51:28 2019...
