/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 360 144)
	(text "sc_ctrl" (rect 5 0 78 30)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 99 45 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Halt" (rect 0 0 46 30)(font "Intel Clear" (font_size 8)))
		(text "Halt" (rect 21 27 67 57)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Auto" (rect 0 0 53 30)(font "Intel Clear" (font_size 8)))
		(text "Auto" (rect 21 43 74 73)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "SC_Clear" (rect 0 0 101 30)(font "Intel Clear" (font_size 8)))
		(text "SC_Clear" (rect 21 59 122 89)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "1-instruction" (rect 0 0 141 30)(font "Intel Clear" (font_size 8)))
		(text "1-instruction" (rect 21 75 162 105)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "SC[3..0]" (rect 0 0 87 30)(font "Intel Clear" (font_size 8)))
		(text "SC[3..0]" (rect 21 91 108 121)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 344 32)
		(output)
		(text "Stop_clear" (rect 0 0 120 30)(font "Intel Clear" (font_size 8)))
		(text "Stop_clear" (rect 203 27 323 57)(font "Intel Clear" (font_size 8)))
		(line (pt 344 32)(pt 328 32))
	)
	(port
		(pt 344 48)
		(output)
		(text "Stop_load" (rect 0 0 115 30)(font "Intel Clear" (font_size 8)))
		(text "Stop_load" (rect 208 43 323 73)(font "Intel Clear" (font_size 8)))
		(line (pt 344 48)(pt 328 48))
	)
	(port
		(pt 344 64)
		(output)
		(text "SC_Clear_out" (rect 0 0 151 30)(font "Intel Clear" (font_size 8)))
		(text "SC_Clear_out" (rect 172 59 323 89)(font "Intel Clear" (font_size 8)))
		(line (pt 344 64)(pt 328 64))
	)
	(port
		(pt 344 80)
		(output)
		(text "SC_Inc" (rect 0 0 76 30)(font "Intel Clear" (font_size 8)))
		(text "SC_Inc" (rect 247 75 323 105)(font "Intel Clear" (font_size 8)))
		(line (pt 344 80)(pt 328 80))
	)
	(drawing
		(rectangle (rect 16 16 328 112))
	)
)
