Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1$reg0		16	9		#r2
hw_input_global_wrapper_stencil$d_reg__U2$reg0		16	11		#r3
hw_input_global_wrapper_stencil$d_reg__U3$reg0		12	17		#r4
hw_input_global_wrapper_stencil$d_reg__U4$reg0		12	21		#r5
hw_input_global_wrapper_stencil$d_reg__U5$reg0		10	11		#r6
hw_input_global_wrapper_stencil$d_reg__U6$reg0		10	9		#r7
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet		7	12		#m8
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0		3	0		#I0
io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg6		4	7		#r30
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		5	0		#I10
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg0		6	3		#r11
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg1		6	11		#r12
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg2		8	11		#r13
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg3		12	9		#r14
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg4		14	9		#r15
io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0$reg5		8	13		#r16
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		1	0		#i1
io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg7		12	5		#r31
op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131		9	6		#p17
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$_join_i2174_i1808		13	10		#p29
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$_join_i2166_i364		11	10		#p26
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_0$_join_i2142_i1110		9	8		#p18
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_0$opN_1$_join_i2149_i2127		11	12		#p20
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$_join_i2165_i1808		13	12		#p25
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_0$_join_i2157_i2127		13	20		#p22
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_0$opN_1$opN_1$_join_i2164_i2127		17	12		#p24
op_hcompute_conv_stencil_1$inner_compute$add_287_310_311_tree$opN_1$_join_i2173_i2127		17	10		#p28
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_288_289_i2145_i1461		9	12		#p19
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_292_293_i2153_i1461		13	22		#p21
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_296_297_i2160_i1461		13	14		#p23
op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_8_300_301_i2169_i1461		13	8		#p27
op_hcompute_hw_output_stencil_port_controller_garnet		23	6		#m9
