
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003351                       # Number of seconds simulated
sim_ticks                                  3351322248                       # Number of ticks simulated
final_tick                               574882359924                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 395163                       # Simulator instruction rate (inst/s)
host_op_rate                                   508517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 308261                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919916                       # Number of bytes of host memory used
host_seconds                                 10871.71                       # Real time elapsed on the host
sim_insts                                  4296092430                       # Number of instructions simulated
sim_ops                                    5528452846                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       213248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       111232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        87680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       152192                       # Number of bytes read from this memory
system.physmem.bytes_read::total               586112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       250624                       # Number of bytes written to this memory
system.physmem.bytes_written::total            250624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1666                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          869                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1189                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4579                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1958                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1958                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1527755                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     63631004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1642337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33190482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1604143                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26162808                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1718725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     45412523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               174889777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1527755                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1642337                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1604143                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1718725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6492960                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          74783617                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               74783617                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          74783617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1527755                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     63631004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1642337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33190482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1604143                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26162808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1718725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     45412523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              249673394                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8036745                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2853226                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486638                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188902                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428252                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384500                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200146                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3495884                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15847406                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2853226                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584646                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         874897                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        347995                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719407                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7885734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.315661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4528731     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601634      7.63%     65.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294245      3.73%     68.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222322      2.82%     71.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181726      2.30%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158766      2.01%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54285      0.69%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195046      2.47%     79.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648979     20.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7885734                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355023                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.971869                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3619268                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       324610                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3243516                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16325                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682014                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313235                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2857                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17713716                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4435                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682014                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3770817                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         142315                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40654                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107076                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       142851                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17155200                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         71274                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        59179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22719182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78102989                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78102989                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7815734                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2135                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1134                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           363035                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2625230                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595052                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7528                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       161656                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16138684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13771889                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4655072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12620410                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7885734                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.746431                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.860392                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2827884     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1684858     21.37%     57.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       833793     10.57%     67.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       996790     12.64%     80.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751407      9.53%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477100      6.05%     96.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206400      2.62%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60469      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47033      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7885734                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58485     73.04%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12413     15.50%     88.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9179     11.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804656     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109504      0.80%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359969     17.14%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       496764      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13771889                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.713615                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80077                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005815                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35527542                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20795995                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13287342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13851966                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22530                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       737151                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155294                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682014                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          81243                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7158                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16140827                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2625230                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595052                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1126                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          100                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95098                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206670                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468433                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257695                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303451                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2741347                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017147                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483652                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.675857                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313142                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13287342                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996422                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19691666                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.653324                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406082                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4770750                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187135                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7203720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.292165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3368627     46.76%     46.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532445     21.27%     68.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838600     11.64%     79.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305536      4.24%     83.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       260323      3.61%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115368      1.60%     89.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279940      3.89%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        76890      1.07%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       425991      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7203720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       425991                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22918558                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32964783                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 151011                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.803674                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.803674                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.244285                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.244285                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62362417                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17438262                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18277917                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8036745                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3028992                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2467005                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200850                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1248458                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1175732                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322888                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8880                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3115627                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16535915                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3028992                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1498620                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3464991                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1081426                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        454400                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1528788                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86746                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7912678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.587999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.373537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4447687     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          242027      3.06%     59.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          253044      3.20%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          396516      5.01%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189061      2.39%     69.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          267888      3.39%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          177947      2.25%     75.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131091      1.66%     77.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1807417     22.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7912678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376893                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.057539                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3281891                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       411393                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3315269                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27508                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        876613                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       514583                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1065                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19747235                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3970                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        876613                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3447323                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97197                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       102398                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3175500                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       213643                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19035179                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           34                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        122794                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63737                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26653135                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88725316                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88725316                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16258196                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10394850                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3275                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1675                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           565374                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1770740                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       914778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9972                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       281086                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17839394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14169378                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25532                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6148708                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18970012                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7912678                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.790718                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.931935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2735768     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1724020     21.79%     56.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1113484     14.07%     70.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       752522      9.51%     79.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       699091      8.84%     88.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       386762      4.89%     93.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349621      4.42%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78356      0.99%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73054      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7912678                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106420     77.78%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15210     11.12%     88.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15193     11.10%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11823500     83.44%     83.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188558      1.33%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1598      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1404995      9.92%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       750727      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14169378                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.763074                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136823                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009656                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36413788                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23991505                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13762359                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14306201                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20411                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       707010                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241567                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        876613                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          57691                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12456                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17842686                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44182                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1770740                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       914778                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1666                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120028                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233829                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13911277                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1311183                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258100                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2033867                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1978223                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            722684                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.730959                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13772971                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13762359                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9030177                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25664893                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712429                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351849                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9473391                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11663221                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6179457                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3263                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202637                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7036065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.657634                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2682988     38.13%     38.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1997890     28.39%     66.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       794753     11.30%     77.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       399035      5.67%     83.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       365223      5.19%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166153      2.36%     91.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180341      2.56%     93.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92439      1.31%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357243      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7036065                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9473391                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11663221                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1736941                       # Number of memory references committed
system.switch_cpus1.commit.loads              1063730                       # Number of loads committed
system.switch_cpus1.commit.membars               1625                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1683900                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10506846                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       240367                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357243                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24521331                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36563019                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 124067                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9473391                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11663221                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9473391                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.848349                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.848349                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.178760                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.178760                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62455000                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19084241                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18187057                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3250                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8036745                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2980021                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2427922                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202329                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1218785                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1161026                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314091                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8945                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3122387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16259281                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2980021                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1475117                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3602343                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1037122                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        448390                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1529766                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82251                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8006056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.511100                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.325531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4403713     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          374035      4.67%     59.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          371481      4.64%     64.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          462352      5.78%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          141476      1.77%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          181869      2.27%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152323      1.90%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          139690      1.74%     77.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1779117     22.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8006056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370799                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.023118                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3275494                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       422292                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3443456                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32189                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        832624                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       504213                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19377173                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1948                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        832624                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3423890                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46785                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       204707                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3325161                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       172880                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18708559                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106740                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26280932                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87154643                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87154643                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16306587                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         9974345                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3498                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1870                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           477247                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1729900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       895277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8251                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       277408                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17580133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3503                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14163040                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29577                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5858355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17670212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8006056                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769041                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.910730                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2846256     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1663557     20.78%     56.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1110407     13.87%     70.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       773164      9.66%     79.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       768891      9.60%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       368704      4.61%     94.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351802      4.39%     98.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56919      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        66356      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8006056                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          89365     75.66%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         14712     12.46%     88.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14039     11.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11837132     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177172      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1618      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1402157      9.90%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       744961      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14163040                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.762286                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             118116                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008340                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36479829                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23442113                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13766846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14281156                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17364                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       665651                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       219542                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        832624                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          25070                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4220                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17583636                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1729900                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       895277                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1855                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3315                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122455                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114357                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       236812                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13918282                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1308999                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       244758                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2028966                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1987895                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            719967                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731831                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13782851                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13766846                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8935660                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25215643                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.712988                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354370                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9484831                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11691890                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5891793                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3309                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       203777                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7173432                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629888                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.162026                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2826802     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1957623     27.29%     66.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       796979     11.11%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       433276      6.04%     83.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379131      5.29%     89.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154912      2.16%     91.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173237      2.41%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101801      1.42%     95.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       349671      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7173432                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9484831                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11691890                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1739984                       # Number of memory references committed
system.switch_cpus2.commit.loads              1064249                       # Number of loads committed
system.switch_cpus2.commit.membars               1644                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1696538                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10525211                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241680                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       349671                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24407275                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36000775                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1830                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  30689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9484831                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11691890                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9484831                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847326                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847326                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.180183                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.180183                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62474509                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19138499                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17904741                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8036745                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2915614                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2372976                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       196641                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1197181                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1126349                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          308161                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8640                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2911490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16096608                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2915614                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1434510                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3542456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1053737                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        590814                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1425855                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7898216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.521413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.308471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4355760     55.15%     55.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311071      3.94%     59.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          250798      3.18%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          608822      7.71%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          160894      2.04%     72.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220512      2.79%     74.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          152596      1.93%     76.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88283      1.12%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1749480     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7898216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362785                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.002877                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3039537                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       578067                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3405421                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22009                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        853176                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496608                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19274389                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1467                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        853176                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3262380                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         104085                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       152939                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3200058                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325573                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18587976                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          254                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        131173                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105349                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents            5                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26005308                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86775600                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86775600                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15936059                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10069249                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3955                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2400                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           910882                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1747536                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       904106                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18355                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       267254                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17550987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3964                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13921497                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29054                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6050379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18617588                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          788                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7898216                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.762613                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897608                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2763336     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1702659     21.56%     56.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1079781     13.67%     70.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       818275     10.36%     80.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       716154      9.07%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       367877      4.66%     94.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       319059      4.04%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62504      0.79%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68571      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7898216                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82566     69.62%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17953     15.14%     84.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18075     15.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11569788     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       194204      1.39%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1553      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1391648     10.00%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       764304      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13921497                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.732231                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             118597                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008519                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35888861                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23605514                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13561302                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14040094                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53081                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       692346                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          326                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       227641                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           34                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        853176                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57406                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7741                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17554952                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39349                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1747536                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       904106                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2378                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6234                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112068                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231055                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13698340                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1302180                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       223157                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2046335                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1930239                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            744155                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.704464                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13570756                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13561302                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8816679                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25051158                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.687412                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351947                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9337686                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11476607                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6078518                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       199849                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7045040                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.629034                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146676                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2736634     38.84%     38.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1952758     27.72%     66.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       788410     11.19%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       452024      6.42%     84.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360138      5.11%     89.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       149867      2.13%     91.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       176502      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87598      1.24%     95.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       341109      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7045040                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9337686                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11476607                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1731655                       # Number of memory references committed
system.switch_cpus3.commit.loads              1055190                       # Number of loads committed
system.switch_cpus3.commit.membars               1578                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1646121                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10344033                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       233958                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       341109                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24258900                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35964040                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 138529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9337686                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11476607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9337686                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860678                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860678                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161874                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161874                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61624673                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18733657                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17777929                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3172                       # number of misc regfile writes
system.l2.replacements                           4581                       # number of replacements
system.l2.tagsinuse                      16378.379035                       # Cycle average of tags in use
system.l2.total_refs                           755951                       # Total number of references to valid blocks.
system.l2.sampled_refs                          20958                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.069806                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           226.008706                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     36.873389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    872.298120                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.770621                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    433.600293                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.063511                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    323.362055                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     41.790581                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    604.516004                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4515.753036                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3052.497082                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2322.044637                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3872.801001                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.013794                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002251                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.053241                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.026465                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.019736                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002551                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.036897                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.275620                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.186310                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.141726                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.236377                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999657                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3751                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3337                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2935                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4023                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14054                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4927                       # number of Writeback hits
system.l2.Writeback_hits::total                  4927                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   161                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3775                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3389                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2972                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4071                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14215                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3775                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3389                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2972                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4071                       # number of overall hits
system.l2.overall_hits::total                   14215                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1666                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          869                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          685                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1189                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4579                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1666                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          869                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1189                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4579                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1666                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          869                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          685                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1189                       # number of overall misses
system.l2.overall_misses::total                  4579                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2339619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    101752169                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2348051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     56231981                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2865337                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     44039625                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2602477                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     72411219                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       284590478                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2339619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    101752169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2348051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     56231981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2865337                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     44039625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2602477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     72411219                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        284590478                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2339619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    101752169                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2348051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     56231981                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2865337                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     44039625                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2602477                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     72411219                       # number of overall miss cycles
system.l2.overall_miss_latency::total       284590478                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5417                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4206                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5212                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18633                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4927                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4927                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           37                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               161                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5441                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3657                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18794                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5441                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3657                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18794                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.307550                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.206610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.189227                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.228127                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.245747                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.306194                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.204086                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.187312                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.226046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243642                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.306194                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.955556                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.204086                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.187312                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.226046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243642                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 58490.475000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61075.731693                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 54605.837209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 64708.838895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 68222.309524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 64291.423358                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 57832.822222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60900.941127                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62151.229089                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 58490.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61075.731693                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 54605.837209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 64708.838895                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 68222.309524                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 64291.423358                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 57832.822222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60900.941127                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62151.229089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 58490.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61075.731693                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 54605.837209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 64708.838895                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 68222.309524                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 64291.423358                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 57832.822222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60900.941127                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62151.229089                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1958                       # number of writebacks
system.l2.writebacks::total                      1958                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1666                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          869                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          685                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1189                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4579                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1189                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1189                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4579                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2112828                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     92087783                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2101894                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     51234379                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2628348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     40073814                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2346671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     65500878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    258086595                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2112828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     92087783                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2101894                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     51234379                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2628348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     40073814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2346671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     65500878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    258086595                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2112828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     92087783                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2101894                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     51234379                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2628348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     40073814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2346671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     65500878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    258086595                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307550                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.189227                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.228127                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.245747                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.306194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.204086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.187312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.226046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.243642                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.306194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.955556                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.204086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.187312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.226046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.243642                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 52820.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55274.779712                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48881.255814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 58957.858458                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 62579.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58501.918248                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52148.244444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55089.047939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56363.091286                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 52820.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55274.779712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48881.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 58957.858458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 62579.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 58501.918248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 52148.244444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55089.047939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56363.091286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 52820.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55274.779712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48881.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 58957.858458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 62579.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 58501.918248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 52148.244444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55089.047939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56363.091286                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.327887                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751875                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782476.645907                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.953944                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.373944                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064029                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825920                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.889949                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719354                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719354                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719354                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719354                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719354                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719354                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3406030                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3406030                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3406030                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3406030                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3406030                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3406030                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719407                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719407                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719407                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719407                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719407                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719407                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 64264.716981                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64264.716981                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 64264.716981                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64264.716981                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 64264.716981                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64264.716981                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2684214                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2684214                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2684214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2684214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2684214                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2684214                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 61004.863636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61004.863636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 61004.863636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61004.863636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 61004.863636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61004.863636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5441                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250713                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5697                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39187.416711                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.090264                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.909736                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.789415                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.210585                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056274                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1107                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493858                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493858                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493858                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493858                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17183                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17183                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17255                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17255                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    792355789                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    792355789                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2345196                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2345196                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    794700985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    794700985                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    794700985                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    794700985                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073457                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1107                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511113                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511113                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511113                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511113                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008287                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008287                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006871                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006871                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006871                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006871                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 46112.773613                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 46112.773613                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32572.166667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32572.166667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46056.272675                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46056.272675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46056.272675                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46056.272675                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          950                       # number of writebacks
system.cpu0.dcache.writebacks::total              950                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11766                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11766                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11814                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11814                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5417                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5417                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5441                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5441                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5441                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    138321583                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    138321583                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       530324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       530324                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    138851907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    138851907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    138851907                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    138851907                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25534.720879                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25534.720879                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22096.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22096.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25519.556515                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25519.556515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25519.556515                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25519.556515                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               503.987139                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086304755                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2142612.928994                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.987139                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067287                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.807672                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1528729                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1528729                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1528729                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1528729                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1528729                       # number of overall hits
system.cpu1.icache.overall_hits::total        1528729                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3473834                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3473834                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3473834                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3473834                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3473834                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3473834                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1528788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1528788                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1528788                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1528788                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1528788                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1528788                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 58878.542373                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58878.542373                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 58878.542373                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58878.542373                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 58878.542373                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58878.542373                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2670055                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2670055                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2670055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2670055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2670055                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2670055                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59334.555556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59334.555556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59334.555556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59334.555556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59334.555556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59334.555556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4258                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166153633                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4514                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36808.514178                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.880606                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.119394                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.870627                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.129373                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1026033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1026033                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       669768                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        669768                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1629                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1629                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1625                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1625                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1695801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1695801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1695801                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1695801                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10637                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10637                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10803                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10803                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10803                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10803                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    397763894                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    397763894                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5660184                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5660184                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    403424078                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    403424078                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    403424078                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    403424078                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1036670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1036670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       669934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       669934                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1629                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1625                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1706604                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1706604                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1706604                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1706604                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000248                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006330                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006330                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006330                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006330                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37394.368149                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37394.368149                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34097.493976                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34097.493976                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37343.708044                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37343.708044                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37343.708044                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37343.708044                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          900                       # number of writebacks
system.cpu1.dcache.writebacks::total              900                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6431                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6431                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6545                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6545                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4206                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4206                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4258                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4258                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4258                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4258                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     88401715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     88401715                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1268514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1268514                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     89670229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     89670229                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     89670229                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     89670229                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004057                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002495                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002495                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002495                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002495                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21018.001664                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21018.001664                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24394.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24394.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21059.236496                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21059.236496                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21059.236496                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21059.236496                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.170811                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089491020                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   511                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2132076.360078                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.170811                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061171                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811171                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1529711                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1529711                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1529711                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1529711                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1529711                       # number of overall hits
system.cpu2.icache.overall_hits::total        1529711                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4124675                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4124675                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4124675                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4124675                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4124675                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4124675                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1529766                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1529766                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1529766                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1529766                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1529766                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1529766                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 74994.090909                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 74994.090909                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 74994.090909                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 74994.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 74994.090909                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 74994.090909                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3284061                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3284061                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3284061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3284061                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3284061                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3284061                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76373.511628                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 76373.511628                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 76373.511628                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 76373.511628                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 76373.511628                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 76373.511628                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3657                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161220290                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3913                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41201.198569                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.946812                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.053188                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863073                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136927                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1026368                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1026368                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       672180                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        672180                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1793                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1793                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1652                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1698548                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1698548                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1698548                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1698548                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7177                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7177                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          142                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          142                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7319                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7319                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7319                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7319                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    225608904                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    225608904                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4665829                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4665829                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    230274733                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    230274733                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    230274733                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    230274733                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1033545                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1033545                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       672322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       672322                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1705867                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1705867                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1705867                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1705867                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006944                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006944                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000211                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000211                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004290                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004290                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004290                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31434.987321                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31434.987321                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 32857.950704                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 32857.950704                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31462.595027                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31462.595027                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31462.595027                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31462.595027                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          819                       # number of writebacks
system.cpu2.dcache.writebacks::total              819                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3557                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3557                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3662                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3662                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3620                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3620                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           37                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           37                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3657                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3657                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3657                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3657                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     76300686                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     76300686                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       894653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       894653                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     77195339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     77195339                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     77195339                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     77195339                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003503                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002144                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002144                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002144                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002144                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21077.537569                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21077.537569                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24179.810811                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24179.810811                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21108.925075                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21108.925075                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21108.925075                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21108.925075                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.857077                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086511714                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2089445.603846                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.857077                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068681                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828297                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1425798                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1425798                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1425798                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1425798                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1425798                       # number of overall hits
system.cpu3.icache.overall_hits::total        1425798                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3415519                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3415519                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3415519                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3415519                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3415519                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3415519                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1425855                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1425855                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1425855                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1425855                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1425855                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1425855                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59921.385965                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59921.385965                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59921.385965                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59921.385965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59921.385965                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59921.385965                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2876462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2876462                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2876462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2876462                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2876462                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2876462                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62531.782609                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62531.782609                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62531.782609                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62531.782609                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62531.782609                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62531.782609                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5260                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170692339                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5516                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30944.949057                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.268279                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.731721                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.879954                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.120046                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       988638                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         988638                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       672806                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        672806                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1819                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1819                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1586                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1661444                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1661444                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1661444                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1661444                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13293                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13293                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          330                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          330                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13623                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13623                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13623                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13623                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    528104823                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    528104823                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     16203823                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     16203823                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    544308646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    544308646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    544308646                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    544308646                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1001931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1001931                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       673136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       673136                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1819                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1675067                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1675067                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1675067                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1675067                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013267                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013267                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000490                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000490                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008133                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008133                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008133                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008133                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39728.039043                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39728.039043                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49102.493939                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49102.493939                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39955.123394                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39955.123394                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39955.123394                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39955.123394                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       128107                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 42702.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2258                       # number of writebacks
system.cpu3.dcache.writebacks::total             2258                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8081                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8081                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          282                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          282                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8363                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8363                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8363                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5212                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5212                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5260                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5260                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5260                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5260                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    112109082                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    112109082                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1092603                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1092603                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    113201685                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    113201685                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    113201685                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    113201685                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005202                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21509.800844                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21509.800844                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22762.562500                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22762.562500                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21521.232890                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21521.232890                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21521.232890                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21521.232890                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
