<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: sciclient_fmwMsgParams.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sciclient__fmwMsgParams_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">sciclient_fmwMsgParams.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>This file contains the definition of all the parameter IDs for PM, RM, Security. </p>
</div>
<p><a href="sciclient__fmwMsgParams_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1347f8c39b2f69373396dac95dcfab28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a1347f8c39b2f69373396dac95dcfab28">TISCI_PARAM_UNDEF</a>&#160;&#160;&#160;(0xFFFFFFFFU)</td></tr>
<tr class="separator:a1347f8c39b2f69373396dac95dcfab28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394cc4f40a7aba905e8ca758aa833f20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a394cc4f40a7aba905e8ca758aa833f20">TISCI_MSG_VALUE_RM_NULL_RING_TYPE</a>&#160;&#160;&#160;(0xFFFFu)</td></tr>
<tr class="separator:a394cc4f40a7aba905e8ca758aa833f20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76291e04036d4405c54e9103249e1e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a76291e04036d4405c54e9103249e1e2c">TISCI_MSG_VALUE_RM_NULL_RING_INDEX</a>&#160;&#160;&#160;(0xFFFFFFFFu)</td></tr>
<tr class="separator:a76291e04036d4405c54e9103249e1e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec343567f038afc5554182573ff91b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#aec343567f038afc5554182573ff91b12">TISCI_MSG_VALUE_RM_NULL_RING_ADDR</a>&#160;&#160;&#160;(0xFFFFFFFFu)</td></tr>
<tr class="separator:aec343567f038afc5554182573ff91b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36531db83be9baa5ae77dcc8cd906932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a36531db83be9baa5ae77dcc8cd906932">TISCI_MSG_VALUE_RM_NULL_RING_COUNT</a>&#160;&#160;&#160;(0xFFFFFFFFu)</td></tr>
<tr class="separator:a36531db83be9baa5ae77dcc8cd906932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44a4c5e187353cd09a3b5ad9a6d3407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ae44a4c5e187353cd09a3b5ad9a6d3407">TISCI_MSG_VALUE_RM_NULL_RING_MODE</a>&#160;&#160;&#160;(0xFFu)</td></tr>
<tr class="separator:ae44a4c5e187353cd09a3b5ad9a6d3407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b821bc62a074da7cf42f2b7d0e48c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a5b821bc62a074da7cf42f2b7d0e48c2e">TISCI_MSG_VALUE_RM_NULL_RING_SIZE</a>&#160;&#160;&#160;(0xFFu)</td></tr>
<tr class="separator:a5b821bc62a074da7cf42f2b7d0e48c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c6ffd4722f22cf3a19f59e4d6c6078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ab9c6ffd4722f22cf3a19f59e4d6c6078">TISCI_MSG_VALUE_RM_NULL_ORDER_ID</a>&#160;&#160;&#160;(0xFFu)</td></tr>
<tr class="separator:ab9c6ffd4722f22cf3a19f59e4d6c6078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3760cb1868e63aedce0adfa59761430e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a3760cb1868e63aedce0adfa59761430e">TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_TYPE</a>&#160;&#160;&#160;(0xFFu)</td></tr>
<tr class="separator:a3760cb1868e63aedce0adfa59761430e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8400df6105d50c341301ec6a511b9464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a8400df6105d50c341301ec6a511b9464">TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_INDEX</a>&#160;&#160;&#160;(0xFFFFFFFFu)</td></tr>
<tr class="separator:a8400df6105d50c341301ec6a511b9464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7150c580be4114f5a2b49ba786483e37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a7150c580be4114f5a2b49ba786483e37">TISCI_ISC_CC_ID</a>&#160;&#160;&#160;(160U)</td></tr>
<tr class="memdesc:a7150c580be4114f5a2b49ba786483e37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special ISC ID to refer to compute cluster privid registers.  <a href="#a7150c580be4114f5a2b49ba786483e37">More...</a><br /></td></tr>
<tr class="separator:a7150c580be4114f5a2b49ba786483e37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7486ebdaea766adf856a7e44f6be18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a4d7486ebdaea766adf856a7e44f6be18">SCICLIENT_C7X_NON_SECURE_INTERRUPT_NUM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a4d7486ebdaea766adf856a7e44f6be18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6259a2b2bf6183b29e5491aa0fdb3796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a6259a2b2bf6183b29e5491aa0fdb3796">SCICLIENT_C7X_SECURE_INTERRUPT_NUM</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:a6259a2b2bf6183b29e5491aa0fdb3796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a459cea1931dbc05b3b108331895accea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a459cea1931dbc05b3b108331895accea">SCICLIENT_C7X_0_0_CLEC_EVENT_IN</a>&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_185)</td></tr>
<tr class="separator:a459cea1931dbc05b3b108331895accea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48aaffd121652701fa84b85cbc627029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a48aaffd121652701fa84b85cbc627029">SCICLIENT_C7X_0_1_CLEC_EVENT_IN</a>&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_187)</td></tr>
<tr class="separator:a48aaffd121652701fa84b85cbc627029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914be684dbf2b5c78be2fb95a0dee5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a914be684dbf2b5c78be2fb95a0dee5b1">SCICLIENT_C7X_1_0_CLEC_EVENT_IN</a>&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_189)</td></tr>
<tr class="separator:a914be684dbf2b5c78be2fb95a0dee5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe40b47469c46ad32592faad6044c44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#afe40b47469c46ad32592faad6044c44a">SCICLIENT_C7X_1_1_CLEC_EVENT_IN</a>&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_191)</td></tr>
<tr class="separator:afe40b47469c46ad32592faad6044c44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af207812ac371429ec15f101f8e48e628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#af207812ac371429ec15f101f8e48e628">SCICLIENT_ALLOWED_BOARDCFG_BASE_START</a>&#160;&#160;&#160;(CSL_MCU_MSRAM_1MB0_RAM_BASE)</td></tr>
<tr class="separator:af207812ac371429ec15f101f8e48e628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace596b1d799116977fd686abb2197788"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ace596b1d799116977fd686abb2197788">SCICLIENT_ALLOWED_BOARDCFG_BASE_END</a>&#160;&#160;&#160;(CSL_MCU_MSRAM_1MB0_RAM_BASE + CSL_MCU_MSRAM_1MB0_RAM_SIZE)</td></tr>
<tr class="separator:ace596b1d799116977fd686abb2197788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sciclient Firmware ABI revisions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Sciclient_FirmwareABI"></a></p>
<p>ABI revisions for compatibility check. </p>
</div></td></tr>
<tr class="memitem:a03bb50727df5b7c573a5a09e965c23a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a03bb50727df5b7c573a5a09e965c23a8">SCICLIENT_FIRMWARE_ABI_MAJOR</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a03bb50727df5b7c573a5a09e965c23a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f6ce0d9c9c4c211b7c565b6a8e9d7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a42f6ce0d9c9c4c211b7c565b6a8e9d7a">SCICLIENT_FIRMWARE_ABI_MINOR</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a42f6ce0d9c9c4c211b7c565b6a8e9d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sciclient Context Ids</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Sciclient_ContextIds"></a></p>
<p>Context IDs for <a class="el" href="structSciclient__ConfigPrms__t.html" title="Initialization parameters for sciclient. Pointer to this is passed to Sciclient_init.">Sciclient_ConfigPrms_t</a> . </p>
</div></td></tr>
<tr class="memitem:a2fc088c53eeeff372371467fad6c984c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a2fc088c53eeeff372371467fad6c984c">SCICLIENT_CONTEXT_R5_NONSEC_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a2fc088c53eeeff372371467fad6c984c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfacf4dd9bfeb6a3a2ed4fc813699ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#abfacf4dd9bfeb6a3a2ed4fc813699ab5">SCICLIENT_CONTEXT_R5_SEC_0</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:abfacf4dd9bfeb6a3a2ed4fc813699ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496b6574e31c41fe21f946a1025ad3ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a496b6574e31c41fe21f946a1025ad3ad">SCICLIENT_CONTEXT_R5_NONSEC_1</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a496b6574e31c41fe21f946a1025ad3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56a075f9ed646569d2dbab2cc7b40e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ac56a075f9ed646569d2dbab2cc7b40e1">SCICLIENT_CONTEXT_R5_SEC_1</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ac56a075f9ed646569d2dbab2cc7b40e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0574b5fdd133f7409c18dc359473827e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a0574b5fdd133f7409c18dc359473827e">SCICLIENT_CONTEXT_A72_SEC_0</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a0574b5fdd133f7409c18dc359473827e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bd36acab6287e8d08f458a36ee1f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a12bd36acab6287e8d08f458a36ee1f32">SCICLIENT_CONTEXT_A72_SEC_1</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:a12bd36acab6287e8d08f458a36ee1f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8548a898fd79831d711e15cfb3c83aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a8548a898fd79831d711e15cfb3c83aa1">SCICLIENT_CONTEXT_A72_NONSEC_0</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a8548a898fd79831d711e15cfb3c83aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0725f33d4f04516b15e78613b7820f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a0725f33d4f04516b15e78613b7820f0d">SCICLIENT_CONTEXT_A72_NONSEC_1</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a0725f33d4f04516b15e78613b7820f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f44bdd16ddf476c960f227cae1d4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a38f44bdd16ddf476c960f227cae1d4ba">SCICLIENT_CONTEXT_A72_NONSEC_2</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:a38f44bdd16ddf476c960f227cae1d4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a7fbf2a7b425467ae1b3fc3bd25347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a91a7fbf2a7b425467ae1b3fc3bd25347">SCICLIENT_CONTEXT_C7X_SEC_0</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a91a7fbf2a7b425467ae1b3fc3bd25347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48742e543d515d5755045b99522c0951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a48742e543d515d5755045b99522c0951">SCICLIENT_CONTEXT_C7X_NONSEC_0</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:a48742e543d515d5755045b99522c0951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52b77396a40ad83b1a5640beea9b524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ad52b77396a40ad83b1a5640beea9b524">SCICLIENT_CONTEXT_C7X_SEC_1</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ad52b77396a40ad83b1a5640beea9b524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75648b4e46d373fd30489eeeea9278e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a75648b4e46d373fd30489eeeea9278e9">SCICLIENT_CONTEXT_C7X_NONSEC_1</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a75648b4e46d373fd30489eeeea9278e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28a06776dc2dcf4bcacd704b90cf059d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a28a06776dc2dcf4bcacd704b90cf059d">SCICLIENT_CONTEXT_GPU_NONSEC_0</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a28a06776dc2dcf4bcacd704b90cf059d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05102a4bd0f2fb885855a9bd5325779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ad05102a4bd0f2fb885855a9bd5325779">SCICLIENT_CONTEXT_MAIN_0_R5_NONSEC_0</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ad05102a4bd0f2fb885855a9bd5325779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988487b0367aaa233918969811f2b11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a988487b0367aaa233918969811f2b11b">SCICLIENT_CONTEXT_MAIN_0_R5_SEC_0</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:a988487b0367aaa233918969811f2b11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60737c8d78bd7ae5b270d60a42d6c4cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a60737c8d78bd7ae5b270d60a42d6c4cc">SCICLIENT_CONTEXT_MAIN_0_R5_NONSEC_1</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a60737c8d78bd7ae5b270d60a42d6c4cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3a7f5c7014c12aae9a0cc61cf96654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a3e3a7f5c7014c12aae9a0cc61cf96654">SCICLIENT_CONTEXT_MAIN_0_R5_SEC_1</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:a3e3a7f5c7014c12aae9a0cc61cf96654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f48561c31d887858cbee41d435cc069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a4f48561c31d887858cbee41d435cc069">SCICLIENT_CONTEXT_MAIN_1_R5_NONSEC_0</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:a4f48561c31d887858cbee41d435cc069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81135dbad0fe9d866de92810704f05b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a81135dbad0fe9d866de92810704f05b7">SCICLIENT_CONTEXT_MAIN_1_R5_SEC_0</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:a81135dbad0fe9d866de92810704f05b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f612f5705ced6365c63715c75aa334d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a4f612f5705ced6365c63715c75aa334d">SCICLIENT_CONTEXT_MAIN_1_R5_NONSEC_1</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:a4f612f5705ced6365c63715c75aa334d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44a9f5f4356cc3d6af4f4d83869a1605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a44a9f5f4356cc3d6af4f4d83869a1605">SCICLIENT_CONTEXT_MAIN_1_R5_SEC_1</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:a44a9f5f4356cc3d6af4f4d83869a1605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee57e23196c083a1c7268f18074af297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#aee57e23196c083a1c7268f18074af297">SCICLIENT_CONTEXT_MAX_NUM</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:aee57e23196c083a1c7268f18074af297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Sciclient Processor Ids</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Sciclient_ProcessorIds"></a></p>
<p>Processor IDs for the Processor Boot Configuration APIs. </p>
</div></td></tr>
<tr class="memitem:a299b08b62d094f0d1d3a49a130764baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a299b08b62d094f0d1d3a49a130764baf">SCICLIENT_PROC_ID_A72SS0_CORE0</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="separator:a299b08b62d094f0d1d3a49a130764baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863352f57a45c91924dd2c61ec43d0e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a863352f57a45c91924dd2c61ec43d0e8">SCICLIENT_PROC_ID_A72SS0_CORE1</a>&#160;&#160;&#160;(0x21U)</td></tr>
<tr class="separator:a863352f57a45c91924dd2c61ec43d0e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1aa3a860b25d1e578c2066356c88b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a8e1aa3a860b25d1e578c2066356c88b5">SCICLIENT_PROC_ID_COMPUTE_CLUSTER0_C71SS0_0</a>&#160;&#160;&#160;(0x30U)</td></tr>
<tr class="separator:a8e1aa3a860b25d1e578c2066356c88b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b0fb5b57f65d404d2cd7888c7b8ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a25b0fb5b57f65d404d2cd7888c7b8ce2">SCICLIENT_PROC_ID_COMPUTE_CLUSTER0_C71SS1_0</a>&#160;&#160;&#160;(0x31U)</td></tr>
<tr class="separator:a25b0fb5b57f65d404d2cd7888c7b8ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c4139d0047ced3beebbd69145001c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a17c4139d0047ced3beebbd69145001c1">SCICLIENT_PROC_ID_MCU_R5FSS0_CORE0</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="separator:a17c4139d0047ced3beebbd69145001c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e388d13bd155014ba9ebdb6302a404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a87e388d13bd155014ba9ebdb6302a404">SCICLIENT_PROC_ID_MCU_R5FSS0_CORE1</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="separator:a87e388d13bd155014ba9ebdb6302a404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae846404a51342b616521972e9a906531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ae846404a51342b616521972e9a906531">SCICLIENT_PROC_ID_R5FSS0_CORE0</a>&#160;&#160;&#160;(0x06U)</td></tr>
<tr class="separator:ae846404a51342b616521972e9a906531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933603b9d8c55a801786ebf12056d8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a933603b9d8c55a801786ebf12056d8f3">SCICLIENT_PROC_ID_R5FSS0_CORE1</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="separator:a933603b9d8c55a801786ebf12056d8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa6f115ffb245c8e2225dd79b8d6efb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a4aa6f115ffb245c8e2225dd79b8d6efb">SCICLIENT_PROC_ID_R5FSS1_CORE0</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="separator:a4aa6f115ffb245c8e2225dd79b8d6efb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d374764b72e3b60d032be729ee4dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a27d374764b72e3b60d032be729ee4dec">SCICLIENT_PROC_ID_R5FSS1_CORE1</a>&#160;&#160;&#160;(0x09U)</td></tr>
<tr class="separator:a27d374764b72e3b60d032be729ee4dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae37378626cfcd9218138b0e328abb598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ae37378626cfcd9218138b0e328abb598">SCICLIENT_PROC_ID_WKUP_HSM0</a>&#160;&#160;&#160;(0x80U)</td></tr>
<tr class="separator:ae37378626cfcd9218138b0e328abb598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f8d95dfd359c4322e675faf17ddc97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#af6f8d95dfd359c4322e675faf17ddc97">SCICLIENT_SOC_NUM_PROCESSORS</a>&#160;&#160;&#160;(0x0BU)</td></tr>
<tr class="separator:af6f8d95dfd359c4322e675faf17ddc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IRQ source index start</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Sciclient_IrqSrcIdxStart"></a></p>
<p>Start offset of IRQ source index. </p>
</div></td></tr>
<tr class="memitem:ab6d0bec33414376ee590e43b88b92d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ab6d0bec33414376ee590e43b88b92d04">TISCI_RINGACC0_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab6d0bec33414376ee590e43b88b92d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0126cbadfa1f86546d92aa6e5c07cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#aca0126cbadfa1f86546d92aa6e5c07cb">TISCI_RINGACC0_MON_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="separator:aca0126cbadfa1f86546d92aa6e5c07cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac597ce3cc1ad84113d8f4f7fee9a87f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ac597ce3cc1ad84113d8f4f7fee9a87f8">TISCI_RINGACC0_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(2048U)</td></tr>
<tr class="separator:ac597ce3cc1ad84113d8f4f7fee9a87f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab400e61436d0266ca710484d8bb68dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ab400e61436d0266ca710484d8bb68dd9">TISCI_UDMAP0_TX_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ab400e61436d0266ca710484d8bb68dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43858623e28d051a29c62fc581a6977a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a43858623e28d051a29c62fc581a6977a">TISCI_UDMAP0_TX_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(512U)</td></tr>
<tr class="separator:a43858623e28d051a29c62fc581a6977a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47cd062419a550ca35933051ae2ebeed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a47cd062419a550ca35933051ae2ebeed">TISCI_UDMAP0_RX_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="separator:a47cd062419a550ca35933051ae2ebeed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d63f85e9fcd67534eb5ae162ea93749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a4d63f85e9fcd67534eb5ae162ea93749">TISCI_UDMAP0_RX_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(1152U)</td></tr>
<tr class="separator:a4d63f85e9fcd67534eb5ae162ea93749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0996f948c1b727b85638d673a2d038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a0c0996f948c1b727b85638d673a2d038">TISCI_UDMAP0_RX_FLOW_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(1280U)</td></tr>
<tr class="separator:a0c0996f948c1b727b85638d673a2d038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a1b7a83857a90ec4d17f3af08cde6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#ae5a1b7a83857a90ec4d17f3af08cde6b">TISCI_BCDMA0_BC_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae5a1b7a83857a90ec4d17f3af08cde6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed4c0dad6a294a3f2cd7a5a0cd43c46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a4ed4c0dad6a294a3f2cd7a5a0cd43c46">TISCI_BCDMA0_BC_DC_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(512U)</td></tr>
<tr class="separator:a4ed4c0dad6a294a3f2cd7a5a0cd43c46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582248dd0f99de28bfc53c0f88cff86f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a582248dd0f99de28bfc53c0f88cff86f">TISCI_BCDMA0_BC_RC_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="separator:a582248dd0f99de28bfc53c0f88cff86f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6ddce410bcea5b05c72e132b760122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#aee6ddce410bcea5b05c72e132b760122">TISCI_BCDMA0_TX_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(1536U)</td></tr>
<tr class="separator:aee6ddce410bcea5b05c72e132b760122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16dc22c443d8f3dfab23e7a3e9991900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a16dc22c443d8f3dfab23e7a3e9991900">TISCI_BCDMA0_TX_DC_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(2048U)</td></tr>
<tr class="separator:a16dc22c443d8f3dfab23e7a3e9991900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0639f7f20c816eb786b98d0555cff4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a0639f7f20c816eb786b98d0555cff4f8">TISCI_BCDMA0_TX_RC_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(2560U)</td></tr>
<tr class="separator:a0639f7f20c816eb786b98d0555cff4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aa4fd8891d44ced23906e31858b1b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a3aa4fd8891d44ced23906e31858b1b7e">TISCI_BCDMA0_RX_EOES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(3072U)</td></tr>
<tr class="separator:a3aa4fd8891d44ced23906e31858b1b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbb1e0c9f55a4db33f14a2948b16e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a0bbb1e0c9f55a4db33f14a2948b16e46">TISCI_BCDMA0_RX_DC_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(3584U)</td></tr>
<tr class="separator:a0bbb1e0c9f55a4db33f14a2948b16e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f794ad076780bfbf92d43625e7df9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a53f794ad076780bfbf92d43625e7df9e">TISCI_BCDMA0_RX_RC_OES_IRQ_SRC_IDX_START</a>&#160;&#160;&#160;(4096U)</td></tr>
<tr class="separator:a53f794ad076780bfbf92d43625e7df9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MCU Pulsar IDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Sciclient_McuR5fIds"></a></p>
<p>MCU Device CPU IDs. </p>
</div></td></tr>
<tr class="memitem:af1c4dba6a8c7a4b5d5863b3d58eb93be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#af1c4dba6a8c7a4b5d5863b3d58eb93be">SCICLIENT_DEV_MCU_R5FSS0_CORE0</a>&#160;&#160;&#160;(TISCI_DEV_MCU_R5FSS0_CORE0)</td></tr>
<tr class="separator:af1c4dba6a8c7a4b5d5863b3d58eb93be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cc90ae26582acba4343f258798b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a12cc90ae26582acba4343f258798b9df">SCICLIENT_DEV_MCU_R5FSS0_CORE1</a>&#160;&#160;&#160;(TISCI_DEV_MCU_R5FSS0_CORE1)</td></tr>
<tr class="separator:a12cc90ae26582acba4343f258798b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MCU Pulsar Processor IDs</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Sciclient_McuR5fProcIds"></a></p>
<p>MCU Device Processor IDs. </p>
</div></td></tr>
<tr class="memitem:aa96bde2e6df105b3544a76e36bf89ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#aa96bde2e6df105b3544a76e36bf89ce5">SCICLIENT_DEV_MCU_R5FSS0_CORE0_PROCID</a>&#160;&#160;&#160;(<a class="el" href="sciclient__fmwMsgParams_8h.html#a17c4139d0047ced3beebbd69145001c1">SCICLIENT_PROC_ID_MCU_R5FSS0_CORE0</a>)</td></tr>
<tr class="separator:aa96bde2e6df105b3544a76e36bf89ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2b343d77a24bb250c3a96295115c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__fmwMsgParams_8h.html#a5e2b343d77a24bb250c3a96295115c05">SCICLIENT_DEV_MCU_R5FSS0_CORE1_PROCID</a>&#160;&#160;&#160;(<a class="el" href="sciclient__fmwMsgParams_8h.html#a87e388d13bd155014ba9ebdb6302a404">SCICLIENT_PROC_ID_MCU_R5FSS0_CORE1</a>)</td></tr>
<tr class="separator:a5e2b343d77a24bb250c3a96295115c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a1347f8c39b2f69373396dac95dcfab28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1347f8c39b2f69373396dac95dcfab28">&#9670;&nbsp;</a></span>TISCI_PARAM_UNDEF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_PARAM_UNDEF&#160;&#160;&#160;(0xFFFFFFFFU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Undefined Param Undefined </p>

</div>
</div>
<a id="a03bb50727df5b7c573a5a09e965c23a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03bb50727df5b7c573a5a09e965c23a8">&#9670;&nbsp;</a></span>SCICLIENT_FIRMWARE_ABI_MAJOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_FIRMWARE_ABI_MAJOR&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f6ce0d9c9c4c211b7c565b6a8e9d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f6ce0d9c9c4c211b7c565b6a8e9d7a">&#9670;&nbsp;</a></span>SCICLIENT_FIRMWARE_ABI_MINOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_FIRMWARE_ABI_MINOR&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc088c53eeeff372371467fad6c984c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc088c53eeeff372371467fad6c984c">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_R5_NONSEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_R5_NONSEC_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5_0(Non Secure): Cortex R5 context 0 on MCU island </p>

</div>
</div>
<a id="abfacf4dd9bfeb6a3a2ed4fc813699ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfacf4dd9bfeb6a3a2ed4fc813699ab5">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_R5_SEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_R5_SEC_0&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5_1(Secure): Cortex R5 context 1 on MCU island(Boot) </p>

</div>
</div>
<a id="a496b6574e31c41fe21f946a1025ad3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496b6574e31c41fe21f946a1025ad3ad">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_R5_NONSEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_R5_NONSEC_1&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5_2(Non Secure): Cortex R5 context 2 on MCU island </p>

</div>
</div>
<a id="ac56a075f9ed646569d2dbab2cc7b40e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56a075f9ed646569d2dbab2cc7b40e1">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_R5_SEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_R5_SEC_1&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>R5_3(Secure): Cortex R5 context 3 on MCU island </p>

</div>
</div>
<a id="a0574b5fdd133f7409c18dc359473827e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0574b5fdd133f7409c18dc359473827e">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_A72_SEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_A72_SEC_0&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A72_0(Secure): Cortex A72 context 0 on Main island </p>

</div>
</div>
<a id="a12bd36acab6287e8d08f458a36ee1f32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12bd36acab6287e8d08f458a36ee1f32">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_A72_SEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_A72_SEC_1&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A72_1(Secure): Cortex A72 context 1 on Main island </p>

</div>
</div>
<a id="a8548a898fd79831d711e15cfb3c83aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8548a898fd79831d711e15cfb3c83aa1">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_A72_NONSEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_A72_NONSEC_0&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A72_2(Non Secure): Cortex A72 context 2 on Main island </p>

</div>
</div>
<a id="a0725f33d4f04516b15e78613b7820f0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0725f33d4f04516b15e78613b7820f0d">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_A72_NONSEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_A72_NONSEC_1&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A72_3(Non Secure): Cortex A72 context 3 on Main island </p>

</div>
</div>
<a id="a38f44bdd16ddf476c960f227cae1d4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f44bdd16ddf476c960f227cae1d4ba">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_A72_NONSEC_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_A72_NONSEC_2&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A72_4(Non Secure): Cortex A72 context 4 on Main island </p>

</div>
</div>
<a id="a91a7fbf2a7b425467ae1b3fc3bd25347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a7fbf2a7b425467ae1b3fc3bd25347">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_C7X_SEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_C7X_SEC_0&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C7X_0(Secure): C7x_1 Context 0 on Main island </p>

</div>
</div>
<a id="a48742e543d515d5755045b99522c0951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48742e543d515d5755045b99522c0951">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_C7X_NONSEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_C7X_NONSEC_0&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C7X_1(Non Secure): C7x_1 context 1 on Main island </p>

</div>
</div>
<a id="ad52b77396a40ad83b1a5640beea9b524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52b77396a40ad83b1a5640beea9b524">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_C7X_SEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_C7X_SEC_1&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C7X_2(Secure): C7x_2 Context 0 on Main island </p>

</div>
</div>
<a id="a75648b4e46d373fd30489eeeea9278e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75648b4e46d373fd30489eeeea9278e9">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_C7X_NONSEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_C7X_NONSEC_1&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>C7X_3(Non Secure): C7x_2 context 1 on Main island </p>

</div>
</div>
<a id="a28a06776dc2dcf4bcacd704b90cf059d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28a06776dc2dcf4bcacd704b90cf059d">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_GPU_NONSEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_GPU_NONSEC_0&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>GPU_0(Non Secure): GPU context 0 on Main island </p>

</div>
</div>
<a id="ad05102a4bd0f2fb885855a9bd5325779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05102a4bd0f2fb885855a9bd5325779">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_0_R5_NONSEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_0_R5_NONSEC_0&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_0_R5_0(Non Secure): Cortex R5_0 context 0 on Main island </p>

</div>
</div>
<a id="a988487b0367aaa233918969811f2b11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988487b0367aaa233918969811f2b11b">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_0_R5_SEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_0_R5_SEC_0&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_0_R5_1(Secure): Cortex R5_0 context 1 on Main island </p>

</div>
</div>
<a id="a60737c8d78bd7ae5b270d60a42d6c4cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60737c8d78bd7ae5b270d60a42d6c4cc">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_0_R5_NONSEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_0_R5_NONSEC_1&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_0_R5_2(Non Secure): Cortex R5_0 context 2 on Main island </p>

</div>
</div>
<a id="a3e3a7f5c7014c12aae9a0cc61cf96654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3a7f5c7014c12aae9a0cc61cf96654">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_0_R5_SEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_0_R5_SEC_1&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_0_R5_3(Secure): Cortex R5_0 context 3 on MCU island </p>

</div>
</div>
<a id="a4f48561c31d887858cbee41d435cc069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f48561c31d887858cbee41d435cc069">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_1_R5_NONSEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_1_R5_NONSEC_0&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_1_R5_0(Non Secure): Cortex R5_1 context 0 on Main island </p>

</div>
</div>
<a id="a81135dbad0fe9d866de92810704f05b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81135dbad0fe9d866de92810704f05b7">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_1_R5_SEC_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_1_R5_SEC_0&#160;&#160;&#160;(19U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_1_R5_1(Secure): Cortex R5_1 context 1 on Main island </p>

</div>
</div>
<a id="a4f612f5705ced6365c63715c75aa334d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f612f5705ced6365c63715c75aa334d">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_1_R5_NONSEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_1_R5_NONSEC_1&#160;&#160;&#160;(20U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_1_R5_2(Non Secure): Cortex R5_1 context 2 on Main island </p>

</div>
</div>
<a id="a44a9f5f4356cc3d6af4f4d83869a1605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44a9f5f4356cc3d6af4f4d83869a1605">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAIN_1_R5_SEC_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAIN_1_R5_SEC_1&#160;&#160;&#160;(21U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MAIN_1_R5_3(Secure): Cortex R5_1 context 3 on Main island </p>

</div>
</div>
<a id="aee57e23196c083a1c7268f18074af297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee57e23196c083a1c7268f18074af297">&#9670;&nbsp;</a></span>SCICLIENT_CONTEXT_MAX_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_CONTEXT_MAX_NUM&#160;&#160;&#160;(22U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Total number of possible contexts for application. </p>

</div>
</div>
<a id="a299b08b62d094f0d1d3a49a130764baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299b08b62d094f0d1d3a49a130764baf">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_A72SS0_CORE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_A72SS0_CORE0&#160;&#160;&#160;(0x20U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMPUTE_CLUSTER_J7AE_MAIN_0_DMSC_WRAP_0: (Cluster 0 Processor 0) </p>

</div>
</div>
<a id="a863352f57a45c91924dd2c61ec43d0e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863352f57a45c91924dd2c61ec43d0e8">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_A72SS0_CORE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_A72SS0_CORE1&#160;&#160;&#160;(0x21U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMPUTE_CLUSTER_J7AE_MAIN_0_DMSC_WRAP_0: (Cluster 0 Processor 1) </p>

</div>
</div>
<a id="a8e1aa3a860b25d1e578c2066356c88b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1aa3a860b25d1e578c2066356c88b5">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_COMPUTE_CLUSTER0_C71SS0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_COMPUTE_CLUSTER0_C71SS0_0&#160;&#160;&#160;(0x30U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMPUTE_CLUSTER_J7AE_MAIN_0_DMSC_WRAP_0: (Cluster 4 Processor 0) </p>

</div>
</div>
<a id="a25b0fb5b57f65d404d2cd7888c7b8ce2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b0fb5b57f65d404d2cd7888c7b8ce2">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_COMPUTE_CLUSTER0_C71SS1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_COMPUTE_CLUSTER0_C71SS1_0&#160;&#160;&#160;(0x31U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>COMPUTE_CLUSTER_J7AE_MAIN_0_DMSC_WRAP_0: (Cluster 5 Processor 0) </p>

</div>
</div>
<a id="a17c4139d0047ced3beebbd69145001c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c4139d0047ced3beebbd69145001c1">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_MCU_R5FSS0_CORE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_MCU_R5FSS0_CORE0&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>J7VCL_MCU_SEC_MMR_MCU_0: (Cluster 0 Processor 0) </p>

</div>
</div>
<a id="a87e388d13bd155014ba9ebdb6302a404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e388d13bd155014ba9ebdb6302a404">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_MCU_R5FSS0_CORE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_MCU_R5FSS0_CORE1&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>J7VCL_MCU_SEC_MMR_MCU_0: (Cluster 0 Processor 1) </p>

</div>
</div>
<a id="ae846404a51342b616521972e9a906531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae846404a51342b616521972e9a906531">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_R5FSS0_CORE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_R5FSS0_CORE0&#160;&#160;&#160;(0x06U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>J7AM_MAIN_SEC_MMR_MAIN_0: (Cluster 0 Processor 0) </p>

</div>
</div>
<a id="a933603b9d8c55a801786ebf12056d8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933603b9d8c55a801786ebf12056d8f3">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_R5FSS0_CORE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_R5FSS0_CORE1&#160;&#160;&#160;(0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>J7AM_MAIN_SEC_MMR_MAIN_0: (Cluster 0 Processor 1) </p>

</div>
</div>
<a id="a4aa6f115ffb245c8e2225dd79b8d6efb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aa6f115ffb245c8e2225dd79b8d6efb">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_R5FSS1_CORE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_R5FSS1_CORE0&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>J7AM_MAIN_SEC_MMR_MAIN_0: (Cluster 1 Processor 0) </p>

</div>
</div>
<a id="a27d374764b72e3b60d032be729ee4dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d374764b72e3b60d032be729ee4dec">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_R5FSS1_CORE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_R5FSS1_CORE1&#160;&#160;&#160;(0x09U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>J7AM_MAIN_SEC_MMR_MAIN_0: (Cluster 1 Processor 1) </p>

</div>
</div>
<a id="ae37378626cfcd9218138b0e328abb598"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae37378626cfcd9218138b0e328abb598">&#9670;&nbsp;</a></span>SCICLIENT_PROC_ID_WKUP_HSM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_PROC_ID_WKUP_HSM0&#160;&#160;&#160;(0x80U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SMS_WKUP_0_SECCTRL_0: (Cluster 0 Processor 1) </p>

</div>
</div>
<a id="af6f8d95dfd359c4322e675faf17ddc97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f8d95dfd359c4322e675faf17ddc97">&#9670;&nbsp;</a></span>SCICLIENT_SOC_NUM_PROCESSORS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_SOC_NUM_PROCESSORS&#160;&#160;&#160;(0x0BU)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Total Number of processors in J721S2 </p>

</div>
</div>
<a id="a394cc4f40a7aba905e8ca758aa833f20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394cc4f40a7aba905e8ca758aa833f20">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_RING_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_RING_TYPE&#160;&#160;&#160;(0xFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>-----------------&mdash; Resource Management Parameters ------------------&mdash; Null Ring type </p>

</div>
</div>
<a id="a76291e04036d4405c54e9103249e1e2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76291e04036d4405c54e9103249e1e2c">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_RING_INDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_RING_INDEX&#160;&#160;&#160;(0xFFFFFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Null Ring Index </p>

</div>
</div>
<a id="aec343567f038afc5554182573ff91b12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec343567f038afc5554182573ff91b12">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_RING_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_RING_ADDR&#160;&#160;&#160;(0xFFFFFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The ring base address register fields are not be modified if this value is used for: <a class="el" href="structtisci__msg__rm__ring__cfg__req.html#a4fec330c7e6b507f708c7c44431b9eb0">tisci_msg_rm_ring_cfg_req::addr_lo</a> <a class="el" href="structtisci__msg__rm__ring__cfg__req.html#ac24fd36b9f56c0a7aa174377c828f0d8">tisci_msg_rm_ring_cfg_req::addr_hi</a> </p>

</div>
</div>
<a id="a36531db83be9baa5ae77dcc8cd906932"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36531db83be9baa5ae77dcc8cd906932">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_RING_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_RING_COUNT&#160;&#160;&#160;(0xFFFFFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The ring size field of the RING_SIZE register is not modified if this value is used for: <a class="el" href="structtisci__msg__rm__ring__cfg__req.html#a37b375b6e1f10090c4d4651efb354a58">tisci_msg_rm_ring_cfg_req::count</a> </p>

</div>
</div>
<a id="ae44a4c5e187353cd09a3b5ad9a6d3407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae44a4c5e187353cd09a3b5ad9a6d3407">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_RING_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_RING_MODE&#160;&#160;&#160;(0xFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The ring mode field of the RING_SIZE register is not modified if this value is used for: <a class="el" href="structtisci__msg__rm__ring__cfg__req.html#a2a59b711b4d74b54f107e4c3e4ec867f">tisci_msg_rm_ring_cfg_req::mode</a> </p>

</div>
</div>
<a id="a5b821bc62a074da7cf42f2b7d0e48c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b821bc62a074da7cf42f2b7d0e48c2e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_RING_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_RING_SIZE&#160;&#160;&#160;(0xFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The ring elsize field of the RING_SIZE register is not modified if this value is used for: <a class="el" href="structtisci__msg__rm__ring__cfg__req.html#aa51318ef357af9e8962fca3f1ca0aebb">tisci_msg_rm_ring_cfg_req::size</a> </p>

</div>
</div>
<a id="ab9c6ffd4722f22cf3a19f59e4d6c6078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c6ffd4722f22cf3a19f59e4d6c6078">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_NULL_ORDER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_NULL_ORDER_ID&#160;&#160;&#160;(0xFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default value for <a class="el" href="structtisci__msg__rm__ring__cfg__req.html#ae74ce00c2e38d3dc8344b6e2fdab06fe">tisci_msg_rm_ring_cfg_req::order_id</a>. No changes to the order ID field of the ring will take place if this value is used. </p>

</div>
</div>
<a id="a3760cb1868e63aedce0adfa59761430e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3760cb1868e63aedce0adfa59761430e">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_TYPE&#160;&#160;&#160;(0xFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value specified for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#a30367b721079b6917ff5ff0f364964a3">tisci_msg_rm_udmap_tx_ch_cfg_req::tx_chan_type</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a8c8c0b71fa3f7cd4ffd73c993f1f3d75">tisci_msg_rm_udmap_rx_ch_cfg_req::rx_chan_type</a> when an explicit channel index is provided. DMSC RM will return a NACK if a non-NULL channel type is passed along with an explicit channel index. </p>

</div>
</div>
<a id="a8400df6105d50c341301ec6a511b9464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8400df6105d50c341301ec6a511b9464">&#9670;&nbsp;</a></span>TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_INDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_MSG_VALUE_RM_UDMAP_NULL_CH_INDEX&#160;&#160;&#160;(0xFFFFFFFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Value specified for <a class="el" href="structtisci__msg__rm__udmap__tx__ch__cfg__req.html#abb0d9ad4be610f9ce2e758433c596f42">tisci_msg_rm_udmap_tx_ch_cfg_req::index</a> and <a class="el" href="structtisci__msg__rm__udmap__rx__ch__cfg__req.html#a2b86623bd6f7abf746af5f22f0f3cf27">tisci_msg_rm_udmap_rx_ch_cfg_req::index</a> when the user wants to request DMSC RM allocate an unused UDMAP channel. When specified for the channel index a valid channel type must be provided. </p>

</div>
</div>
<a id="a7150c580be4114f5a2b49ba786483e37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7150c580be4114f5a2b49ba786483e37">&#9670;&nbsp;</a></span>TISCI_ISC_CC_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_ISC_CC_ID&#160;&#160;&#160;(160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Special ISC ID to refer to compute cluster privid registers. </p>

</div>
</div>
<a id="ab6d0bec33414376ee590e43b88b92d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6d0bec33414376ee590e43b88b92d04">&#9670;&nbsp;</a></span>TISCI_RINGACC0_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_RINGACC0_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca0126cbadfa1f86546d92aa6e5c07cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca0126cbadfa1f86546d92aa6e5c07cb">&#9670;&nbsp;</a></span>TISCI_RINGACC0_MON_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_RINGACC0_MON_IRQ_SRC_IDX_START&#160;&#160;&#160;(1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac597ce3cc1ad84113d8f4f7fee9a87f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac597ce3cc1ad84113d8f4f7fee9a87f8">&#9670;&nbsp;</a></span>TISCI_RINGACC0_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_RINGACC0_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(2048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab400e61436d0266ca710484d8bb68dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab400e61436d0266ca710484d8bb68dd9">&#9670;&nbsp;</a></span>TISCI_UDMAP0_TX_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_UDMAP0_TX_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43858623e28d051a29c62fc581a6977a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43858623e28d051a29c62fc581a6977a">&#9670;&nbsp;</a></span>TISCI_UDMAP0_TX_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_UDMAP0_TX_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(512U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47cd062419a550ca35933051ae2ebeed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47cd062419a550ca35933051ae2ebeed">&#9670;&nbsp;</a></span>TISCI_UDMAP0_RX_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_UDMAP0_RX_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d63f85e9fcd67534eb5ae162ea93749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d63f85e9fcd67534eb5ae162ea93749">&#9670;&nbsp;</a></span>TISCI_UDMAP0_RX_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_UDMAP0_RX_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(1152U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c0996f948c1b727b85638d673a2d038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0996f948c1b727b85638d673a2d038">&#9670;&nbsp;</a></span>TISCI_UDMAP0_RX_FLOW_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_UDMAP0_RX_FLOW_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(1280U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5a1b7a83857a90ec4d17f3af08cde6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5a1b7a83857a90ec4d17f3af08cde6b">&#9670;&nbsp;</a></span>TISCI_BCDMA0_BC_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_BC_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed4c0dad6a294a3f2cd7a5a0cd43c46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed4c0dad6a294a3f2cd7a5a0cd43c46">&#9670;&nbsp;</a></span>TISCI_BCDMA0_BC_DC_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_BC_DC_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(512U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a582248dd0f99de28bfc53c0f88cff86f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a582248dd0f99de28bfc53c0f88cff86f">&#9670;&nbsp;</a></span>TISCI_BCDMA0_BC_RC_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_BC_RC_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee6ddce410bcea5b05c72e132b760122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6ddce410bcea5b05c72e132b760122">&#9670;&nbsp;</a></span>TISCI_BCDMA0_TX_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_TX_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(1536U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16dc22c443d8f3dfab23e7a3e9991900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16dc22c443d8f3dfab23e7a3e9991900">&#9670;&nbsp;</a></span>TISCI_BCDMA0_TX_DC_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_TX_DC_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(2048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0639f7f20c816eb786b98d0555cff4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0639f7f20c816eb786b98d0555cff4f8">&#9670;&nbsp;</a></span>TISCI_BCDMA0_TX_RC_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_TX_RC_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(2560U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3aa4fd8891d44ced23906e31858b1b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3aa4fd8891d44ced23906e31858b1b7e">&#9670;&nbsp;</a></span>TISCI_BCDMA0_RX_EOES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_RX_EOES_IRQ_SRC_IDX_START&#160;&#160;&#160;(3072U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bbb1e0c9f55a4db33f14a2948b16e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbb1e0c9f55a4db33f14a2948b16e46">&#9670;&nbsp;</a></span>TISCI_BCDMA0_RX_DC_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_RX_DC_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(3584U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53f794ad076780bfbf92d43625e7df9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f794ad076780bfbf92d43625e7df9e">&#9670;&nbsp;</a></span>TISCI_BCDMA0_RX_RC_OES_IRQ_SRC_IDX_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TISCI_BCDMA0_RX_RC_OES_IRQ_SRC_IDX_START&#160;&#160;&#160;(4096U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d7486ebdaea766adf856a7e44f6be18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d7486ebdaea766adf856a7e44f6be18">&#9670;&nbsp;</a></span>SCICLIENT_C7X_NON_SECURE_INTERRUPT_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_C7X_NON_SECURE_INTERRUPT_NUM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6259a2b2bf6183b29e5491aa0fdb3796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6259a2b2bf6183b29e5491aa0fdb3796">&#9670;&nbsp;</a></span>SCICLIENT_C7X_SECURE_INTERRUPT_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_C7X_SECURE_INTERRUPT_NUM&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a459cea1931dbc05b3b108331895accea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a459cea1931dbc05b3b108331895accea">&#9670;&nbsp;</a></span>SCICLIENT_C7X_0_0_CLEC_EVENT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_C7X_0_0_CLEC_EVENT_IN&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_185)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48aaffd121652701fa84b85cbc627029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48aaffd121652701fa84b85cbc627029">&#9670;&nbsp;</a></span>SCICLIENT_C7X_0_1_CLEC_EVENT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_C7X_0_1_CLEC_EVENT_IN&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_187)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a914be684dbf2b5c78be2fb95a0dee5b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914be684dbf2b5c78be2fb95a0dee5b1">&#9670;&nbsp;</a></span>SCICLIENT_C7X_1_0_CLEC_EVENT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_C7X_1_0_CLEC_EVENT_IN&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_189)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe40b47469c46ad32592faad6044c44a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe40b47469c46ad32592faad6044c44a">&#9670;&nbsp;</a></span>SCICLIENT_C7X_1_1_CLEC_EVENT_IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_C7X_1_1_CLEC_EVENT_IN&#160;&#160;&#160;(CSLR_COMPUTE_CLUSTER0_CLEC_SOC_EVENTS_IN_NAVSS0_INTR_0_OUTL_INTR_191)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c4dba6a8c7a4b5d5863b3d58eb93be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c4dba6a8c7a4b5d5863b3d58eb93be">&#9670;&nbsp;</a></span>SCICLIENT_DEV_MCU_R5FSS0_CORE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_DEV_MCU_R5FSS0_CORE0&#160;&#160;&#160;(TISCI_DEV_MCU_R5FSS0_CORE0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12cc90ae26582acba4343f258798b9df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cc90ae26582acba4343f258798b9df">&#9670;&nbsp;</a></span>SCICLIENT_DEV_MCU_R5FSS0_CORE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_DEV_MCU_R5FSS0_CORE1&#160;&#160;&#160;(TISCI_DEV_MCU_R5FSS0_CORE1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96bde2e6df105b3544a76e36bf89ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96bde2e6df105b3544a76e36bf89ce5">&#9670;&nbsp;</a></span>SCICLIENT_DEV_MCU_R5FSS0_CORE0_PROCID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_DEV_MCU_R5FSS0_CORE0_PROCID&#160;&#160;&#160;(<a class="el" href="sciclient__fmwMsgParams_8h.html#a17c4139d0047ced3beebbd69145001c1">SCICLIENT_PROC_ID_MCU_R5FSS0_CORE0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e2b343d77a24bb250c3a96295115c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2b343d77a24bb250c3a96295115c05">&#9670;&nbsp;</a></span>SCICLIENT_DEV_MCU_R5FSS0_CORE1_PROCID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_DEV_MCU_R5FSS0_CORE1_PROCID&#160;&#160;&#160;(<a class="el" href="sciclient__fmwMsgParams_8h.html#a87e388d13bd155014ba9ebdb6302a404">SCICLIENT_PROC_ID_MCU_R5FSS0_CORE1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af207812ac371429ec15f101f8e48e628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af207812ac371429ec15f101f8e48e628">&#9670;&nbsp;</a></span>SCICLIENT_ALLOWED_BOARDCFG_BASE_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_ALLOWED_BOARDCFG_BASE_START&#160;&#160;&#160;(CSL_MCU_MSRAM_1MB0_RAM_BASE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Board config Base start address </p>

</div>
</div>
<a id="ace596b1d799116977fd686abb2197788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace596b1d799116977fd686abb2197788">&#9670;&nbsp;</a></span>SCICLIENT_ALLOWED_BOARDCFG_BASE_END</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCICLIENT_ALLOWED_BOARDCFG_BASE_END&#160;&#160;&#160;(CSL_MCU_MSRAM_1MB0_RAM_BASE + CSL_MCU_MSRAM_1MB0_RAM_SIZE)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Board config Base end address </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_942fd6eb55710291a36b82388287297e.html">drv</a></li><li class="navelem"><a class="el" href="dir_f4890b58a5d0ee0a90e35ad65d96a180.html">sciclient</a></li><li class="navelem"><a class="el" href="dir_76aebf9d891450c4e3611573499986b1.html">soc</a></li><li class="navelem"><a class="el" href="dir_cae6ac573df6ecc66f5ccf50d17616d7.html">V4</a></li><li class="navelem"><a class="el" href="sciclient__fmwMsgParams_8h.html">sciclient_fmwMsgParams.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
