
---------- Begin Simulation Statistics ----------
final_tick                               938100239500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60692                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701804                       # Number of bytes of host memory used
host_op_rate                                    60891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18222.04                       # Real time elapsed on the host
host_tick_rate                               51481618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105934532                       # Number of instructions simulated
sim_ops                                    1109559900                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.938100                       # Number of seconds simulated
sim_ticks                                938100239500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.369157                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139286517                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           159422983                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10973418                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        219886991                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18881034                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       19001861                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          120827                       # Number of indirect misses.
system.cpu0.branchPred.lookups              280351872                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1859099                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811475                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7589133                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260707186                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28460156                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       54725774                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050838684                       # Number of instructions committed
system.cpu0.commit.committedOps            1052652680                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1727665758                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.609292                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.372549                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1221403254     70.70%     70.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    301622486     17.46%     88.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69833533      4.04%     92.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     68400351      3.96%     96.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22847506      1.32%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7244881      0.42%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4108739      0.24%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3744852      0.22%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28460156      1.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1727665758                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858271                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016024050                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326233751                       # Number of loads committed
system.cpu0.commit.membars                    3625359                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625365      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583971656     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8031605      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328045218     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127167749     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052652680                       # Class of committed instruction
system.cpu0.commit.refs                     455212995                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050838684                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052652680                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.782107                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.782107                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            340591501                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3392313                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           137863178                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1125939364                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               623023366                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                763886725                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7597340                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12802449                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4781510                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  280351872                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                185816383                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1117125234                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4220356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1147218023                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  39                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           45                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21963264                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149704                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         611773397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         158167551                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.612599                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1739880442                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.660409                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.924026                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               941678377     54.12%     54.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               585865012     33.67%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               108928304      6.26%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                79696280      4.58%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                18455953      1.06%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2989834      0.17%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  341406      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     657      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1924619      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1739880442                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       50                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      27                       # number of floating regfile writes
system.cpu0.idleCycles                      132826587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7738530                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               267674716                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586479                       # Inst execution rate
system.cpu0.iew.exec_refs                   482814332                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 133260721                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              284978847                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            349472760                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816618                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3704925                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           134394746                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1107362084                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            349553611                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6656183                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1098303507                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1724664                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3320699                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7597340                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7006459                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        95051                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        17065619                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        49118                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         8341                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4327805                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     23239009                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5415502                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          8341                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1185407                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6553123                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                498198624                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1088623543                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837693                       # average fanout of values written-back
system.cpu0.iew.wb_producers                417337618                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.581310                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1088723838                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1342664410                       # number of integer regfile reads
system.cpu0.int_regfile_writes              695648901                       # number of integer regfile writes
system.cpu0.ipc                              0.561134                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.561134                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626847      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            605633937     54.81%     55.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8140679      0.74%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811524      0.16%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           353891508     32.03%     88.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131855133     11.93%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             18      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1104959690                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     66                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                128                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           55                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2196851                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001988                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 359434     16.36%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1601011     72.88%     89.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               236386     10.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1103529628                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3952114404                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1088623488                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1162078925                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1101918969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1104959690                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5443115                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       54709401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           117859                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1716                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18432592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1739880442                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858846                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          972339111     55.89%     55.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          513871273     29.53%     85.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183704246     10.56%     95.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59326093      3.41%     99.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8892443      0.51%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             791368      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             659352      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153526      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             143030      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1739880442                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.590033                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17422247                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4163035                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           349472760                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          134394746                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1505                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1872707029                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3493713                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              305474228                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670667822                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12575293                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               630935116                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9601565                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                36911                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1371895943                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1120988767                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          718979350                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                760019543                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              13554007                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7597340                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             35721716                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                48311524                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1371895893                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        132499                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4655                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 24495732                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4645                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2806564998                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2226985176                       # The number of ROB writes
system.cpu0.timesIdled                       19890873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.269007                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9606552                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10190573                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2070459                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18564505                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            359896                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         550110                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          190214                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20327961                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4704                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811194                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1199635                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12206036                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1021211                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434252                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21056614                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55095848                       # Number of instructions committed
system.cpu1.commit.committedOps              56907220                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    328109453                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.173440                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.800988                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    303617496     92.54%     92.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     12375606      3.77%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4206683      1.28%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3804213      1.16%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       920306      0.28%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       315355      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1662159      0.51%     99.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       186424      0.06%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1021211      0.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    328109453                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              503036                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52992768                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16128905                       # Number of loads committed
system.cpu1.commit.membars                    3622511                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622511      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32024107     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17940099     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3320362      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56907220                       # Class of committed instruction
system.cpu1.commit.refs                      21260473                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55095848                       # Number of Instructions Simulated
system.cpu1.committedOps                     56907220                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.035858                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.035858                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            281189160                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               876743                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8498604                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              85483119                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                14527598                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 30335982                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1200034                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1242836                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4330727                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20327961                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 14610525                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    313260888                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               153211                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      98896341                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4141716                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061127                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          16251754                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9966448                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.297387                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         331583501                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.309586                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.797493                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               271740351     81.95%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                34269299     10.34%     92.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15003333      4.52%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6311345      1.90%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2726644      0.82%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  665116      0.20%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  863839      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3565      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           331583501                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         967237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1244716                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14617440                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191133                       # Inst execution rate
system.cpu1.iew.exec_refs                    22353001                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5222763                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              242904612                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22204129                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712029                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2419886                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7107884                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           77955639                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17130238                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           883149                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63561538                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1720996                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1569763                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1200034                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5006412                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20811                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          274958                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9189                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          409                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1907                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6075224                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1976316                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           409                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       195588                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1049128                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36408566                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63175392                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843218                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30700375                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189972                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63187913                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79425627                       # number of integer regfile reads
system.cpu1.int_regfile_writes               41812917                       # number of integer regfile writes
system.cpu1.ipc                              0.165677                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.165677                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622613      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38362193     59.53%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19033877     29.54%     94.68% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3425860      5.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              64444687                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1863583                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028918                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 252731     13.56%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1436648     77.09%     90.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               174200      9.35%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              62685641                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         462439655                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63175380                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         99004364                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  69820619                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 64444687                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8135020                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21048418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           103225                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2700768                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14537303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    331583501                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.194354                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.629151                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          290145268     87.50%     87.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           28729421      8.66%     96.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6750755      2.04%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2909360      0.88%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2313829      0.70%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             310173      0.09%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             337102      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43861      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43732      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      331583501                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193789                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16129118                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2000307                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22204129                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7107884                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       332550738                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1543632032                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              260333011                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38007937                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10839771                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                16923721                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1950711                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                15484                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            101944092                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82749809                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55906138                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 30265708                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8614800                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1200034                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             22827143                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17898201                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       101944080                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33884                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               613                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21739003                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           613                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   405051855                       # The number of ROB reads
system.cpu1.rob.rob_writes                  159405765                       # The number of ROB writes
system.cpu1.timesIdled                          24216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          3708732                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               525563                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4536536                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               7326                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1320993                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5808178                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11547283                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       340107                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        85962                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     44315485                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3361098                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     88613674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3447060                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3383781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2760361                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2978614                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              324                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2423768                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2423764                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3383781                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17354825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17354825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    548345984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               548345984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5808305                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5808305    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5808305                       # Request fanout histogram
system.membus.respLayer1.occupancy        30532034281                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24043842591                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   938100239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   938100239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       291143250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   408012425.997512                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       134000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1036008000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   936353380000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1746859500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    161155768                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       161155768                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    161155768                       # number of overall hits
system.cpu0.icache.overall_hits::total      161155768                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     24660614                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      24660614                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     24660614                       # number of overall misses
system.cpu0.icache.overall_misses::total     24660614                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 322314544997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 322314544997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 322314544997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 322314544997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    185816382                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    185816382                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    185816382                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    185816382                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.132715                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.132715                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.132715                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.132715                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13070.012977                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13070.012977                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13070.012977                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13070.012977                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2578                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               77                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.480519                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     22862090                       # number of writebacks
system.cpu0.icache.writebacks::total         22862090                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1798489                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1798489                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1798489                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1798489                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     22862125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     22862125                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     22862125                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     22862125                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 282829170498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 282829170498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 282829170498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 282829170498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123036                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123036                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123036                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123036                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12371.079701                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12371.079701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12371.079701                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12371.079701                       # average overall mshr miss latency
system.cpu0.icache.replacements              22862090                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    161155768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      161155768                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     24660614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     24660614                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 322314544997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 322314544997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    185816382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    185816382                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.132715                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.132715                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13070.012977                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13070.012977                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1798489                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1798489                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     22862125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     22862125                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 282829170498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 282829170498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123036                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12371.079701                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12371.079701                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999941                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          184016442                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         22862092                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.048977                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999941                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        394494888                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       394494888                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428060133                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428060133                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428060133                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428060133                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     26883230                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      26883230                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     26883230                       # number of overall misses
system.cpu0.dcache.overall_misses::total     26883230                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 837295736176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 837295736176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 837295736176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 837295736176                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    454943363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    454943363                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    454943363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    454943363                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.059091                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059091                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.059091                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059091                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31145.652370                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31145.652370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31145.652370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31145.652370                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4603226                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       358319                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           106851                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4192                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.080795                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    85.476861                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     19691849                       # number of writebacks
system.cpu0.dcache.writebacks::total         19691849                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7942438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7942438                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7942438                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7942438                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     18940792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     18940792                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     18940792                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     18940792                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 386519416037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 386519416037                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 386519416037                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 386519416037                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041633                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041633                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041633                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041633                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20406.718792                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20406.718792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20406.718792                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20406.718792                       # average overall mshr miss latency
system.cpu0.dcache.replacements              19691849                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    306965963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      306965963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     20812721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     20812721                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 557399805500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 557399805500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    327778684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    327778684                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.063496                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.063496                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26781.688252                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26781.688252                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4168401                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4168401                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16644320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16644320                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 294053721500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 294053721500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17666.911084                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17666.911084                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    121094170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121094170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      6070509                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      6070509                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 279895930676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 279895930676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127164679                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127164679                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047737                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46107.489615                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46107.489615                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3774037                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3774037                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2296472                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2296472                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  92465694537                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  92465694537                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40264.237725                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40264.237725                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1359                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9600000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9600000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3146                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.431977                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.431977                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7064.017660                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7064.017660                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1345                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1345                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       831500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       831500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004450                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004450                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59392.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2949                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2949                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       593500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       593500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3089                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045322                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045322                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4239.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4239.285714                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       453500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       453500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.045322                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.045322                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3239.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3239.285714                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1050968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1050968                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       760507                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       760507                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  67375944000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  67375944000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811475                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419827                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419827                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88593.456733                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88593.456733                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       760507                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       760507                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  66615437000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  66615437000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419827                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419827                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87593.456733                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87593.456733                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986194                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          448817206                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         19701075                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.781356                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986194                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999569                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999569                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        933223253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       933223253                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22789490                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            17672362                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              268268                       # number of demand (read+write) hits
system.l2.demand_hits::total                 40754490                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22789490                       # number of overall hits
system.l2.overall_hits::.cpu0.data           17672362                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24370                       # number of overall hits
system.l2.overall_hits::.cpu1.data             268268                       # number of overall hits
system.l2.overall_hits::total                40754490                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             72630                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2018807                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5749                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1444419                       # number of demand (read+write) misses
system.l2.demand_misses::total                3541605                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            72630                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2018807                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5749                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1444419                       # number of overall misses
system.l2.overall_misses::total               3541605                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6446401469                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 201338074155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    575473992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 146238931787                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     354598881403                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6446401469                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 201338074155                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    575473992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 146238931787                       # number of overall miss cycles
system.l2.overall_miss_latency::total    354598881403                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        22862120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        19691169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30119                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1712687                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44296095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       22862120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       19691169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30119                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1712687                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44296095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102523                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.190876                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079953                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102523                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.190876                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079953                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88756.732328                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99731.214601                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100099.842059                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101244.120845                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100123.780434                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88756.732328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99731.214601                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100099.842059                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101244.120845                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100123.780434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             135044                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3443                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.222771                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1807803                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2760362                       # number of writebacks
system.l2.writebacks::total                   2760362                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            208                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          43298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9891                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               53696                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           208                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         43298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9891                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              53696                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        72422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1975509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1434528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3487909                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        72422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1975509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1434528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2355677                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5843586                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5709946971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 178663747209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    504702993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 131160659301                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 316039056474                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5709946971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 178663747209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    504702993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 131160659301                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 216291996252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 532331052726                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.100325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.180949                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.837589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078741                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.100325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.180949                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.837589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131921                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78842.713140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90439.348648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92606.053761                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91431.229855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90609.891621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78842.713140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90439.348648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92606.053761                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91431.229855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91817.340090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91096.640441                       # average overall mshr miss latency
system.l2.replacements                        9131294                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4541643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4541643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4541643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4541643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     39593510                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         39593510                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     39593510                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     39593510                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2355677                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2355677                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 216291996252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 216291996252                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91817.340090                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91817.340090                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       212500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       388500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.677419                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.754386                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8380.952381                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9659.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9034.883721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       417000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       429500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       846500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.677419                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.754386                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19857.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19522.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19686.046512                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        60000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1676943                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           135123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1812066                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1370340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1080898                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2451238                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 135334134867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108262467465                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  243596602332                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3047283                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1216021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4263304                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.449692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888881                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98759.530384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100159.744458                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99376.968835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        22122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5752                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            27874                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1348218                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1075146                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2423364                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 120193586891                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97045429473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 217239016364                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.442433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.884151                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.568424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89149.964539                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90262.559199                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89643.576600                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22789490                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22813860                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        72630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5749                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            78379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6446401469                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    575473992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7021875461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     22862120                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30119                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22892239                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.190876                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88756.732328                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100099.842059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89588.735006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          208                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          299                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           507                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        72422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        77872                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5709946971                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    504702993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6214649964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003168                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.180949                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003402                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78842.713140                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92606.053761                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79805.963170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     15995419                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       133145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16128564                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       648467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       363521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1011988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66003939288                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  37976464322                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 103980403610                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16643886                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       496666                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      17140552                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038961                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.731922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.059041                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101784.576992                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104468.419492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102748.652761                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4139                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25315                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       627291                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       359382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       986673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58470160318                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  34115229828                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  92585390146                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037689                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.723589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93210.583793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94927.486151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93835.941742                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          111                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               123                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          212                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             220                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2580997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       131000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2711997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          323                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.656347                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.400000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.641399                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12174.514151                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        16375                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12327.259091                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           39                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          174                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          181                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3429496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       146997                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3576493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.538700                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.350000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.527697                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19709.747126                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20999.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19759.629834                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999892                       # Cycle average of tags in use
system.l2.tags.total_refs                    90697228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9131456                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.932395                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.171360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.715488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.602301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.017515                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.855687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.637540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.393303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.165661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.044620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.322462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 716584744                       # Number of tag accesses
system.l2.tags.data_accesses                716584744                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4634944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     126458816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        348800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91816192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    148424128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          371682880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4634944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       348800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4983744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176663104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176663104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          72421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1975919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1434628                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2319127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5807545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2760361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2760361                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4940777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        134803095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           371815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97874607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    158217770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             396208064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4940777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       371815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5312592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188320071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188320071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188320071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4940777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       134803095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          371815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97874607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    158217770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            584528136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2752549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     72421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1950272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1417322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2316807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008284845250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167976                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167976                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11830589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2591208                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5807545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2760361                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5807545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2760361                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  45273                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7812                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            278934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            275319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            312893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            829281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            374833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            387814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            362633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            369796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            357461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           403972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           285079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           335574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           302273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           265536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           291709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            141359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            135055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            132905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            123112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            177878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            211415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            217288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            213619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            224374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            211889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           197178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           183211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           159714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           126246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           147924                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 205698802785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28811360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            313741402785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35697.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54447.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3761985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1606521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5807545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2760361                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2091768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1233684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  421738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  301587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  252708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  215878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  192591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  171655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  151526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 131118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 184891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  96869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  61382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  47772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  36285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  24426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  12092                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 133479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 165056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 173168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 173744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 181615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 184241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 178345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 176108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 172477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      4                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3146281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.202849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.207526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.510028                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2008064     63.82%     63.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       606124     19.26%     83.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       153631      4.88%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        79788      2.54%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57505      1.83%     92.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        44767      1.42%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33767      1.07%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        25278      0.80%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       137357      4.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3146281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.304103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.182232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    304.428397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       167971    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::118784-122879            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167976                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.386418                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.359280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.998993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           140862     83.86%     83.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3964      2.36%     86.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14185      8.44%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5906      3.52%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1760      1.05%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              706      0.42%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              272      0.16%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              148      0.09%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               76      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               45      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167976                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              368785408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2897472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               176161600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               371682880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176663104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       393.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    396.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  938100221500                       # Total gap between requests
system.mem_ctrls.avgGap                     109490.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4634944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    124817408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       348800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     90708608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    148275648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    176161600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4940776.907242224552                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 133053380.379187077284                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 371815.276569919253                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 96693939.709840565920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 158059492.745710998774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187785475.989104032516                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        72421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1975919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1434628                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2319127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2760361                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2707157788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  96622375566                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    274743243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  71570632824                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 142566493364                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 22430006266987                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37380.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48899.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50411.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49887.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61474.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8125751.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11322790500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6018190695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18645396000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7307446680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74052441840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     172757203410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     214750741920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       504854211045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.166594                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 556221638987                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31325060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350553540513                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11141727240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5921945700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         22497226080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7060733820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74052441840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     280120764660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     124339321920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       525134161260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.784700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 320038004563                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31325060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 586737174937                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9076308976.470589                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   41361159247.135864                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           81     95.29%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 306150092000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   166613976500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 771486263000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     14577467                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14577467                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     14577467                       # number of overall hits
system.cpu1.icache.overall_hits::total       14577467                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33058                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33058                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33058                       # number of overall misses
system.cpu1.icache.overall_misses::total        33058                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1024018000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1024018000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1024018000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1024018000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     14610525                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14610525                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     14610525                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14610525                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002263                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002263                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002263                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002263                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30976.405106                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30976.405106                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30976.405106                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30976.405106                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          111                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30087                       # number of writebacks
system.cpu1.icache.writebacks::total            30087                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2939                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2939                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2939                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2939                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30119                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30119                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30119                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    905971000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    905971000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    905971000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    905971000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002061                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002061                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002061                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002061                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30079.717122                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30079.717122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30079.717122                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30079.717122                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30087                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     14577467                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14577467                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33058                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33058                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1024018000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1024018000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     14610525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14610525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002263                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30976.405106                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30976.405106                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2939                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2939                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30119                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    905971000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    905971000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30079.717122                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30079.717122                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.216081                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14543000                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30087                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           483.364908                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        338664000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.216081                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975503                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975503                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         29251169                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        29251169                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16069055                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16069055                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16069055                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16069055                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4021780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4021780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4021780                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4021780                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 353448099827                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 353448099827                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 353448099827                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 353448099827                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20090835                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20090835                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20090835                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20090835                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200180                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200180                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200180                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200180                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87883.499303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87883.499303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87883.499303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87883.499303                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1135577                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       240065                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21334                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2569                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.228508                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.446866                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1712334                       # number of writebacks
system.cpu1.dcache.writebacks::total          1712334                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3008234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3008234                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3008234                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3008234                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1013546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1013546                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1013546                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1013546                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  90763719821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  90763719821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  90763719821                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  90763719821                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050448                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050448                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050448                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050448                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89550.666493                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89550.666493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89550.666493                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89550.666493                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1712334                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14447312                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14447312                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2323594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2323594                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 188825497000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 188825497000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16770906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16770906                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138549                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138549                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81264.410650                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81264.410650                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1826702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1826702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       496892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       496892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  40452124500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  40452124500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029628                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029628                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81410.295396                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81410.295396                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1621743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1621743                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1698186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1698186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 164622602827                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 164622602827                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3319929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3319929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.511513                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.511513                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96940.266159                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96940.266159                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1181532                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1181532                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       516654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       516654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  50311595321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  50311595321                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.155622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.155622                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97379.668639                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97379.668639                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5960000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5960000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354037                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354037                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34853.801170                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34853.801170                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          123                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099379                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099379                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 54979.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54979.166667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          326                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          114                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       518500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       518500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.259091                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.259091                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4548.245614                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4548.245614                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          114                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       406500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       406500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.259091                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.259091                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3565.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3565.789474                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1102693                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1102693                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       708501                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       708501                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62428549500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62428549500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811194                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811194                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.391179                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.391179                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88113.565824                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88113.565824                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       708501                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       708501                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61720048500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61720048500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.391179                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.391179                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87113.565824                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87113.565824                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.066929                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18887057                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721939                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.968482                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        338675500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.066929                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.939592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939592                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45527871                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45527871                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 938100239500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          40033498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7302005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     39754711                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6370932                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4254344                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             336                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            588                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4281474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4281474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22892244                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     17141255                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          343                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          343                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     68586334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     59084824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        90325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5147276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             132908759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2926349376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2520513024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3853184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    219201152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5669916736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13405046                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177871552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         57702331                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256726                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53896749     93.40%     93.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3719224      6.45%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  86173      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    185      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           57702331                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        88603870641                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       29554561355                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       34332026661                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2583804474                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          45435485                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1010339932000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 499783                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707480                       # Number of bytes of host memory used
host_op_rate                                   501422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2448.73                       # Real time elapsed on the host
host_tick_rate                               29500856                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1223835315                       # Number of instructions simulated
sim_ops                                    1227847937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072240                       # Number of seconds simulated
sim_ticks                                 72239692500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.751224                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13249568                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14132688                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2439913                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23772428                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             32251                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          48509                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           16258                       # Number of indirect misses.
system.cpu0.branchPred.lookups               25850820                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9932                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5115                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1757391                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  12685141                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3169108                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         514051                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       36947370                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            60520476                       # Number of instructions committed
system.cpu0.commit.committedOps              60773170                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    125797097                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.483105                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.506853                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    103701825     82.44%     82.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     12289641      9.77%     92.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2541257      2.02%     94.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1874743      1.49%     95.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       649834      0.52%     96.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       348508      0.28%     96.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       473221      0.38%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       748960      0.60%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3169108      2.52%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    125797097                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3067                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               65804                       # Number of function calls committed.
system.cpu0.commit.int_insts                 59515687                       # Number of committed integer instructions.
system.cpu0.commit.loads                     14242744                       # Number of loads committed
system.cpu0.commit.membars                     380019                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       380658      0.63%      0.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        43821614     72.11%     72.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6283      0.01%     72.74% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1778      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           426      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1279      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           213      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          295      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     72.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       14247315     23.44%     96.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2312455      3.81%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          544      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          294      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         60773170                       # Class of committed instruction
system.cpu0.commit.refs                      16560608                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   60520476                       # Number of Instructions Simulated
system.cpu0.committedOps                     60773170                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.348553                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.348553                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             61944393                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               686204                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11648750                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105996113                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12570801                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54110385                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1759103                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2063414                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1935008                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   25850820                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8271637                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    118317284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               114675                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          485                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     120260390                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          128                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                4883292                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.181874                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          11560072                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13281819                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.846097                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         132319690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.918257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.062463                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                57760302     43.65%     43.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                42241609     31.92%     75.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21968867     16.60%     92.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8348382      6.31%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  726831      0.55%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  674963      0.51%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  379374      0.29%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   34337      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  185025      0.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           132319690                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2638                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1925                       # number of floating regfile writes
system.cpu0.idleCycles                        9815851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1936126                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17718326                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.605666                       # Inst execution rate
system.cpu0.iew.exec_refs                    24223022                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2397061                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26517075                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23106061                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            242429                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1020245                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2591873                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97680160                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21825961                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1987729                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86086734                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                272991                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4357420                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1759103                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4866570                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       247693                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           44717                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          266                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      8863317                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       274009                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           266                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       514988                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1421138                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 64161585                       # num instructions consuming a value
system.cpu0.iew.wb_count                     83084735                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.804942                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51646323                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.584546                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83294411                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               111062481                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62977273                       # number of integer regfile writes
system.cpu0.ipc                              0.425794                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.425794                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           382169      0.43%      0.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             62792927     71.30%     71.73% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6602      0.01%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1821      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                426      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1291      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                213      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               298      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22492103     25.54%     97.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2395743      2.72%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            560      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           294      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88074463                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3115                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6214                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3083                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3173                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     784767                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008910                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 532109     67.80%     67.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    46      0.01%     67.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     42      0.01%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     67.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                234493     29.88%     97.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18060      2.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              88473946                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         309440329                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     83081652                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        134584234                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96922545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88074463                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             757615                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       36906992                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           193160                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        243564                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     16703587                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    132319690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.665619                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.189818                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           86228494     65.17%     65.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24441150     18.47%     83.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11035235      8.34%     91.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4990831      3.77%     95.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3561844      2.69%     98.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             719034      0.54%     98.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             738205      0.56%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             520602      0.39%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              84295      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      132319690                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.619651                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           468290                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           29791                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23106061                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2591873                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   4814                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2229                       # number of misc regfile writes
system.cpu0.numCycles                       142135541                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2343860                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               37961329                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             45556663                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                968732                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15178740                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7740423                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               366444                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            132174205                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             102306367                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           77764263                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52765877                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                720595                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1759103                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10412905                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32207604                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2692                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       132171513                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      14241736                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            238164                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5987991                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        238147                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   220331603                       # The number of ROB reads
system.cpu0.rob.rob_writes                  201984987                       # The number of ROB writes
system.cpu0.timesIdled                         103756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1490                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.375101                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               12726728                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13069797                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2375832                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22226930                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13243                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16302                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3059                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24195113                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1437                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4326                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1731819                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11999582                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2970610                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         275586                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       37272206                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57380307                       # Number of instructions committed
system.cpu1.commit.committedOps              57514867                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    113419978                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.507096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.538399                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     92460209     81.52%     81.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11742867     10.35%     91.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2323947      2.05%     93.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1735134      1.53%     95.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       664970      0.59%     96.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       346450      0.31%     96.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       468843      0.41%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       706948      0.62%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2970610      2.62%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    113419978                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               21766                       # Number of function calls committed.
system.cpu1.commit.int_insts                 56447580                       # Number of committed integer instructions.
system.cpu1.commit.loads                     13487892                       # Number of loads committed
system.cpu1.commit.membars                     202948                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       202948      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        41894846     72.84%     73.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            265      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             318      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       13492218     23.46%     96.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1924272      3.35%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         57514867                       # Class of committed instruction
system.cpu1.commit.refs                      15416490                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57380307                       # Number of Instructions Simulated
system.cpu1.committedOps                     57514867                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.125053                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.125053                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             52556847                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               647110                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            11473469                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103212343                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10470029                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53356786                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1732621                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2011993                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1862947                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24195113                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7570124                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    108595050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                79513                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     115059039                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4753268                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.198424                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9007529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          12739971                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.943600                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         119979230                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.962204                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.015238                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                47609322     39.68%     39.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41523290     34.61%     74.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21252872     17.71%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8110242      6.76%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  668849      0.56%     99.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  635472      0.53%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   91860      0.08%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   17746      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   69577      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           119979230                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1956955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1917350                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17125878                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.681058                       # Inst execution rate
system.cpu1.iew.exec_refs                    23002671                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2026255                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               26712750                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22294491                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             89105                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1127391                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2215382                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           94753814                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20976416                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2044384                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             83045586                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                277011                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3124021                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1732621                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3641209                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       216679                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           26186                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          100                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8806599                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       286784                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           100                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       527912                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1389438                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 62128380                       # num instructions consuming a value
system.cpu1.iew.wb_count                     80121098                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.804003                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49951403                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.657074                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      80363938                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               107077029                       # number of integer regfile reads
system.cpu1.int_regfile_writes               61103100                       # number of integer regfile writes
system.cpu1.ipc                              0.470577                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.470577                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           203673      0.24%      0.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             61215301     71.94%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 284      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  318      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     72.18% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21645479     25.44%     97.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2024915      2.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              85089970                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     731621                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008598                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 524413     71.68%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                205980     28.15%     99.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1228      0.17%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85617918                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         291083966                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     80121098                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        131992859                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  94429735                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 85089970                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             324079                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       37238947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           193175                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         48493                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17014287                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    119979230                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.709206                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.214978                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           75716559     63.11%     63.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           22971330     19.15%     82.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11028103      9.19%     91.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4860696      4.05%     95.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3469496      2.89%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             657668      0.55%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             691767      0.58%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             505468      0.42%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              78143      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      119979230                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.697824                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           333322                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           18545                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22294491                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2215382                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    725                       # number of misc regfile reads
system.cpu1.numCycles                       121936185                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    22454107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               36807344                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             43468192                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                956312                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13067607                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               7183020                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               366963                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            128824455                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99617740                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           76156127                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 51940766                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                257061                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1732621                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9323348                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                32687935                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       128824455                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7107544                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             85173                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  5568186                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         85181                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   205232099                       # The number of ROB reads
system.cpu1.rob.rob_writes                  196153764                       # The number of ROB writes
system.cpu1.timesIdled                          19995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1505022                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               445443                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2357262                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5665                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                559181                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3001041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5775877                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       504467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       159374                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3197636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1853936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6395785                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2013310                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2866887                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       347292                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2427776                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            44357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8696                       # Transaction distribution
system.membus.trans_dist::ReadExReq             80557                       # Transaction distribution
system.membus.trans_dist::ReadExResp            80425                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2866888                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           311                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8723189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8723189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    210854656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               210854656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            46753                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3000809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3000809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3000809                       # Request fanout histogram
system.membus.respLayer1.occupancy        15350910253                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             21.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7731821647                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    72239692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    72239692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                374                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          187                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    6267505.347594                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12088341.456183                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          187    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     43573500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            187                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    71067669000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1172023500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8165651                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8165651                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8165651                       # number of overall hits
system.cpu0.icache.overall_hits::total        8165651                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       105985                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        105985                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       105985                       # number of overall misses
system.cpu0.icache.overall_misses::total       105985                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7409007986                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7409007986                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7409007986                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7409007986                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8271636                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8271636                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8271636                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8271636                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012813                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012813                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012813                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012813                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69906.194141                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69906.194141                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69906.194141                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69906.194141                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17199                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              287                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.926829                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        99364                       # number of writebacks
system.cpu0.icache.writebacks::total            99364                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         6620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6620                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         6620                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6620                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        99365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        99365                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        99365                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        99365                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6929532988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6929532988                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6929532988                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6929532988                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.012013                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.012013                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.012013                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.012013                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69738.167242                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69738.167242                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69738.167242                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69738.167242                       # average overall mshr miss latency
system.cpu0.icache.replacements                 99364                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8165651                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8165651                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       105985                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       105985                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7409007986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7409007986                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8271636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8271636                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012813                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012813                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69906.194141                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69906.194141                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         6620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6620                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        99365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        99365                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6929532988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6929532988                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.012013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012013                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69738.167242                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69738.167242                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8266465                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            99396                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            83.166979                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         16642636                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        16642636                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16167886                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16167886                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16167886                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16167886                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6580954                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6580954                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6580954                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6580954                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 392570485667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 392570485667                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 392570485667                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 392570485667                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22748840                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22748840                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22748840                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22748840                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.289287                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.289287                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.289287                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.289287                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 59652.519326                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59652.519326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 59652.519326                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59652.519326                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10422183                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        35616                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           272090                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            548                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    38.304175                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    64.992701                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1578539                       # number of writebacks
system.cpu0.dcache.writebacks::total          1578539                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4944043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4944043                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4944043                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4944043                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1636911                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1636911                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1636911                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1636911                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 103051082557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 103051082557                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 103051082557                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 103051082557                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071956                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071956                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071956                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071956                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 62954.603248                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 62954.603248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 62954.603248                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 62954.603248                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1578484                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     14560015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14560015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6002863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6002863                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 359250484000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 359250484000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20562878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20562878                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.291927                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.291927                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59846.523900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59846.523900                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4488046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4488046                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1514817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1514817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  97200133500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  97200133500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.073668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.073668                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 64166.254736                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 64166.254736                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1607871                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1607871                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       578091                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       578091                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  33320001667                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  33320001667                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2185962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2185962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.264456                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.264456                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 57637.987215                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57637.987215                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       455997                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       455997                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       122094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       122094                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5850949057                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5850949057                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.055854                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.055854                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47921.675570                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47921.675570                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       126195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       126195                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1275                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1275                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     39433000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     39433000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       127470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       127470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.010002                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.010002                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30927.843137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30927.843137                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          899                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          899                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          376                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3777500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3777500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10046.542553                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10046.542553                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       121952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       121952                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         4749                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4749                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     28110500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     28110500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       126701                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       126701                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037482                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037482                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5919.246157                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5919.246157                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         4673                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4673                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     23466500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     23466500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036882                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036882                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5021.720522                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5021.720522                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       467000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       467000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       438000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       438000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2099                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    122793000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    122793000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5115                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5115                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.589638                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.589638                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40713.859416                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40713.859416                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    119777000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    119777000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.589638                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.589638                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39713.859416                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39713.859416                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.844158                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18069265                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1617195                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.173213                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.844158                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.995130                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995130                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47633415                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47633415                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               18782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              529524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4499                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              484989                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1037794                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              18782                       # number of overall hits
system.l2.overall_hits::.cpu0.data             529524                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4499                       # number of overall hits
system.l2.overall_hits::.cpu1.data             484989                       # number of overall hits
system.l2.overall_hits::total                 1037794                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             80582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1046729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            947565                       # number of demand (read+write) misses
system.l2.demand_misses::total                2089818                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            80582                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1046729                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14942                       # number of overall misses
system.l2.overall_misses::.cpu1.data           947565                       # number of overall misses
system.l2.overall_misses::total               2089818                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6564082990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  93242598395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1301076489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  83878407389                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     184986165263                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6564082990                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  93242598395                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1301076489                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  83878407389                       # number of overall miss cycles
system.l2.overall_miss_latency::total    184986165263                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           99364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1576253                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1432554                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127612                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          99364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1576253                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1432554                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127612                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.810978                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.664062                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.768582                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.661452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.668183                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.810978                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.664062                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.768582                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.661452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.668183                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81458.427316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89079.980009                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87075.123076                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 88519.951021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88517.835172                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81458.427316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89079.980009                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87075.123076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 88519.951021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88517.835172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              40660                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1224                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.218954                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    630599                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              347291                       # number of writebacks
system.l2.writebacks::total                    347291                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1419                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          25797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          18400                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               46063                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1419                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         25797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         18400                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              46063                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        79163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1020932                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        14495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       929165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2043755                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        79163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1020932                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        14495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       929165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       937241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2980996                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5677161491                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  81532726938                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1131600993                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  73545806945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161887296367                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5677161491                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  81532726938                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1131600993                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  73545806945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  76439282327                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 238326578694                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.796697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.647696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.745589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.648607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.653455                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.796697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.647696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.745589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.648607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.953122                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71714.835100                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79861.074918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78068.367920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 79152.579945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79210.715750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71714.835100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79861.074918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78068.367920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 79152.579945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81557.766174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79948.640888                       # average overall mshr miss latency
system.l2.replacements                        4746762                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       465615                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           465615                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       465615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       465615                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2233961                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2233961                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2233961                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2233961                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       937241                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         937241                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  76439282327                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  76439282327                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81557.766174                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81557.766174                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2405                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2433                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 4838                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3056                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2968                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6024                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5403500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4547000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9950500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5461                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.559604                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.549528                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.554594                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1768.160995                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1532.008086                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1651.809429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3056                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2968                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6024                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     61379981                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     59546983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    120926964                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.559604                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.549528                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.554594                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20085.072317                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20062.999663                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20074.197211                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           310                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           180                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                490                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          223                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              361                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      4216500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1010500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5227000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          318                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            851                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.418386                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.433962                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.424207                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18908.071749                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  7322.463768                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14479.224377                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          223                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          138                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          361                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4475500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2771000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7246500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.418386                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.433962                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.424207                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20069.506726                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20079.710145                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20073.407202                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            24456                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 61275                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          52963                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          34344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87307                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5020692482                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3376353977                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8397046459                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89782                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        58800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            148582                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.589907                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.584082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.587601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94796.225327                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98309.864227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96178.387289                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         5259                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1718                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6977                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        47704                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        32626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          80330                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4210614983                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2937841981                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7148456964                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.531331                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.554864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88265.449082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90046.036321                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88988.633935                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         18782                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4499                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        80582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            95524                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6564082990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1301076489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7865159479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        99364                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.810978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.768582                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81458.427316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87075.123076                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82336.998859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1419                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          447                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1866                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        79163                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        14495                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        93658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5677161491                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1131600993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6808762484                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.796697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.745589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.788334                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71714.835100                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78068.367920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72698.140938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       492705                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       460533                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            953238                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       993766                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       913221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1906987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  88221905913                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  80502053412                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 168723959325                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1486471                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1373754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2860225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.668540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.664763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.666726                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88775.331329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 88151.776418                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88476.722350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        20538                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        16682                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37220                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       973228                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       896539                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1869767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  77322111955                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70607964964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 147930076919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.654724                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.652620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.653713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 79449.123900                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 78756.155576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79116.850880                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          879                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               898                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          435                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           35                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             470                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     11995000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       307498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12302498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1314                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1368                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.331050                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.648148                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.343567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27574.712644                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8785.657143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26175.527660                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          159                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          167                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          276                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           27                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          303                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5488990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       528999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      6017989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.210046                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.221491                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19887.644928                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19592.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19861.349835                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998860                       # Cycle average of tags in use
system.l2.tags.total_refs                     6691581                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4747883                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.409382                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.564043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.268312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.768071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.371148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.053138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.974148                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.368188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.215126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.005799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.188330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.187096                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999982                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51470347                       # Number of tag accesses
system.l2.tags.data_accesses                 51470347                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5066432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      65357888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        927680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59474496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     57801472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          188627968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5066432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       927680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5994112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22226688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22226688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          79163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1021217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          14495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         929289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       903148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2947312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       347292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             347292                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         70133632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        904736520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         12841694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        823293870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    800134524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2611140240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     70133632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     12841694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         82975326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      307679715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            307679715                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      307679715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        70133632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       904736520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        12841694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       823293870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    800134524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2918819955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    341374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     79164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1011120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     14495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    893761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000455659500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20710                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20710                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5430999                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             321784                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2947313                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     347292                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2947313                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   347292                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26734                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5918                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            119832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            123554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            168822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            176628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            168745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            146884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            137662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            128698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           179151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           129342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           120292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           216657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           499912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           370979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             28075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             20591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            18026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25198                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.53                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  70447836719                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14602895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            125208692969                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24121.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42871.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2470376                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  306447                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2947313                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               347292                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  775711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  654139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  425322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  261624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  178152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  131238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  102114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   82418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   66724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   53911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  47364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  56017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  30395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  14192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  10541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       485121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    430.334601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   248.477869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.481913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       142694     29.41%     29.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        99750     20.56%     49.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39239      8.09%     58.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26312      5.42%     63.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19383      4.00%     67.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15257      3.14%     70.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12814      2.64%     73.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10688      2.20%     75.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       118984     24.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       485121                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     141.019218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     90.921845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.190330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17761     85.76%     85.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         2559     12.36%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          283      1.37%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           30      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           23      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           11      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            6      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.02%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.00%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            2      0.01%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            3      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           17      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20710                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.483245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.447715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.148614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16731     80.79%     80.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              604      2.92%     83.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1934      9.34%     93.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              833      4.02%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              297      1.43%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              152      0.73%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               90      0.43%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.20%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20710                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              186917056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1710976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                21847552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               188628032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22226688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2587.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       302.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2611.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    307.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    20.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   72239664000                       # Total gap between requests
system.mem_ctrls.avgGap                      21926.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5066496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64711680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       927680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59010496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     57200704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     21847552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 70134517.806813761592                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 895791188.479934453964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 12841693.643698720261                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 816870808.247142076492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 791818209.912784457207                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 302431409.159168303013                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        79164                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1021217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        14495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       929289                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       903148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       347292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2407163842                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  39298251637                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    530991589                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  35110173600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  47862112301                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1779135622089                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30407.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38481.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36632.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     37781.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52994.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5122881.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2186153760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1161964485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12728428020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          900403020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5702629920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32146639410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        669187680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55495406295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        768.212106                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1424906349                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2412280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  68402506151                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1277631600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            679069710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8124506040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          881537940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5702629920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29484217860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2911226880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        49060819950                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        679.139380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7233398052                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2412280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  62594014448                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                782                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          392                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    28754580.357143                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76931577.227006                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          392    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    770425500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            392                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    60967897000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  11271795500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7549603                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7549603                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7549603                       # number of overall hits
system.cpu1.icache.overall_hits::total        7549603                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        20521                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         20521                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        20521                       # number of overall misses
system.cpu1.icache.overall_misses::total        20521                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1476633000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1476633000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1476633000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1476633000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7570124                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7570124                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7570124                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7570124                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002711                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002711                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002711                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002711                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71957.165830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71957.165830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71957.165830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71957.165830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          625                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    52.083333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19441                       # number of writebacks
system.cpu1.icache.writebacks::total            19441                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1080                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1080                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1080                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1080                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19441                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19441                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19441                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19441                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1384099500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1384099500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1384099500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1384099500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002568                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002568                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002568                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002568                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71194.871663                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71194.871663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71194.871663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71194.871663                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19441                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7549603                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7549603                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        20521                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        20521                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1476633000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1476633000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7570124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7570124                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002711                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002711                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71957.165830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71957.165830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1080                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1080                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19441                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19441                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1384099500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1384099500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002568                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002568                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71194.871663                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71194.871663                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7633630                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19473                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           392.010990                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15159689                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15159689                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15537231                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15537231                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15537231                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15537231                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      6236483                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       6236483                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      6236483                       # number of overall misses
system.cpu1.dcache.overall_misses::total      6236483                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 374461897542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 374461897542                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 374461897542                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 374461897542                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21773714                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21773714                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21773714                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21773714                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.286423                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286423                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.286423                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286423                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 60043.761450                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 60043.761450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 60043.761450                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60043.761450                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8699725                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        50877                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           234150                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            687                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    37.154495                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.056769                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1431828                       # number of writebacks
system.cpu1.dcache.writebacks::total          1431828                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4745103                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4745103                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4745103                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4745103                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1491380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1491380                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1491380                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1491380                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  92876470896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  92876470896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  92876470896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  92876470896                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.068495                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.068495                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.068495                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.068495                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 62275.523942                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 62275.523942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 62275.523942                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 62275.523942                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1431772                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14110060                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14110060                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5806969                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5806969                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 348432735000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 348432735000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19917029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19917029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.291558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.291558                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 60002.513359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60002.513359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4405035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4405035                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1401934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1401934                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  88899710500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  88899710500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.070389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 63412.193798                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63412.193798                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1427171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1427171                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       429514                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       429514                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  26029162542                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  26029162542                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1856685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1856685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.231334                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.231334                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60601.429853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60601.429853                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       340068                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       340068                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        89446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        89446                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3976760396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3976760396                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048175                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048175                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 44459.902019                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44459.902019                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        67067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        67067                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          741                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          741                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     35458500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35458500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        67808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        67808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.010928                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.010928                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47852.226721                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47852.226721                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          559                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          559                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     20285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     20285000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008244                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008244                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36288.014311                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36288.014311                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        62849                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        62849                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4652                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4652                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     23956000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     23956000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        67501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        67501                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.068917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.068917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5149.613070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5149.613070                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4587                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4587                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     19414000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     19414000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.067955                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.067955                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4232.395901                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4232.395901                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       661000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       661000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       616000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       616000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1415                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1415                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2911                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2911                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    124053999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    124053999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4326                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4326                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.672908                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.672908                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42615.595672                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42615.595672                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2911                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2911                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    121142999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    121142999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.672908                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.672908                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41615.595672                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41615.595672                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.100355                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           17181151                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1471814                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.673453                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.100355                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.971886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.971886                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45298484                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45298484                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  72239692500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3037556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       812906                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2663487                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4399471                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1610985                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           49148                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9186                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          58334                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           74                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           74                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           168867                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          168867                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118805                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2918751                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1368                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       298092                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4808578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        58323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4371005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9535998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     12718592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    201904512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2488448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    183318400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              400429952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6483257                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27275520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9624221                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.285131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.486784                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7039462     73.14%     73.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2425369     25.20%     98.34% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 159378      1.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     12      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9624221                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6330641198                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2444920587                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         149772543                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2227965530                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29410501                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6008                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
