<stg><name>digitrec_kernel</name>


<trans_list>

<trans id="500" from="1" to="2">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="2" to="18">
<condition id="296">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="2" to="3">
<condition id="312">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="3" to="4">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="4" to="5">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="5" to="6">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="6" to="7">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="7" to="8">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="8" to="9">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="9" to="10">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="10" to="11">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="11" to="12">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="12" to="13">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="13" to="14">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="14" to="15">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="15" to="16">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="16" to="17">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="17" to="2">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="18" to="19">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="19" to="20">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="20" to="21">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="21" to="22">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="22" to="23">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="23" to="24">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="24" to="25">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="25" to="28">
<condition id="313">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="25" to="26">
<condition id="316">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="26" to="27">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="27" to="25">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="28" to="29">
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="29" to="34">
<condition id="317">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="29" to="30">
<condition id="322">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="30" to="31">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="31" to="32">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="32" to="33">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="33" to="29">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="34" to="35">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="35" to="72">
<condition id="323">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="35" to="36">
<condition id="360">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="36" to="37">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="37" to="38">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="38" to="39">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="39" to="40">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="40" to="41">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="41" to="42">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="42" to="43">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="43" to="44">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="44" to="45">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="45" to="46">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="46" to="47">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="47" to="48">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="48" to="49">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="49" to="50">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="50" to="51">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="51" to="52">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="52" to="53">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="53" to="54">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="54" to="55">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="55" to="56">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="56" to="57">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="57" to="58">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="58" to="59">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="59" to="60">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="60" to="61">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="61" to="62">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="62" to="63">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="63" to="64">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="64" to="65">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="65" to="66">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="66" to="67">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="67" to="68">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="68" to="69">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="69" to="70">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="70" to="71">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="71" to="35">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %knn_mat_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %knn_mat)

]]></Node>
<StgValue><ssdm name="knn_mat_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %train_images_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %train_images)

]]></Node>
<StgValue><ssdm name="train_images_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %test_image_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %test_image)

]]></Node>
<StgValue><ssdm name="test_image_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="61" op_0_bw="61" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %train_images1 = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %train_images_read, i32 3, i32 63)

]]></Node>
<StgValue><ssdm name="train_images1"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="61">
<![CDATA[
:4  %tmp_1 = zext i61 %train_images1 to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %gmem_addr = getelementptr i64* %gmem, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem2), !map !24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %gmem), !map !28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i64 %test_image) nounwind, !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @digitrec_kernel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64">
<![CDATA[
:10  %temp = alloca [18000 x i64], align 16

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i64* %gmem, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem2, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str8, [6 x i8]* @p_str7, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i64 %test_image, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i64 %train_images, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i64 %knn_mat, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i5 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB29 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %x = phi i4 [ 0, %0 ], [ %x_mid2, %BurstBB29 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %y = phi i2 [ 0, %0 ], [ %y_1, %BurstBB29 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="4">
<![CDATA[
:3  %x_cast = zext i4 %x to i7

]]></Node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:4  %p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="6">
<![CDATA[
:5  %p_shl_cast = zext i6 %p_shl to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %tmp = sub i7 %p_shl_cast, %x_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:8  %exitcond_flatten = icmp eq i5 %indvar_flatten, -2

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:9  %indvar_flatten_next = add i5 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %exitcond_flatten, label %.preheader13.preheader.preheader, label %.reset

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:1  %exitcond = icmp eq i2 %y, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:2  %x_s = add i4 %x, 1

]]></Node>
<StgValue><ssdm name="x_s"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="4">
<![CDATA[
.reset:3  %x_cast_mid1 = zext i4 %x_s to i7

]]></Node>
<StgValue><ssdm name="x_cast_mid1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.reset:4  %p_shl_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x_s, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="6">
<![CDATA[
.reset:5  %p_shl_cast_mid1 = zext i6 %p_shl_mid1 to i7

]]></Node>
<StgValue><ssdm name="p_shl_cast_mid1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset:6  %tmp_mid1 = sub i7 %p_shl_cast_mid1, %x_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset:7  %tmp_mid2 = select i1 %exitcond, i7 %tmp_mid1, i7 %tmp

]]></Node>
<StgValue><ssdm name="tmp_mid2"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
.reset:8  %tmp_30_mid2_v = sext i7 %tmp_mid2 to i32

]]></Node>
<StgValue><ssdm name="tmp_30_mid2_v"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
.reset:9  %tmp_30_mid2 = zext i32 %tmp_30_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_30_mid2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:11  %x_mid2 = select i1 %exitcond, i4 %x_s, i4 %x

]]></Node>
<StgValue><ssdm name="x_mid2"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.reset:12  %knn_mat4_sum5 = add i64 %tmp_30_mid2, %knn_mat_read

]]></Node>
<StgValue><ssdm name="knn_mat4_sum5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.reset:13  %gmem2_addr = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum5

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
BurstBB:1  %y_op = add i2 %y, 1

]]></Node>
<StgValue><ssdm name="y_op"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
BurstBB:2  %y_1 = select i1 %exitcond, i2 1, i2 %y_op

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
BurstBB29:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="118" st_id="3" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="9" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="120" st_id="4" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="8" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="7" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="124" st_id="6" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="6" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="5" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="128" st_id="8" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="4" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="3" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @init_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:14  %tmp_3 = urem i5 %indvar_flatten, 3

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:15  %tmp_4 = icmp eq i5 %tmp_3, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:16  br i1 %tmp_4, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
ReqBB:0  %gmem2_addr_1_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem2_addr, i32 3)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_wr_req"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="9">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:3  %tmp_14 = urem i5 %indvar_flatten_next, 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
BurstBB:4  %tmp_15 = icmp eq i5 %tmp_14, 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:5  br i1 %tmp_15, label %RespBB, label %BurstBB29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
BurstBB:0  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem2_addr, i8 50, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_wr_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
RespBB:0  %gmem2_addr_1_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_wr_resp"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
RespBB:1  br label %BurstBB29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="150" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="152" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="153" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="154" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="155" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="156" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader13.preheader.preheader:0  %gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i64P(i64* %gmem_addr, i32 18000)

]]></Node>
<StgValue><ssdm name="gmem_addr_rd_req"/></StgValue>
</operation>

<operation id="157" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader.preheader:1  br label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="158" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader13.preheader:0  %indvar_flatten1 = phi i15 [ %indvar_flatten_next1, %.preheader13 ], [ 0, %.preheader13.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="159" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader13.preheader:1  %x1 = phi i4 [ %tmp_1_mid2_v_v, %.preheader13 ], [ 0, %.preheader13.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x1"/></StgValue>
</operation>

<operation id="160" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader13.preheader:2  %y1 = phi i11 [ %y1_1, %.preheader13 ], [ 0, %.preheader13.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y1"/></StgValue>
</operation>

<operation id="161" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13.preheader:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader13.preheader:4  %exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -14768

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="163" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader13.preheader:5  %indvar_flatten_next1 = add i15 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="164" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:6  br i1 %exitcond_flatten1, label %.preheader12.preheader.preheader, label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader13:1  %exitcond1 = icmp eq i11 %y1, -248

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="166" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader13:2  %y1_mid2 = select i1 %exitcond1, i11 0, i11 %y1

]]></Node>
<StgValue><ssdm name="y1_mid2"/></StgValue>
</operation>

<operation id="167" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:3  %x1_s = add i4 %x1, 1

]]></Node>
<StgValue><ssdm name="x1_s"/></StgValue>
</operation>

<operation id="168" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader13:4  %tmp_1_mid2_v_v = select i1 %exitcond1, i4 %x1_s, i4 %x1

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_v_v"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader13:15  %y1_1 = add i11 %y1_mid2, 1

]]></Node>
<StgValue><ssdm name="y1_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="15" op_0_bw="4">
<![CDATA[
.preheader13:5  %tmp_1_mid2_v = zext i4 %tmp_1_mid2_v_v to i15

]]></Node>
<StgValue><ssdm name="tmp_1_mid2_v"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader13:6  %tmp_1_mid2 = mul i15 %tmp_1_mid2_v, 1800

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="11">
<![CDATA[
.preheader13:8  %y1_cast = zext i11 %y1_mid2 to i15

]]></Node>
<StgValue><ssdm name="y1_cast"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader13:9  %tmp_8 = add i15 %tmp_1_mid2, %y1_cast

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader13:11  %gmem_addr_read = call i64 @_ssdm_op_Read.m_axi.i64P(i64* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="175" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader13:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @diff_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader13:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="15">
<![CDATA[
.preheader13:10  %tmp_9 = zext i15 %tmp_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="178" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader13:12  %tmp_s = xor i64 %gmem_addr_read, %test_image_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="179" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader13:13  %temp_addr = getelementptr inbounds [18000 x i64]* %temp, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="180" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
.preheader13:14  store i64 %tmp_s, i64* %temp_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader13:16  br label %.preheader13.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader.preheader:0  br label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader12.preheader:0  %indvar_flatten2 = phi i15 [ %indvar_flatten_next2, %.preheader12 ], [ 0, %.preheader12.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12.preheader:1  %x2 = phi i4 [ %tmp_6_mid2_v_v, %.preheader12 ], [ 0, %.preheader12.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x2"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader12.preheader:2  %y2 = phi i11 [ %y2_1, %.preheader12 ], [ 0, %.preheader12.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y2"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12.preheader:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader12.preheader:4  %exitcond_flatten2 = icmp eq i15 %indvar_flatten2, -14768

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader12.preheader:5  %indvar_flatten_next2 = add i15 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:6  br i1 %exitcond_flatten2, label %.preheader10.preheader.preheader, label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12:1  %exitcond2 = icmp eq i11 %y2, -248

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader12:2  %y2_mid2 = select i1 %exitcond2, i11 0, i11 %y2

]]></Node>
<StgValue><ssdm name="y2_mid2"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:3  %x2_s = add i4 1, %x2

]]></Node>
<StgValue><ssdm name="x2_s"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader12:4  %tmp_6_mid2_v_v = select i1 %exitcond2, i4 %x2_s, i4 %x2

]]></Node>
<StgValue><ssdm name="tmp_6_mid2_v_v"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader12:192  %y2_1 = add i11 1, %y2_mid2

]]></Node>
<StgValue><ssdm name="y2_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="15" op_0_bw="4">
<![CDATA[
.preheader12:5  %tmp_6_mid2_v = zext i4 %tmp_6_mid2_v_v to i15

]]></Node>
<StgValue><ssdm name="tmp_6_mid2_v"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader12:6  %tmp_6_mid2 = mul i15 1800, %tmp_6_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_6_mid2"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="15" op_0_bw="11">
<![CDATA[
.preheader12:8  %y2_cast = zext i11 %y2_mid2 to i15

]]></Node>
<StgValue><ssdm name="y2_cast"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader12:9  %tmp_5 = add i15 %tmp_6_mid2, %y2_cast

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="15">
<![CDATA[
.preheader12:10  %tmp_6 = zext i15 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12:11  %temp_addr_1 = getelementptr inbounds [18000 x i64]* %temp, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="15">
<![CDATA[
.preheader12:12  %temp_load = load i64* %temp_addr_1, align 8

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="202" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="15">
<![CDATA[
.preheader12:12  %temp_load = load i64* %temp_addr_1, align 8

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="64">
<![CDATA[
.preheader12:13  %tmp_16 = trunc i64 %temp_load to i1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="204" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:14  %tmp_22_cast = zext i1 %tmp_16 to i2

]]></Node>
<StgValue><ssdm name="tmp_22_cast"/></StgValue>
</operation>

<operation id="205" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:15  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="206" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:16  %tmp_15_1_cast = zext i1 %tmp_17 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_1_cast"/></StgValue>
</operation>

<operation id="207" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:17  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="208" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:18  %tmp_15_2_cast = zext i1 %tmp_18 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_2_cast"/></StgValue>
</operation>

<operation id="209" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:19  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="210" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:20  %tmp_15_3_cast = zext i1 %tmp_19 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_3_cast"/></StgValue>
</operation>

<operation id="211" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:21  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="212" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:22  %tmp_15_4_cast = zext i1 %tmp_20 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_4_cast"/></StgValue>
</operation>

<operation id="213" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:23  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="214" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:24  %tmp_15_5_cast = zext i1 %tmp_21 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_5_cast"/></StgValue>
</operation>

<operation id="215" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:25  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="216" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:26  %tmp_15_6_cast = zext i1 %tmp_22 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_6_cast"/></StgValue>
</operation>

<operation id="217" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:27  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="218" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:28  %tmp_15_7_cast = zext i1 %tmp_23 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_7_cast"/></StgValue>
</operation>

<operation id="219" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:29  %tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:30  %tmp_15_8_cast = zext i1 %tmp_24 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_8_cast"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:31  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:32  %tmp_15_9_cast = zext i1 %tmp_25 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_9_cast"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:33  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:34  %tmp_15_cast = zext i1 %tmp_26 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:35  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:36  %tmp_15_10_cast = zext i1 %tmp_27 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_10_cast"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:37  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:38  %tmp_15_11_cast = zext i1 %tmp_28 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_11_cast"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:39  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:40  %tmp_15_12_cast = zext i1 %tmp_29 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_12_cast"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:41  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:42  %tmp_15_13_cast = zext i1 %tmp_30 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_13_cast"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:43  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:44  %tmp_15_14_cast = zext i1 %tmp_31 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_14_cast"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:45  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:46  %tmp_15_15_cast = zext i1 %tmp_32 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_15_cast"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:47  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="238" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:48  %tmp_15_16_cast = zext i1 %tmp_33 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_16_cast"/></StgValue>
</operation>

<operation id="239" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:49  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="240" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:50  %tmp_15_17_cast = zext i1 %tmp_34 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_17_cast"/></StgValue>
</operation>

<operation id="241" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:51  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="242" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:52  %tmp_15_18_cast = zext i1 %tmp_35 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_18_cast"/></StgValue>
</operation>

<operation id="243" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:53  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="244" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:54  %tmp_15_19_cast = zext i1 %tmp_36 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_19_cast"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:55  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 21)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:56  %tmp_15_20_cast = zext i1 %tmp_37 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_20_cast"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:57  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:58  %tmp_15_21_cast = zext i1 %tmp_38 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_21_cast"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:59  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:60  %tmp_15_22_cast = zext i1 %tmp_39 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_22_cast"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:61  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:62  %tmp_15_23_cast = zext i1 %tmp_40 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_23_cast"/></StgValue>
</operation>

<operation id="253" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:63  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="254" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:64  %tmp_15_24_cast = zext i1 %tmp_41 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_24_cast"/></StgValue>
</operation>

<operation id="255" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:65  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="256" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:66  %tmp_15_25_cast = zext i1 %tmp_42 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_25_cast"/></StgValue>
</operation>

<operation id="257" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:67  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 27)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:68  %tmp_15_26_cast = zext i1 %tmp_43 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_26_cast"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:69  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 28)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:70  %tmp_15_27_cast = zext i1 %tmp_44 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_27_cast"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:71  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:72  %tmp_15_28_cast = zext i1 %tmp_45 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_28_cast"/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:73  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:74  %tmp_15_29_cast = zext i1 %tmp_46 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_29_cast"/></StgValue>
</operation>

<operation id="265" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:75  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:76  %tmp_15_30_cast = zext i1 %tmp_47 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_30_cast"/></StgValue>
</operation>

<operation id="267" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:77  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="268" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:78  %tmp_15_31_cast = zext i1 %tmp_48 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_31_cast"/></StgValue>
</operation>

<operation id="269" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:79  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 33)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="270" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:80  %tmp_15_32_cast = zext i1 %tmp_49 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_32_cast"/></StgValue>
</operation>

<operation id="271" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:81  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="272" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:82  %tmp_15_33_cast = zext i1 %tmp_50 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_33_cast"/></StgValue>
</operation>

<operation id="273" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:83  %tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 35)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:84  %tmp_15_34_cast = zext i1 %tmp_51 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_34_cast"/></StgValue>
</operation>

<operation id="275" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:85  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:86  %tmp_15_35_cast = zext i1 %tmp_52 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_35_cast"/></StgValue>
</operation>

<operation id="277" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:87  %tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 37)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="278" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:88  %tmp_15_36_cast = zext i1 %tmp_53 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_36_cast"/></StgValue>
</operation>

<operation id="279" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:89  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 38)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="280" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:90  %tmp_15_37_cast = zext i1 %tmp_54 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_37_cast"/></StgValue>
</operation>

<operation id="281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:91  %tmp_55 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:92  %tmp_15_38_cast = zext i1 %tmp_55 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_38_cast"/></StgValue>
</operation>

<operation id="283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:93  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 40)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="284" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:94  %tmp_15_39_cast = zext i1 %tmp_56 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_39_cast"/></StgValue>
</operation>

<operation id="285" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:95  %tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 41)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:96  %tmp_15_40_cast = zext i1 %tmp_57 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_40_cast"/></StgValue>
</operation>

<operation id="287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:97  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 42)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:98  %tmp_15_41_cast = zext i1 %tmp_58 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_41_cast"/></StgValue>
</operation>

<operation id="289" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:99  %tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 43)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="290" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:100  %tmp_15_42_cast = zext i1 %tmp_59 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_42_cast"/></StgValue>
</operation>

<operation id="291" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:101  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="292" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:102  %tmp_15_43_cast = zext i1 %tmp_60 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_43_cast"/></StgValue>
</operation>

<operation id="293" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:103  %tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="294" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:104  %tmp_15_44_cast = zext i1 %tmp_61 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_44_cast"/></StgValue>
</operation>

<operation id="295" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:105  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 46)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="296" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:106  %tmp_15_45_cast = zext i1 %tmp_62 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_45_cast"/></StgValue>
</operation>

<operation id="297" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:107  %tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="298" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:108  %tmp_15_46_cast = zext i1 %tmp_63 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_46_cast"/></StgValue>
</operation>

<operation id="299" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader12:109  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %temp_load, i32 48)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="300" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="1">
<![CDATA[
.preheader12:110  %tmp_15_47_cast = zext i1 %tmp_64 to i2

]]></Node>
<StgValue><ssdm name="tmp_15_47_cast"/></StgValue>
</operation>

<operation id="301" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:111  %tmp5 = add i2 %tmp_22_cast, %tmp_15_2_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="302" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:112  %tmp4 = add i2 %tmp5, %tmp_15_1_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="303" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:113  %tmp4_cast = zext i2 %tmp4 to i3

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="304" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:114  %tmp7 = add i2 %tmp_15_4_cast, %tmp_15_5_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="305" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:115  %tmp6 = add i2 %tmp7, %tmp_15_3_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:116  %tmp6_cast = zext i2 %tmp6 to i3

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="307" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:117  %tmp3 = add i3 %tmp6_cast, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="308" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:118  %tmp3_cast = zext i3 %tmp3 to i4

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="309" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:119  %tmp10 = add i2 %tmp_15_7_cast, %tmp_15_8_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="310" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:120  %tmp9 = add i2 %tmp10, %tmp_15_6_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="311" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:121  %tmp9_cast = zext i2 %tmp9 to i3

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="312" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:122  %tmp12 = add i2 %tmp_15_cast, %tmp_15_10_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:123  %tmp11 = add i2 %tmp12, %tmp_15_9_cast

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="314" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:124  %tmp11_cast = zext i2 %tmp11 to i3

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="315" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:125  %tmp8 = add i3 %tmp11_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="316" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:126  %tmp8_cast = zext i3 %tmp8 to i4

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="317" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:127  %tmp2 = add i4 %tmp8_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="318" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:129  %tmp16 = add i2 %tmp_15_12_cast, %tmp_15_13_cast

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:130  %tmp15 = add i2 %tmp16, %tmp_15_11_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:131  %tmp15_cast = zext i2 %tmp15 to i3

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="321" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:132  %tmp18 = add i2 %tmp_15_15_cast, %tmp_15_16_cast

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="322" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:133  %tmp17 = add i2 %tmp18, %tmp_15_14_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="323" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:134  %tmp17_cast = zext i2 %tmp17 to i3

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="324" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:135  %tmp14 = add i3 %tmp17_cast, %tmp15_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="325" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:136  %tmp14_cast = zext i3 %tmp14 to i4

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="326" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:137  %tmp21 = add i2 %tmp_15_18_cast, %tmp_15_19_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="327" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:138  %tmp20 = add i2 %tmp21, %tmp_15_17_cast

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="328" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:139  %tmp20_cast = zext i2 %tmp20 to i3

]]></Node>
<StgValue><ssdm name="tmp20_cast"/></StgValue>
</operation>

<operation id="329" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:140  %tmp23 = add i2 %tmp_15_21_cast, %tmp_15_22_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="330" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:141  %tmp22 = add i2 %tmp23, %tmp_15_20_cast

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="331" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:142  %tmp22_cast = zext i2 %tmp22 to i3

]]></Node>
<StgValue><ssdm name="tmp22_cast"/></StgValue>
</operation>

<operation id="332" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:143  %tmp19 = add i3 %tmp22_cast, %tmp20_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:144  %tmp19_cast = zext i3 %tmp19 to i4

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:145  %tmp13 = add i4 %tmp19_cast, %tmp14_cast

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:149  %tmp28 = add i2 %tmp_15_24_cast, %tmp_15_25_cast

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:150  %tmp27 = add i2 %tmp28, %tmp_15_23_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:151  %tmp27_cast = zext i2 %tmp27 to i3

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="338" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:152  %tmp30 = add i2 %tmp_15_27_cast, %tmp_15_28_cast

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="339" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:153  %tmp29 = add i2 %tmp30, %tmp_15_26_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:154  %tmp29_cast = zext i2 %tmp29 to i3

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:155  %tmp26 = add i3 %tmp29_cast, %tmp27_cast

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:156  %tmp26_cast = zext i3 %tmp26 to i4

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="343" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:157  %tmp33 = add i2 %tmp_15_30_cast, %tmp_15_31_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="344" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:158  %tmp32 = add i2 %tmp33, %tmp_15_29_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:159  %tmp32_cast = zext i2 %tmp32 to i3

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="346" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:160  %tmp35 = add i2 %tmp_15_33_cast, %tmp_15_34_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="347" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:161  %tmp34 = add i2 %tmp35, %tmp_15_32_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="348" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:162  %tmp34_cast = zext i2 %tmp34 to i3

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="349" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:163  %tmp31 = add i3 %tmp34_cast, %tmp32_cast

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="350" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:164  %tmp31_cast = zext i3 %tmp31 to i4

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="351" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:165  %tmp25 = add i4 %tmp31_cast, %tmp26_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="352" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:167  %tmp39 = add i2 %tmp_15_36_cast, %tmp_15_37_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="353" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:168  %tmp38 = add i2 %tmp39, %tmp_15_35_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="354" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:169  %tmp38_cast = zext i2 %tmp38 to i3

]]></Node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="355" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:170  %tmp41 = add i2 %tmp_15_39_cast, %tmp_15_40_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="356" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:171  %tmp40 = add i2 %tmp41, %tmp_15_38_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="357" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:172  %tmp40_cast = zext i2 %tmp40 to i3

]]></Node>
<StgValue><ssdm name="tmp40_cast"/></StgValue>
</operation>

<operation id="358" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:173  %tmp37 = add i3 %tmp40_cast, %tmp38_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="359" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:174  %tmp37_cast = zext i3 %tmp37 to i4

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="360" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:175  %tmp44 = add i2 %tmp_15_42_cast, %tmp_15_43_cast

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="361" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:176  %tmp43 = add i2 %tmp44, %tmp_15_41_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="362" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:177  %tmp43_cast = zext i2 %tmp43 to i3

]]></Node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="363" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:178  %tmp46 = add i2 %tmp_15_44_cast, %tmp_15_45_cast

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="364" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:179  %tmp46_cast = zext i2 %tmp46 to i3

]]></Node>
<StgValue><ssdm name="tmp46_cast"/></StgValue>
</operation>

<operation id="365" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:180  %tmp47 = add i2 %tmp_15_46_cast, %tmp_15_47_cast

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="366" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="2">
<![CDATA[
.preheader12:181  %tmp47_cast = zext i2 %tmp47 to i3

]]></Node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="367" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:182  %tmp45 = add i3 %tmp47_cast, %tmp46_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="368" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12:183  %tmp42 = add i3 %tmp45, %tmp43_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="369" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="3">
<![CDATA[
.preheader12:184  %tmp42_cast = zext i3 %tmp42 to i4

]]></Node>
<StgValue><ssdm name="tmp42_cast"/></StgValue>
</operation>

<operation id="370" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:185  %tmp36 = add i4 %tmp42_cast, %tmp37_cast

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="371" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @dis_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="4">
<![CDATA[
.preheader12:128  %tmp2_cast = zext i4 %tmp2 to i5

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="374" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="4">
<![CDATA[
.preheader12:146  %tmp13_cast = zext i4 %tmp13 to i5

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="375" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:147  %tmp1 = add i5 %tmp13_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="5">
<![CDATA[
.preheader12:148  %tmp1_cast = zext i5 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="377" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="4">
<![CDATA[
.preheader12:166  %tmp25_cast = zext i4 %tmp25 to i5

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="4">
<![CDATA[
.preheader12:186  %tmp36_cast = zext i4 %tmp36 to i5

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="379" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:187  %tmp24 = add i5 %tmp36_cast, %tmp25_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="6" op_0_bw="5">
<![CDATA[
.preheader12:188  %tmp24_cast = zext i5 %tmp24 to i6

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="381" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12:189  %dis_1_s = add i6 %tmp24_cast, %tmp1_cast

]]></Node>
<StgValue><ssdm name="dis_1_s"/></StgValue>
</operation>

<operation id="382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="6">
<![CDATA[
.preheader12:190  %dis_1_47_cast = zext i6 %dis_1_s to i64

]]></Node>
<StgValue><ssdm name="dis_1_47_cast"/></StgValue>
</operation>

<operation id="383" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="64" op_1_bw="15">
<![CDATA[
.preheader12:191  store i64 %dis_1_47_cast, i64* %temp_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
.preheader12:193  br label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="385" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader.preheader:0  br label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="386" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader10.preheader:0  %indvar_flatten3 = phi i15 [ %indvar_flatten_next3, %._crit_edge ], [ 0, %.preheader10.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="387" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader10.preheader:1  %x3 = phi i4 [ %tmp_7_mid2_v_v, %._crit_edge ], [ 0, %.preheader10.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x3"/></StgValue>
</operation>

<operation id="388" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
.preheader10.preheader:2  %y3 = phi i11 [ %y3_1, %._crit_edge ], [ 0, %.preheader10.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y3"/></StgValue>
</operation>

<operation id="389" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="4">
<![CDATA[
.preheader10.preheader:3  %x3_cast1 = zext i4 %x3 to i7

]]></Node>
<StgValue><ssdm name="x3_cast1"/></StgValue>
</operation>

<operation id="390" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader10.preheader:4  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="391" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="6">
<![CDATA[
.preheader10.preheader:5  %p_shl1_cast = zext i6 %p_shl1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="392" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10.preheader:6  %tmp_2 = sub i7 %p_shl1_cast, %x3_cast1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="393" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10.preheader:7  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10.preheader:8  %exitcond_flatten3 = icmp eq i15 %indvar_flatten3, -14768

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="395" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10.preheader:9  %indvar_flatten_next3 = add i15 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="396" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:10  br i1 %exitcond_flatten3, label %3, label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i11 %y3, -248

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="398" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.preheader10:2  %y3_mid2 = select i1 %exitcond3, i11 0, i11 %y3

]]></Node>
<StgValue><ssdm name="y3_mid2"/></StgValue>
</operation>

<operation id="399" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:3  %x3_s = add i4 %x3, 1

]]></Node>
<StgValue><ssdm name="x3_s"/></StgValue>
</operation>

<operation id="400" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="4">
<![CDATA[
.preheader10:4  %x3_cast1_mid1 = zext i4 %x3_s to i7

]]></Node>
<StgValue><ssdm name="x3_cast1_mid1"/></StgValue>
</operation>

<operation id="401" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader10:5  %p_shl1_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %x3_s, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl1_mid1"/></StgValue>
</operation>

<operation id="402" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="6">
<![CDATA[
.preheader10:6  %p_shl1_cast_mid1 = zext i6 %p_shl1_mid1 to i7

]]></Node>
<StgValue><ssdm name="p_shl1_cast_mid1"/></StgValue>
</operation>

<operation id="403" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:7  %tmp_2_mid1 = sub i7 %p_shl1_cast_mid1, %x3_cast1_mid1

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="404" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader10:8  %tmp_5_mid2_v_v = select i1 %exitcond3, i7 %tmp_2_mid1, i7 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v_v"/></StgValue>
</operation>

<operation id="405" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="7">
<![CDATA[
.preheader10:9  %tmp_5_mid2_v = sext i7 %tmp_5_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="tmp_5_mid2_v"/></StgValue>
</operation>

<operation id="406" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:10  %tmp_5_mid2 = zext i32 %tmp_5_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_5_mid2"/></StgValue>
</operation>

<operation id="407" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader10:12  %tmp_7_mid2_v_v = select i1 %exitcond3, i4 %x3_s, i4 %x3

]]></Node>
<StgValue><ssdm name="tmp_7_mid2_v_v"/></StgValue>
</operation>

<operation id="408" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10:23  %knn_mat4_sum6 = add i64 %tmp_5_mid2, %knn_mat_read

]]></Node>
<StgValue><ssdm name="knn_mat4_sum6"/></StgValue>
</operation>

<operation id="409" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader10:24  %gmem2_addr_1 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum6

]]></Node>
<StgValue><ssdm name="gmem2_addr_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="410" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:15  %tmp_23_1_mid2_v_v = add i7 %tmp_5_mid2_v_v, 1

]]></Node>
<StgValue><ssdm name="tmp_23_1_mid2_v_v"/></StgValue>
</operation>

<operation id="411" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="7">
<![CDATA[
.preheader10:16  %tmp_23_1_mid2_v = sext i7 %tmp_23_1_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="tmp_23_1_mid2_v"/></StgValue>
</operation>

<operation id="412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:17  %tmp_23_1_mid2 = zext i32 %tmp_23_1_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_23_1_mid2"/></StgValue>
</operation>

<operation id="413" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="414" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10:27  %knn_mat4_sum7 = add i64 %tmp_23_1_mid2, %knn_mat_read

]]></Node>
<StgValue><ssdm name="knn_mat4_sum7"/></StgValue>
</operation>

<operation id="415" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader10:28  %gmem2_addr_2 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum7

]]></Node>
<StgValue><ssdm name="gmem2_addr_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="416" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="418" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="419" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="420" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="421" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="422" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="423" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="424" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="425" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="426" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:25  %gmem2_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_req"/></StgValue>
</operation>

<operation id="427" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="428" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:26  %gmem2_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_1)

]]></Node>
<StgValue><ssdm name="gmem2_addr_1_read"/></StgValue>
</operation>

<operation id="429" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:29  %gmem2_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_1_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="430" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:30  %gmem2_addr_2_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_2)

]]></Node>
<StgValue><ssdm name="gmem2_addr_2_read"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="431" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="33" op_0_bw="32">
<![CDATA[
.preheader10:11  %tmp_5_cast_mid2 = zext i32 %tmp_5_mid2_v to i33

]]></Node>
<StgValue><ssdm name="tmp_5_cast_mid2"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:31  %tmp_24_1 = icmp ult i8 %gmem2_addr_1_read, %gmem2_addr_2_read

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="33" op_0_bw="1">
<![CDATA[
.preheader10:32  %p_max_id_1_cast1 = zext i1 %tmp_24_1 to i33

]]></Node>
<StgValue><ssdm name="p_max_id_1_cast1"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader10:34  %tmp_21_2 = add i33 %p_max_id_1_cast1, %tmp_5_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="33">
<![CDATA[
.preheader10:35  %tmp_21_2_cast = zext i33 %tmp_21_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_2_cast"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10:36  %knn_mat4_sum8 = add i64 %tmp_21_2_cast, %knn_mat_read

]]></Node>
<StgValue><ssdm name="knn_mat4_sum8"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader10:37  %gmem2_addr_3 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum8

]]></Node>
<StgValue><ssdm name="gmem2_addr_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="438" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:18  %tmp_23_2_mid2_v_v = add i7 %tmp_5_mid2_v_v, 2

]]></Node>
<StgValue><ssdm name="tmp_23_2_mid2_v_v"/></StgValue>
</operation>

<operation id="439" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="7">
<![CDATA[
.preheader10:19  %tmp_23_2_mid2_v = sext i7 %tmp_23_2_mid2_v_v to i32

]]></Node>
<StgValue><ssdm name="tmp_23_2_mid2_v"/></StgValue>
</operation>

<operation id="440" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="32">
<![CDATA[
.preheader10:20  %tmp_23_2_mid2 = zext i32 %tmp_23_2_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_23_2_mid2"/></StgValue>
</operation>

<operation id="441" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="442" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10:40  %knn_mat4_sum9 = add i64 %tmp_23_2_mid2, %knn_mat_read

]]></Node>
<StgValue><ssdm name="knn_mat4_sum9"/></StgValue>
</operation>

<operation id="443" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader10:41  %gmem2_addr_4 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum9

]]></Node>
<StgValue><ssdm name="gmem2_addr_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="444" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="445" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="446" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="448" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="449" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="450" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="451" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="452" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="453" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="454" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:38  %gmem2_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_2_req"/></StgValue>
</operation>

<operation id="455" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="456" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:39  %gmem2_addr_3_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_3)

]]></Node>
<StgValue><ssdm name="gmem2_addr_3_read"/></StgValue>
</operation>

<operation id="457" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:42  %gmem2_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_3_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="458" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:43  %gmem2_addr_4_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_4)

]]></Node>
<StgValue><ssdm name="gmem2_addr_4_read"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="459" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="1">
<![CDATA[
.preheader10:33  %p_max_id_1_cast = zext i1 %tmp_24_1 to i2

]]></Node>
<StgValue><ssdm name="p_max_id_1_cast"/></StgValue>
</operation>

<operation id="460" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:44  %tmp_24_2 = icmp ult i8 %gmem2_addr_3_read, %gmem2_addr_4_read

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="461" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader10:45  %p_max_id_2 = select i1 %tmp_24_2, i2 -2, i2 %p_max_id_1_cast

]]></Node>
<StgValue><ssdm name="p_max_id_2"/></StgValue>
</operation>

<operation id="462" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="33" op_0_bw="2">
<![CDATA[
.preheader10:46  %p_max_id_2_cast = zext i2 %p_max_id_2 to i33

]]></Node>
<StgValue><ssdm name="p_max_id_2_cast"/></StgValue>
</operation>

<operation id="463" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader10:51  %tmp_11 = add i33 %tmp_5_cast_mid2, %p_max_id_2_cast

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="464" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="33">
<![CDATA[
.preheader10:52  %tmp_18_cast = zext i33 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="465" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10:53  %knn_mat4_sum1 = add i64 %tmp_18_cast, %knn_mat_read

]]></Node>
<StgValue><ssdm name="knn_mat4_sum1"/></StgValue>
</operation>

<operation id="466" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
.preheader10:54  %gmem2_addr_5 = getelementptr inbounds i8* %gmem2, i64 %knn_mat4_sum1

]]></Node>
<StgValue><ssdm name="gmem2_addr_5"/></StgValue>
</operation>

<operation id="467" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge:0  %y3_1 = add i11 %y3_mid2, 1

]]></Node>
<StgValue><ssdm name="y3_1"/></StgValue>
</operation>

<operation id="468" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="469" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="470" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="471" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="472" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="473" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="474" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="475" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="15" op_0_bw="4">
<![CDATA[
.preheader10:13  %tmp_7_mid2_v = zext i4 %tmp_7_mid2_v_v to i15

]]></Node>
<StgValue><ssdm name="tmp_7_mid2_v"/></StgValue>
</operation>

<operation id="476" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10:14  %tmp_7_mid2 = mul i15 %tmp_7_mid2_v, 1800

]]></Node>
<StgValue><ssdm name="tmp_7_mid2"/></StgValue>
</operation>

<operation id="477" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="15" op_0_bw="11">
<![CDATA[
.preheader10:22  %y3_cast = zext i11 %y3_mid2 to i15

]]></Node>
<StgValue><ssdm name="y3_cast"/></StgValue>
</operation>

<operation id="478" st_id="62" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader10:47  %tmp_7 = add i15 %y3_cast, %tmp_7_mid2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="479" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader10:55  %gmem2_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_load_4_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="480" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="15">
<![CDATA[
.preheader10:48  %tmp_10 = zext i15 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="481" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader10:49  %temp_addr_2 = getelementptr inbounds [18000 x i64]* %temp, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="temp_addr_2"/></StgValue>
</operation>

<operation id="482" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="15">
<![CDATA[
.preheader10:50  %temp_load_1 = load i64* %temp_addr_2, align 8

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="483" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10:56  %gmem2_addr_5_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_5_read"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="484" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @update_L_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader10:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="15">
<![CDATA[
.preheader10:50  %temp_load_1 = load i64* %temp_addr_2, align 8

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="487" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="8">
<![CDATA[
.preheader10:57  %tmp_12 = zext i8 %gmem2_addr_5_read to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="488" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader10:58  %tmp_13 = icmp ult i64 %temp_load_1, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="489" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:59  br i1 %tmp_13, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="64">
<![CDATA[
:0  %tmp_65 = trunc i64 %temp_load_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="491" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:1  %gmem2_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem2_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="492" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem2_addr_5, i8 %tmp_65, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="493" st_id="67" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:3  %gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="494" st_id="68" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:3  %gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="495" st_id="69" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:3  %gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="496" st_id="70" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:3  %gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="497" st_id="71" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
:3  %gmem2_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem2_addr_5)

]]></Node>
<StgValue><ssdm name="gmem2_addr_6_resp"/></StgValue>
</operation>

<operation id="498" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="499" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
