{
  "Top": "run",
  "RtlTop": "run",
  "RtlPrefix": "",
  "RtlSubPrefix": "run_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "errorInTask": {
      "index": "0",
      "direction": "out",
      "srcType": "bool*",
      "srcSize": "1",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "errorInTask",
          "usage": "data",
          "direction": "out"
        }]
    },
    "outcomeInRam": {
      "index": "1",
      "direction": "out",
      "srcType": "OutcomeStr*",
      "srcSize": "288",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "outcomeInRam",
          "usage": "data",
          "direction": "out"
        }]
    },
    "testStream": {
      "index": "2",
      "direction": "in",
      "srcType": "stream<controlStr, 0>&",
      "srcSize": "288",
      "hwRefs": [{
          "type": "interface",
          "interface": "testStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "trainStream": {
      "index": "3",
      "direction": "unused",
      "srcType": "stream<controlStr, 0>&",
      "srcSize": "288",
      "hwRefs": [{
          "type": "interface",
          "interface": "trainStream",
          "name": "",
          "usage": "data",
          "direction": "unused"
        }]
    },
    "trainedRegions": {
      "index": "4",
      "direction": "in",
      "srcType": "REGION_T*",
      "srcSize": "768",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "trainedRegions",
          "usage": "data",
          "direction": "in"
        }]
    },
    "n_regions_in": {
      "index": "5",
      "direction": "in",
      "srcType": "ap_uint<8>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "n_regions_in",
          "usage": "data",
          "direction": "in"
        }]
    },
    "toScheduler": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "toScheduler",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_clock=20",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top -name run \"run\"",
      "set_directive_top run -name run"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "run"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "20",
    "Uncertainty": "5.4",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 20.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "run",
    "Version": "1.0",
    "DisplayName": "Run",
    "Revision": "2112699511",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_run_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/abs_solid_detector.cpp"],
    "Vhdl": [
      "impl\/vhdl\/run_control_s_axi.vhd",
      "impl\/vhdl\/run_faddfsub_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/run_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/run_fdiv_32ns_32ns_32_9_no_dsp_1.vhd",
      "impl\/vhdl\/run_find_region.vhd",
      "impl\/vhdl\/run_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/run_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/run_mul_64ns_66ns_81_1_1.vhd",
      "impl\/vhdl\/run_mul_64ns_66ns_129_1_1.vhd",
      "impl\/vhdl\/run_n_regions_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/run_read_train.vhd",
      "impl\/vhdl\/run_regions_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/run_regions_RAM_AUTO_1R1W_ram.vhd",
      "impl\/vhdl\/run_regslice_both.vhd",
      "impl\/vhdl\/run_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.vhd",
      "impl\/vhdl\/run_run_Pipeline_VITIS_LOOP_664_3.vhd",
      "impl\/vhdl\/run_run_Pipeline_VITIS_LOOP_670_4.vhd",
      "impl\/vhdl\/run_run_test.vhd",
      "impl\/vhdl\/run_writeOutcome.vhd",
      "impl\/vhdl\/run.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/run_control_s_axi.v",
      "impl\/verilog\/run_faddfsub_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/run_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/run_fdiv_32ns_32ns_32_9_no_dsp_1.v",
      "impl\/verilog\/run_find_region.v",
      "impl\/verilog\/run_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/run_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/run_mul_64ns_66ns_81_1_1.v",
      "impl\/verilog\/run_mul_64ns_66ns_129_1_1.v",
      "impl\/verilog\/run_n_regions_V_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/run_n_regions_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/run_read_train.v",
      "impl\/verilog\/run_regions_RAM_AUTO_1R1W.v",
      "impl\/verilog\/run_regions_RAM_AUTO_1R1W_ram.v",
      "impl\/verilog\/run_regslice_both.v",
      "impl\/verilog\/run_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2.v",
      "impl\/verilog\/run_run_Pipeline_VITIS_LOOP_664_3.v",
      "impl\/verilog\/run_run_Pipeline_VITIS_LOOP_670_4.v",
      "impl\/verilog\/run_run_test.v",
      "impl\/verilog\/run_writeOutcome.v",
      "impl\/verilog\/run.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/run_v1_0\/data\/run.mdd",
      "impl\/misc\/drivers\/run_v1_0\/data\/run.tcl",
      "impl\/misc\/drivers\/run_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun.c",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun.h",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun_hw.h",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun_linux.c",
      "impl\/misc\/drivers\/run_v1_0\/src\/xrun_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/run_fdiv_32ns_32ns_32_9_no_dsp_1_ip.tcl",
      "impl\/misc\/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/run.protoinst",
      ".debug\/main.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "run_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name run_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "run_fdiv_32ns_32ns_32_9_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 7 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name run_fdiv_32ns_32ns_32_9_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "run_fmul_32ns_32ns_32_2_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name run_fmul_32ns_32ns_32_2_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "18",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {
        "errorInTask": {
          "offset": "16",
          "range": "16"
        },
        "n_regions_in": {
          "offset": "64",
          "range": "64"
        },
        "outcomeInRam": {
          "offset": "1024",
          "range": "1024"
        },
        "trainedRegions": {
          "offset": "131072",
          "range": "131072"
        }
      },
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "errorInTask"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "1024",
          "argName": "outcomeInRam"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "4096",
          "argName": "trainedRegions"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "n_regions_in"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:testStream:trainStream:toScheduler",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "testStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "288",
      "portPrefix": "testStream_",
      "ports": [
        "testStream_TDATA",
        "testStream_TREADY",
        "testStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "testStream"
        }]
    },
    "trainStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "288",
      "portPrefix": "trainStream_",
      "ports": [
        "trainStream_TDATA",
        "trainStream_TREADY",
        "trainStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "trainStream"
        }]
    },
    "toScheduler": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "toScheduler_",
      "ports": [
        "toScheduler_TDATA",
        "toScheduler_TREADY",
        "toScheduler_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "toScheduler"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "18"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "testStream_TDATA": {
      "dir": "in",
      "width": "288"
    },
    "testStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "testStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "trainStream_TDATA": {
      "dir": "in",
      "width": "288"
    },
    "trainStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "trainStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "toScheduler_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "toScheduler_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "toScheduler_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "run",
      "Instances": [
        {
          "ModuleName": "run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2",
          "InstanceName": "grp_run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2_fu_182"
        },
        {
          "ModuleName": "run_Pipeline_VITIS_LOOP_664_3",
          "InstanceName": "grp_run_Pipeline_VITIS_LOOP_664_3_fu_284"
        },
        {
          "ModuleName": "run_Pipeline_VITIS_LOOP_670_4",
          "InstanceName": "grp_run_Pipeline_VITIS_LOOP_670_4_fu_292",
          "Instances": [
            {
              "ModuleName": "read_train",
              "InstanceName": "call_ret_read_train_fu_179"
            },
            {
              "ModuleName": "run_test",
              "InstanceName": "grp_run_test_fu_201",
              "Instances": [{
                  "ModuleName": "find_region",
                  "InstanceName": "grp_find_region_fu_175"
                }]
            },
            {
              "ModuleName": "writeOutcome",
              "InstanceName": "grp_writeOutcome_fu_320"
            }
          ]
        }
      ]
    },
    "Info": {
      "run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_Pipeline_VITIS_LOOP_664_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_train": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "find_region": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_test": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "writeOutcome": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run_Pipeline_VITIS_LOOP_670_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "run": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "run_Pipeline_VITIS_LOOP_656_1_VITIS_LOOP_658_2": {
        "Latency": {
          "LatencyBest": "24580",
          "LatencyAvg": "24580",
          "LatencyWorst": "24580",
          "PipelineII": "24580",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "14.194"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_656_1_VITIS_LOOP_658_2",
            "TripCount": "1024",
            "Latency": "24578",
            "PipelineII": "24",
            "PipelineDepth": "27"
          }],
        "Area": {
          "DSP": "213",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "96",
          "FF": "685",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "7691",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_Pipeline_VITIS_LOOP_664_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "66",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "4.644"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_664_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "63",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "read_train": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "1",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "11",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "find_region": {
        "Latency": {
          "LatencyBest": "157",
          "LatencyAvg": "157",
          "LatencyWorst": "157",
          "PipelineII": "88",
          "PipelineDepth": "158",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "16.480"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "16492",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "19736",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "37",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_test": {
        "Latency": {
          "LatencyBest": "182",
          "LatencyAvg": "182",
          "LatencyWorst": "182",
          "PipelineII": "88",
          "PipelineDepth": "183",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "16.480"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "16967",
          "AVAIL_FF": "106400",
          "UTIL_FF": "15",
          "LUT": "20674",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "38",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "writeOutcome": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "3",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "3.254"
        },
        "Area": {
          "FF": "12",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "40",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run_Pipeline_VITIS_LOOP_670_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "16.480"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_670_4",
            "TripCount": "inf",
            "Latency": "",
            "PipelineII": "186",
            "PipelineDepth": "187"
          }],
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "5",
          "FF": "17470",
          "AVAIL_FF": "106400",
          "UTIL_FF": "16",
          "LUT": "21771",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "40",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "run": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "20.00",
          "Uncertainty": "5.40",
          "Estimate": "16.480"
        },
        "Area": {
          "BRAM_18K": "176",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "62",
          "DSP": "225",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "102",
          "FF": "43124",
          "AVAIL_FF": "106400",
          "UTIL_FF": "40",
          "LUT": "41378",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "77",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-09-26 21:31:03 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
