
---------- Begin Simulation Statistics ----------
sim_seconds                              16958.664467                       # Number of seconds simulated
sim_ticks                                16958664467230000                       # Number of ticks simulated
final_tick                               16958664467230000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195270                       # Simulator instruction rate (inst/s)
host_op_rate                                   209751                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           444836320082                       # Simulator tick rate (ticks/s)
host_mem_usage                                 989516                       # Number of bytes of host memory used
host_seconds                                 38123.38                       # Real time elapsed on the host
sim_insts                                  7444345498                       # Number of instructions simulated
sim_ops                                    7996404491                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu.inst               416                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu.data                44                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  460                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu.inst          416                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             416                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu.inst                 26                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu.data                  6                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    32                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu.inst                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu.data                    0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                       0                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu.inst               0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                  0                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu.inst                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu.data                   0                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                      0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.dtb.walker     43040384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.itb.walker      9178048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.inst      3687890240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data      2451610944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::pci_ide         19696000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6211415616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst   3687890240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total    3687890240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   2191306624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu.data        20580                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2191327204                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.dtb.walker       672506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.itb.walker       143407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.inst         57624818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data         38306428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::pci_ide            307750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            97054909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      34239166                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu.data            2573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           34241739                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.dtb.walker         2538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.itb.walker          541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.inst             217463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             144564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::pci_ide                1161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                366268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        217463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           217463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          129215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu.data                 1                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               129216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          129215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dtb.walker         2538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.itb.walker          541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            217463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            144565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::pci_ide               1161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               495484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    97054909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                  115777258                       # Number of write requests accepted
system.mem_ctrls.readBursts                  97054909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                115777258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             5384075264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               827438912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              6982372480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6211415616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           7409600420                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ               12928733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               6677661                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5204330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4723349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5240745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4062533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3244901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           7138820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           4678366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4609195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4512815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5533065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6891294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4767995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6782347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5093686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7366381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4276354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           5732778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           6914726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           5927015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           6140078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           3897104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5          10254135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           5371382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           6860805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           5107045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           8036058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          7663760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          6988912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          7370098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          7915694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          8263921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          6656059                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                     31851                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  16958664466263000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  2044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              97052857                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 2572                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6            115774685                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                63580789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15427008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3533487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  830745                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  336405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  168967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   29360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   22209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   44762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  27974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   8082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   6613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   4323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 654817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 941750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                4203496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                5450038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                5943482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                6150784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                6295974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                6462124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                6645654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                6778083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                6983456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                7009316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                7113313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                6790623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                6659489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                6469101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                6286412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                6218180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 549182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 488003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 381563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 312374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 266573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 234276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 211369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 216201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 203993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 212839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 201384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 190406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 180822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 185611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 188398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 191227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 185148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 158483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 145425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 133167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 122527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 107044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 129253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 129727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 121143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 111207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  96491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  80947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 104789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  96791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 107112                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     65662713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    188.332855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.621415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.096929                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     28827224     43.90%     43.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     21333845     32.49%     76.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7323281     11.15%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3077211      4.69%     92.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1557154      2.37%     94.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       843847      1.29%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       532906      0.81%     96.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       339262      0.52%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1827983      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     65662713                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      5686634                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.793667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.307214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63        5679847     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5480      0.10%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1174      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           89      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           29      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       5686634                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      5686634                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.185263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.855028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    254.594869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-8191      5686621    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24576-32767            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::57344-65535            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::253952-262143            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::262144-270335            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::450560-458751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       5686634                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 2111162583248                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            3688528383248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               420630880000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25095.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43845.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 55220106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                72342914                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   79680927.49                       # Average gap between requests
system.mem_ctrls.pageHitRate                    66.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy             226222924620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy             120240309420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy            277761986460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy           266731680060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         650826315360.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         1424178930390                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          19591884960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    1889763763110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    229721016960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     4068204446260500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           4073309529384990                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.190466                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         16955490148423514                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE  20114187686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  275583222000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 16950747698078500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 598236520426                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  2878621360802                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 4144213860586                       # Time in different power states
system.mem_ctrls_1.actEnergy             242608939020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy             128949686415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy            322898910180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy           302768075340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         658906372800.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         1403775645870                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          20078261280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    1939997631120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    245046627840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     4068178539296520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           4073443621903695                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.198374                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         16955533594836444                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE  20658161916                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  278998728000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 16950641084761250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 638144776164                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  2831215033890                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 4254365768780                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                   4815                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                    19722240                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                          4815                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  7272                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                   29788672                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         7275                       # Number of DMA write transactions.
system.cpu.branchPred.lookups              1680581394                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1331337525                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          86927490                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1046630078                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               777460770                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             74.282288                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS               100097954                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             470781                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        27290575                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           20064031                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          7226544                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2028863                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                  11034960                       # Table walker walks requested
system.cpu.dtb.walker.walksLong              11034960                       # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2        48959                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3      1379680                       # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore      1971747                       # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples      9063213                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean  1307.700095                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 12986.164124                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535      8993278     99.23%     99.23% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071        46953      0.52%     99.75% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607        14624      0.16%     99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143         4743      0.05%     99.96% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679         2027      0.02%     99.98% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215          898      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751          408      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287          161      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823           74      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359           31      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::655360-720895           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total      9063213                       # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples      3113590                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 48298.628272                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 23978.830758                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 59791.115287                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-131071      2870815     92.20%     92.20% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-262143       201647      6.48%     98.68% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-393215        34087      1.09%     99.77% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-524287         5501      0.18%     99.95% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-655359          994      0.03%     99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-786431          489      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::786432-917503           33      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::917504-1.04858e+06           15      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::1.04858e+06-1.17965e+06            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::1.17965e+06-1.31072e+06            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total      3113590                       # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 11028457866516                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean     0.848064                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev     0.409807                       # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-3  11019659433516     99.92%     99.92% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-7    5969818000      0.05%     99.97% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-11   2199973000      0.02%     99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-15    565746000      0.01%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-19     62869000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::20-23         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::24-27         2500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::28-31         4000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::32-35        16500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 11028457866516                       # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K       1379680     96.57%     96.57% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M         48959      3.43%    100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total      1428639                       # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data     11034960                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total     11034960                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data      1428639                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total      1428639                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total     12463599                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                   1784979734                       # DTB read hits
system.cpu.dtb.read_misses                    9635843                       # DTB read misses
system.cpu.dtb.write_hits                   678352335                       # DTB write hits
system.cpu.dtb.write_misses                   1399117                       # DTB write misses
system.cpu.dtb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid              116583                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                     713                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                    92682                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                       512                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                  30833                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                    195812                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses               1794615577                       # DTB read accesses
system.cpu.dtb.write_accesses               679751452                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                        2463332069                       # DTB hits
system.cpu.dtb.misses                        11034960                       # DTB misses
system.cpu.dtb.accesses                    2474367029                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                    444233                       # Table walker walks requested
system.cpu.itb.walker.walksLong                444233                       # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2         6002                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3       290409                       # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore        31146                       # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples       413087                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean  2314.059750                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 19960.460562                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535       407807     98.72%     98.72% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071         2608      0.63%     99.35% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607         1210      0.29%     99.65% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143          910      0.22%     99.87% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679          357      0.09%     99.95% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215          134      0.03%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::393216-458751           25      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::458752-524287           24      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total       413087                       # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples       327557                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 43612.522401                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 20697.346852                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 58776.947943                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535       231547     70.69%     70.69% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071        74609     22.78%     93.47% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607        11597      3.54%     97.01% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143         5483      1.67%     98.68% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679         2632      0.80%     99.48% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215         1147      0.35%     99.83% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751          295      0.09%     99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::458752-524287          151      0.05%     99.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823           53      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359           36      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::786432-851967            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total       327557                       # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 2700516896072                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean     0.953119                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev     0.212100                       # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0    127007253192      4.70%      4.70% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1    2573110146880     95.28%     99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2       394743500      0.01%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3         4503500      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4          249000      0.00%    100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 2700516896072                       # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K        290409     97.98%     97.98% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M          6002      2.02%    100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total       296411                       # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst       444233                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total       444233                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst       296411                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total       296411                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total       740644                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                   3253756655                       # ITB inst hits
system.cpu.itb.inst_misses                     444233                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                           13                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        6                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid              116583                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                     713                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                    41341                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                    743809                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses               3254200888                       # ITB inst accesses
system.cpu.itb.hits                        3253756655                       # DTB hits
system.cpu.itb.misses                          444233                       # DTB misses
system.cpu.itb.accesses                    3254200888                       # DTB accesses
system.cpu.numPwrStateTransitions               85136                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples         42568                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     398194834015.077271                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    458994642886.750732                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows        21775     51.15%     51.15% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          493      1.16%     52.31% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11          361      0.85%     53.16% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11          387      0.91%     54.07% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11          374      0.88%     54.95% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11          382      0.90%     55.84% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11          377      0.89%     56.73% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11          387      0.91%     57.64% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3.5e+11-4e+11          371      0.87%     58.51% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4e+11-4.5e+11          362      0.85%     59.36% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11          362      0.85%     60.21% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11          359      0.84%     61.06% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5.5e+11-6e+11          376      0.88%     61.94% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6e+11-6.5e+11          367      0.86%     62.80% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6.5e+11-7e+11          374      0.88%     63.68% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7e+11-7.5e+11          366      0.86%     64.54% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::7.5e+11-8e+11          374      0.88%     65.42% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8e+11-8.5e+11          354      0.83%     66.25% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::8.5e+11-9e+11          362      0.85%     67.10% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9e+11-9.5e+11          358      0.84%     67.94% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9.5e+11-1e+12        13647     32.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 999935655360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total           42568                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    8306772875593                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 16950357694353808                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      16613549805                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles         1793648345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     9826006443                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  1680581394                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          897622755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    9328845362                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               177722785                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                   10821193                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles             10325892                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingDrainCycles                 3                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.PendingTrapStallCycles      17763288                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles      5147015                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles     19577922                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                3252942327                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes              16449451                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                  107798                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples        11274990412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.930076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.194351                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               6139112384     54.45%     54.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1               2109546184     18.71%     73.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                701942843      6.23%     79.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3               2324389001     20.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total          11274990412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.101157                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.591445                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               2066921343                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            5228611660                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                3288889234                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             615330695                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               75237480                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved            692978900                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred              13826045                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             9329968905                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts             266518213                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               75237480                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               2577688010                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              3137519503                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles      805441610                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                3293050710                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles            1386053099                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             9058337147                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts             101552722                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents             195581129                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               11142288                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               28012798                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents              678760754                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents        224787293                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands         10003208939                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           18205891126                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       9887823255                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups       1763590838                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps            8922169355                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               1081039584                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts           28085396                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts       15593511                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                1480896364                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1866380008                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           702967691                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          65791078                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         46128789                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 8929066379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded            24648009                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                8622688875                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          36380707                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       957309896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    834909112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1259099                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples   11274990412                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.764762                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.033329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          6487098808     57.54%     57.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1          2014076742     17.86%     75.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2          1816143911     16.11%     91.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           860445343      7.63%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            91308923      0.81%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5747520      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              169165      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total     11274990412                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               744588288     46.48%     46.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                7273924      0.45%     46.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                11111093      0.69%     47.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2352373      0.15%     47.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp               2069667      0.13%     47.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt               4718587      0.29%     48.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              1477119      0.09%     48.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc           1407560      0.09%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               5900560      0.37%     48.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc              4054555      0.25%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1702      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    580      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    328      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                 132495      0.01%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   258      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift               429606      0.03%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 7      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              557343592     34.79%     83.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite             259217557     16.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            566150      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            5138122229     59.59%     59.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             14314112      0.17%     59.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               2336897      0.03%     59.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           264325388      3.07%     62.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp           215226659      2.50%     65.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt           202452939      2.35%     67.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           27859052      0.32%     68.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc       122904737      1.43%     69.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             9256595      0.11%     69.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc           90532998      1.05%     70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            4612365      0.05%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               283655      0.00%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 7046      0.00%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 4591      0.00%     70.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt              1584533      0.02%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               33460      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                5936      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc            14840      0.00%     70.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift            2768443      0.03%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         3333086      0.04%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           16407      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1835426886     21.29%     92.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           686699871      7.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             8622688875                       # Type of FU issued
system.cpu.iq.rate                           0.519015                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                  1602079851                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.185798                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        26937165437                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        8286920182                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   6966556948                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads         3221663283                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes        1624488773                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses   1464566348                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             8496096704                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses             1728105872                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         37227990                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    239416618                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       117217                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       386359                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     47601052                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads     20689069                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked      29346392                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               75237480                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               208801738                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              28185677                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          8956004473                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1866380008                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            702967691                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts           15515973                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 936492                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              26350675                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         386359                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       32261897                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     44918992                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             77180889                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            8505846323                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1781960054                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         105830513                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2290085                       # number of nop insts executed
system.cpu.iew.exec_refs                   2460062230                       # number of memory reference insts executed
system.cpu.iew.exec_branches               1296688566                       # Number of branches executed
system.cpu.iew.exec_stores                  678102176                       # Number of stores executed
system.cpu.iew.exec_rate                     0.511982                       # Inst execution rate
system.cpu.iew.wb_sent                     8436033595                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    8431123296                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                4843459251                       # num instructions producing a value
system.cpu.iew.wb_consumers                7751060276                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.507485                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624877                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       854244236                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls        23388910                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          73671172                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples  11125723139                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.718916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.695906                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   8167443248     73.41%     73.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1   1394658129     12.54%     85.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    564611905      5.07%     91.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    246252877      2.21%     93.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    169518699      1.52%     94.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    135221080      1.22%     95.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     75525421      0.68%     96.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     51446583      0.46%     97.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    321045197      2.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total  11125723139                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           7446401956                       # Number of instructions committed
system.cpu.commit.committedOps             7998460949                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     2282330029                       # Number of memory references committed
system.cpu.commit.loads                    1626963390                       # Number of loads committed
system.cpu.commit.membars                    16763690                       # Number of memory barriers committed
system.cpu.commit.branches                 1221149385                       # Number of branches committed
system.cpu.commit.vec_insts                1432014623                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                6566314970                       # Number of committed integer instructions.
system.cpu.commit.function_calls             81225377                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       138469      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       4773343896     59.68%     59.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        13192111      0.16%     59.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          2196858      0.03%     59.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      261033666      3.26%     63.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp      211983327      2.65%     65.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt      196597436      2.46%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      26137443      0.33%     68.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc    121911998      1.52%     70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        9040911      0.11%     70.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc      87926622      1.10%     71.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       4612364      0.06%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          281629      0.00%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            7035      0.00%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            4492      0.00%     71.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt         1580631      0.02%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          33074      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult           5936      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc        14840      0.00%     71.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift       2760576      0.03%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      3311199      0.04%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        16407      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead      1626963390     20.34%     91.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      655366639      8.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        7998460949                       # Class of committed instruction
system.cpu.commit.bw_lim_events             321045197                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  19652574586                       # The number of ROB reads
system.cpu.rob.rob_writes                 17854131668                       # The number of ROB writes
system.cpu.timesIdled                        50059312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                      5338559393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                 33900715377735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                  7444345498                       # Number of Instructions Simulated
system.cpu.committedOps                    7996404491                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.231701                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.231701                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.448089                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.448089                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               9277895039                       # number of integer regfile reads
system.cpu.int_regfile_writes              5288717386                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       160                       # number of floating regfile reads
system.cpu.vec_regfile_reads               1691189484                       # number of vector regfile reads
system.cpu.vec_regfile_writes              1191078888                       # number of vector regfile writes
system.cpu.cc_regfile_reads                2304668661                       # number of cc regfile reads
system.cpu.cc_regfile_writes               2038878340                       # number of cc regfile writes
system.cpu.misc_regfile_reads             22378025905                       # number of misc regfile reads
system.cpu.misc_regfile_writes              845601278                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          55335468                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.938420                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2242818303                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          55335468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.531297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         124101000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.938420                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          567                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4784880105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4784880105                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data   1631056364                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1631056364                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    580907523                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      580907523                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data      7846259                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       7846259                       # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data      4411562                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total      4411562                       # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data      8797203                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      8797203                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data      9897226                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9897226                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data    2216375449                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2216375449                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   2224221708                       # number of overall hits
system.cpu.dcache.overall_hits::total      2224221708                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     55656833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      55656833                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     39325518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     39325518                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data      3466872                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      3466872                       # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data     18983026                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total     18983026                       # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data      1350986                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total      1350986                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data        58450                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total        58450                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data    113965377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      113965377                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data    117432249                       # number of overall misses
system.cpu.dcache.overall_misses::total     117432249                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3526454001000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3526454001000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 2989818656727                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2989818656727                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 367527252636                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 367527252636                       # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data  97169805000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total  97169805000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data    737662500                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total    737662500                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 6883799910363                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6883799910363                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 6883799910363                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6883799910363                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data   1686713197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1686713197                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    620233041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    620233041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data     11313131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total     11313131                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data     23394588                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total     23394588                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data     10148189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10148189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data      9955676                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9955676                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   2330340826                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2330340826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   2341653957                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2341653957                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032997                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.063404                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063404                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.306447                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.306447                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.811428                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.811428                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.133126                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.133126                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.005871                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.005871                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.048905                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048905                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050149                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050149                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63360.665904                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63360.665904                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76027.444997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76027.444997                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 19360.835972                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 19360.835972                       # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 71925.101370                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71925.101370                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 12620.402053                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 12620.402053                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60402.554632                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60402.554632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 58619.331308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58619.331308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    116515482                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    513699137                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           9172261                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         3765880                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.703027                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   136.408791                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     55335468                       # number of writebacks
system.cpu.dcache.writebacks::total          55335468                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     26920260                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     26920260                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data     32082740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     32082740                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data        13500                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total        13500                       # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data      1317458                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total      1317458                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     59016500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     59016500                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     59016500                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     59016500                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     28736573                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28736573                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      7242778                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7242778                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data      2421926                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total      2421926                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data     18969526                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total     18969526                       # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        33528                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        33528                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data        58450                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total        58450                       # number of StoreCondReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::cpu.data           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanSharedReq_mshr_misses::total           70                       # number of CleanSharedReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::cpu.data      2042883                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      2042883                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::cpu.data          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total          642                       # number of InvalidateReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     54948877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     54948877                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     57370803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     57370803                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data       111269                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total       111269                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        82705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        82705                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data       193974                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total       193974                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1851993450616                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1851993450616                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 552326829532                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 552326829532                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 183080112078                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 183080112078                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 347479448597                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 347479448597                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   2906713000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   2906713000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data    679212500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total    679212500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::cpu.data      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanSharedReq_mshr_miss_latency::total      2238445                       # number of CleanSharedReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::cpu.data  69068658462                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  69068658462                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::cpu.data      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total      6420000                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 2751799728745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2751799728745                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 2934879840823                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2934879840823                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data  10858698000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  10858698000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data  10858698000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total  10858698000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017037                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.214081                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.214081                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.810851                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.810851                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.003304                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003304                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.005871                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.005871                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.023580                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023580                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.024500                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024500                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64447.262052                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64447.262052                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76258.975428                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76258.975428                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75592.777020                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75592.777020                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 18317.771809                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 18317.771809                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 86695.090670                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 86695.090670                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 11620.402053                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 11620.402053                       # average StoreCondReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::cpu.data 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanSharedReq_avg_mshr_miss_latency::total 31977.785714                       # average CleanSharedReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::cpu.data 33809.404876                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 33809.404876                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::cpu.data        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total        10000                       # average InvalidateReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50079.271479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50079.271479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51156.331921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51156.331921                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 97589.607168                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 97589.607168                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 55980.172600                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 55980.172600                       # average overall mshr uncacheable latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements       690026                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse    15.999709                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs     17899446                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs       690026                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs    25.940249                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle    123949000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker    15.999709                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker     0.999982                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1023::2            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses    157037355                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses    157037355                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker     18690021                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total     18690021                       # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker     18690021                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total     18690021                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker     18690021                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total     18690021                       # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker       835243                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total       835243                       # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker       835243                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total       835243                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker       835243                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total       835243                       # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker  58369118000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total  58369118000                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker  58369118000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total  58369118000                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker  58369118000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total  58369118000                       # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker     19525264                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total     19525264                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker     19525264                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total     19525264                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker     19525264                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total     19525264                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.042778                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.042778                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.042778                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.042778                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.042778                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.042778                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 69882.798180                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 69882.798180                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 69882.798180                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 69882.798180                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 69882.798180                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 69882.798180                       # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.writebacks::writebacks       690026                       # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total       690026                       # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker       835243                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total       835243                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker       835243                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total       835243                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker       835243                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total       835243                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker  56698632000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total  56698632000                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker  56698632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total  56698632000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker  56698632000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total  56698632000                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker     0.042778                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.042778                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker     0.042778                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.042778                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker     0.042778                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.042778                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 67882.798180                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 67882.798180                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 67882.798180                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 67882.798180                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 67882.798180                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 67882.798180                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements          57622532                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.999990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3190003488                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          57622532                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             55.360349                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         123662000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.999990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6563325313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6563325313                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   3190011292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3190011292                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    3190011292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3190011292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   3190011292                       # number of overall hits
system.cpu.icache.overall_hits::total      3190011292                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst     62839954                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      62839954                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst     62839954                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       62839954                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst     62839954                       # number of overall misses
system.cpu.icache.overall_misses::total      62839954                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 4284296646963                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 4284296646963                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 4284296646963                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 4284296646963                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 4284296646963                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 4284296646963                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   3252851246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3252851246                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   3252851246                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3252851246                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   3252851246                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3252851246                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019318                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019318                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68177.908707                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68177.908707                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 68177.908707                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68177.908707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 68177.908707                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68177.908707                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    883670441                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        20913                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs           8299361                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets             246                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.474515                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    85.012195                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks     57622532                       # number of writebacks
system.cpu.icache.writebacks::total          57622532                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst      5217132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total      5217132                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst      5217132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total      5217132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst      5217132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total      5217132                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst     57622822                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     57622822                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst     57622822                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     57622822                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst     57622822                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     57622822                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total         2070                       # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total         2070                       # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 3975759934532                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 3975759934532                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 3975759934532                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 3975759934532                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 3975759934532                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 3975759934532                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total    122869500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total    122869500                       # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017715                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017715                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017715                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017715                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017715                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68996.272597                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68996.272597                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68996.272597                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68996.272597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68996.272597                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68996.272597                       # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 59357.246377                       # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 59357.246377                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 59357.246377                       # average overall mshr uncacheable latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements       135202                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse    15.997993                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs       668507                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs       135202                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs     4.944505                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle    123544000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker    15.997993                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker     0.999875                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1023     0.875000                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses      9950556                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses      9950556                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker      1046175                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total      1046175                       # number of ReadReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker      1046175                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total      1046175                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker      1046175                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total      1046175                       # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker       175684                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total       175684                       # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker       175684                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total       175684                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker       175684                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total       175684                       # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker  13318829500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total  13318829500                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker  13318829500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total  13318829500                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker  13318829500                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total  13318829500                       # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker      1221859                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total      1221859                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker      1221859                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total      1221859                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker      1221859                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total      1221859                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker     0.143784                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.143784                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker     0.143784                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.143784                       # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker     0.143784                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.143784                       # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 75811.283327                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 75811.283327                       # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 75811.283327                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 75811.283327                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 75811.283327                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 75811.283327                       # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.writebacks::writebacks       135202                       # number of writebacks
system.cpu.itb_walker_cache.writebacks::total       135202                       # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker       175684                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total       175684                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker       175684                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total       175684                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker       175684                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total       175684                       # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker  12967461500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  12967461500                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker  12967461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total  12967461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker  12967461500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total  12967461500                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker     0.143784                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.143784                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker     0.143784                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.143784                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker     0.143784                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.143784                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 73811.283327                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 73811.283327                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 73811.283327                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 73811.283327                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 73811.283327                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 73811.283327                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq               365856                       # Transaction distribution
system.iobus.trans_dist::ReadResp              365856                       # Transaction distribution
system.iobus.trans_dist::WriteReq              514934                       # Transaction distribution
system.iobus.trans_dist::WriteResp             514934                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart0.pio       117134                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio         1038                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          276                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        81652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       200300                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side      1561280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total      1561280                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                 1761580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart0.pio       117154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          543                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          390                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46616                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       164947                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     49567168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     49567168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 49732115                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                52000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy             94494500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                89000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               856000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer4.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer5.occupancy               224500                       # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy             72486001                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer8.occupancy           3016729892                       # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           150814000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy          2020312000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               780108                       # number of replacements
system.iocache.tags.tagsinuse               15.997472                       # Cycle average of tags in use
system.iocache.tags.total_refs                     14                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               780108                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                 0.000018                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         377766420000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pci_ide     15.997472                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pci_ide     0.999842                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999842                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              7025746                       # Number of tag accesses
system.iocache.tags.data_accesses             7025746                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.iocache.WriteLineReq_hits::pci_ide            9                       # number of WriteLineReq hits
system.iocache.WriteLineReq_hits::total             9                       # number of WriteLineReq hits
system.iocache.demand_hits::pci_ide                 9                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   9                       # number of demand (read+write) hits
system.iocache.overall_hits::pci_ide                9                       # number of overall hits
system.iocache.overall_hits::total                  9                       # number of overall hits
system.iocache.ReadReq_misses::pci_ide         315192                       # number of ReadReq misses
system.iocache.ReadReq_misses::total           315192                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pci_ide       465439                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       465439                       # number of WriteLineReq misses
system.iocache.demand_misses::pci_ide          780631                       # number of demand (read+write) misses
system.iocache.demand_misses::total            780631                       # number of demand (read+write) misses
system.iocache.overall_misses::pci_ide         780631                       # number of overall misses
system.iocache.overall_misses::total           780631                       # number of overall misses
system.iocache.ReadReq_miss_latency::pci_ide  67729990006                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total  67729990006                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pci_ide  54875369886                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  54875369886                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pci_ide 122605359892                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 122605359892                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pci_ide 122605359892                       # number of overall miss cycles
system.iocache.overall_miss_latency::total 122605359892                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pci_ide       315192                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total         315192                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pci_ide       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       465448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pci_ide        780640                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          780640                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pci_ide       780640                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         780640                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pci_ide     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total     0.999981                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pci_ide     0.999988                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       0.999988                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pci_ide     0.999988                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      0.999988                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pci_ide 214884.863848                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 214884.863848                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pci_ide 117900.240173                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117900.240173                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pci_ide 157059.301888                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 157059.301888                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pci_ide 157059.301888                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 157059.301888                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs       1527512                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs               139753                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    10.930084                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          464936                       # number of writebacks
system.iocache.writebacks::total               464936                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pci_ide       315192                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total       315192                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pci_ide       465439                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       465439                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pci_ide       780631                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       780631                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pci_ide       780631                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       780631                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pci_ide  51970390006                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total  51970390006                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pci_ide  31577899346                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  31577899346                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pci_ide  83548289352                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  83548289352                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pci_ide  83548289352                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  83548289352                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pci_ide     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total     0.999981                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     0.999988                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pci_ide     0.999988                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     0.999988                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pci_ide 164884.863848                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 164884.863848                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pci_ide 67845.409057                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67845.409057                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pci_ide 107026.609694                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 107026.609694                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pci_ide 107026.609694                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 107026.609694                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests     233513977                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests    116427211                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests      1258150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              113339                       # Transaction distribution
system.membus.trans_dist::ReadResp           90240499                       # Transaction distribution
system.membus.trans_dist::WriteReq              82705                       # Transaction distribution
system.membus.trans_dist::WriteResp             82705                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     32299522                       # Transaction distribution
system.membus.trans_dist::WritebackClean     81948642                       # Transaction distribution
system.membus.trans_dist::WriteClean          1939644                       # Transaction distribution
system.membus.trans_dist::CleanEvict           315172                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           127052                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          58450                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7129534                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7129534                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       58633748                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31493412                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq           70                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      2042883                       # Transaction distribution
system.membus.trans_dist::InvalidateReq      19435607                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          463                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port      1868969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total      1868969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.bootmem.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port    172872215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total    172872267                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave       200300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bootmem.port           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio       182474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port    155092591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total    155475377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port       454293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb_walker_cache.mem_side::total       454293                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port      2197775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb_walker_cache.mem_side::total      2197775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              332868681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     49482624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     49482624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.bootmem.port          416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port   7375732288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total   7375732704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave       164947                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bootmem.port           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio       364948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port   6117207972                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total   6117737911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.mem_ctrls.port     17830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb_walker_cache.mem_side::total     17830976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.mem_ctrls.port     87202048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb_walker_cache.mem_side::total     87202048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             13647986263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           204302                       # Total snoops (count)
system.membus.snoopTraffic                   13045568                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         119116800                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.011191                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.119969                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               117981897     99.05%     99.05% # Request fanout histogram
system.membus.snoop_fanout::1                  936775      0.79%     99.83% # Request fanout histogram
system.membus.snoop_fanout::2                  198124      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total           119116800                       # Request fanout histogram
system.membus.reqLayer0.occupancy           168212499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               43500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy           162368998                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy        744327912364                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1593084880                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy       306445707942                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy       203013695990                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer5.occupancy          953923430                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy         4485442199                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.uart0.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 16958664467230000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                    42568                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------