//100 Days of RTL Challenge//

//Abilash P//

//4:1 Multiplexer using 2:1 MUX//

module mux_4_to_1 (I0, I1, I2, I3, S0, S1, Y);

input  I0, I1, I2, I3, S0, S1;
output Y;

wire w1, w2;

mux_2_to_1 M1 (.I0(I0), .I1(I1), .S0(S0), .Y(w1));
mux_2_to_1 M2 (.I0(I2), .I1(I3), .S0(S0), .Y(w2));

mux_2_to_1 M3 (.I0(w1), .I1(w2), .S0(S1), .Y(Y));

endmodule

 
