{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 13:49:39 2021 " "Info: Processing started: Mon Jun 21 13:49:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcmddr -c lcmddr " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lcmddr -c lcmddr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdmpddr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcdmpddr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdmpddr-lcdmpddr_arch " "Info: Found design unit 1: lcdmpddr-lcdmpddr_arch" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcdmpddr " "Info: Found entity 1: lcdmpddr" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcmddr.bdf 1 1 " "Warning: Using design file lcmddr.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcmddr " "Info: Found entity 1: lcmddr" {  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcmddr " "Info: Elaborating entity \"lcmddr\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdmpddr lcdmpddr:inst " "Info: Elaborating entity \"lcdmpddr\" for hierarchy \"lcdmpddr:inst\"" {  } { { "lcmddr.bdf" "inst" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 48 328 528 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear lcdmpddr.vhd(34) " "Warning (10492): VHDL Process Statement warning at lcdmpddr.vhd(34): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "prom8x8.vhd 2 1 " "Warning: Using design file prom8x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prom8x8-SYN " "Info: Found design unit 1: prom8x8-SYN" {  } { { "prom8x8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/prom8x8.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prom8x8 " "Info: Found entity 1: prom8x8" {  } { { "prom8x8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/prom8x8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom8x8 prom8x8:inst1 " "Info: Elaborating entity \"prom8x8\" for hierarchy \"prom8x8:inst1\"" {  } { { "lcmddr.bdf" "inst1" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 272 336 496 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram prom8x8:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"prom8x8:inst1\|altsyncram:altsyncram_component\"" {  } { { "prom8x8.vhd" "altsyncram_component" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/prom8x8.vhd" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "prom8x8:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"prom8x8:inst1\|altsyncram:altsyncram_component\"" {  } { { "prom8x8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/prom8x8.vhd" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prom8x8:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"prom8x8:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lcdmcp.mif " "Info: Parameter \"init_file\" = \"lcdmcp.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Info: Parameter \"width_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "prom8x8.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/prom8x8.vhd" 83 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oo31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oo31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oo31 " "Info: Found entity 1: altsyncram_oo31" {  } { { "db/altsyncram_oo31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/db/altsyncram_oo31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oo31 prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated " "Info: Elaborating entity \"altsyncram_oo31\" for hierarchy \"prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "lcdmpddr:inst\|Mux0 " "Warning: Found clock multiplexer lcdmpddr:inst\|Mux0" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[22\] " "Info: Register \"lcdmpddr:inst\|scount\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[23\] " "Info: Register \"lcdmpddr:inst\|scount\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[24\] " "Info: Register \"lcdmpddr:inst\|scount\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[25\] " "Info: Register \"lcdmpddr:inst\|scount\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcdmpddr:inst\|scount\[26\] " "Info: Register \"lcdmpddr:inst\|scount\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Info: Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Info: Implemented 97 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Info: Implemented 9 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 13:49:44 2021 " "Info: Processing ended: Mon Jun 21 13:49:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 13:49:46 2021 " "Info: Processing started: Mon Jun 21 13:49:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lcmddr EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"lcmddr\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sclk Global clock in PIN 28 " "Info: Automatically promoted signal \"sclk\" to use Global clock in PIN 28" {  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcdmpddr:inst\|scount\[15\] Global clock " "Info: Automatically promoted some destinations of signal \"lcdmpddr:inst\|scount\[15\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|scount\[15\] " "Info: Destination \"lcdmpddr:inst\|scount\[15\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "lcdmpddr:inst\|Mux0 Global clock " "Info: Automatically promoted some destinations of signal \"lcdmpddr:inst\|Mux0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|d\[0\] " "Info: Destination \"lcdmpddr:inst\|d\[0\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 19 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clear Global clock " "Info: Automatically promoted some destinations of signal \"clear\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|en " "Info: Destination \"lcdmpddr:inst\|en\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|r_w " "Info: Destination \"lcdmpddr:inst\|r_w\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|tmdt " "Info: Destination \"lcdmpddr:inst\|tmdt\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 11 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|stks\[1\] " "Info: Destination \"lcdmpddr:inst\|stks\[1\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|stks\[2\] " "Info: Destination \"lcdmpddr:inst\|stks\[2\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|stks\[0\] " "Info: Destination \"lcdmpddr:inst\|stks\[0\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|cntd\[2\] " "Info: Destination \"lcdmpddr:inst\|cntd\[2\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|cntd\[4\] " "Info: Destination \"lcdmpddr:inst\|cntd\[4\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|stks\[3\] " "Info: Destination \"lcdmpddr:inst\|stks\[3\]\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "lcdmpddr:inst\|cntm\[4\]~45 " "Info: Destination \"lcdmpddr:inst\|cntm\[4\]~45\" may be non-global or may not use global clock" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 120 80 248 136 "clear" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "clear " "Info: Pin \"clear\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { clear } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clear" } } } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 120 80 248 136 "clear" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.807 ns register memory " "Info: Estimated most critical path is register to memory delay of 5.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[3\] 1 REG LAB_X36_Y25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X36_Y25; Fanout = 6; REG Node = 'lcdmpddr:inst\|cntm\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.114 ns) 0.969 ns lcdmpddr:inst\|process_2~1 2 COMB LAB_X35_Y25 2 " "Info: 2: + IC(0.855 ns) + CELL(0.114 ns) = 0.969 ns; Loc. = LAB_X35_Y25; Fanout = 2; COMB Node = 'lcdmpddr:inst\|process_2~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.969 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|process_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 1.622 ns lcdmpddr:inst\|process_2~4 3 COMB LAB_X35_Y25 1 " "Info: 3: + IC(0.539 ns) + CELL(0.114 ns) = 1.622 ns; Loc. = LAB_X35_Y25; Fanout = 1; COMB Node = 'lcdmpddr:inst\|process_2~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lcdmpddr:inst|process_2~1 lcdmpddr:inst|process_2~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 2.275 ns lcdmpddr:inst\|process_2~5 4 COMB LAB_X35_Y25 4 " "Info: 4: + IC(0.539 ns) + CELL(0.114 ns) = 2.275 ns; Loc. = LAB_X35_Y25; Fanout = 4; COMB Node = 'lcdmpddr:inst\|process_2~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lcdmpddr:inst|process_2~4 lcdmpddr:inst|process_2~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 2.928 ns lcdmpddr:inst\|lcden~1 5 COMB LAB_X35_Y25 8 " "Info: 5: + IC(0.361 ns) + CELL(0.292 ns) = 2.928 ns; Loc. = LAB_X35_Y25; Fanout = 8; COMB Node = 'lcdmpddr:inst\|lcden~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lcdmpddr:inst|process_2~5 lcdmpddr:inst|lcden~1 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.114 ns) 4.199 ns lcdmpddr:inst\|promadr\[2\]~19 6 COMB LAB_X37_Y25 9 " "Info: 6: + IC(1.157 ns) + CELL(0.114 ns) = 4.199 ns; Loc. = LAB_X37_Y25; Fanout = 9; COMB Node = 'lcdmpddr:inst\|promadr\[2\]~19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[2]~19 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.383 ns) 5.807 ns prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a6~porta_address_reg2 7 MEM M4K_X33_Y25 1 " "Info: 7: + IC(1.225 ns) + CELL(0.383 ns) = 5.807 ns; Loc. = M4K_X33_Y25; Fanout = 1; MEM Node = 'prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a6~porta_address_reg2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.608 ns" { lcdmpddr:inst|promadr[2]~19 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a6~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_oo31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/db/altsyncram_oo31.tdf" 148 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.131 ns ( 19.48 % ) " "Info: Total cell delay = 1.131 ns ( 19.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 80.52 % ) " "Info: Total interconnect delay = 4.676 ns ( 80.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.807 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|process_2~1 lcdmpddr:inst|process_2~4 lcdmpddr:inst|process_2~5 lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[2]~19 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a6~porta_address_reg2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X32_Y14 X42_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X32_Y14 to location X42_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 13:49:53 2021 " "Info: Processing ended: Mon Jun 21 13:49:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 13:49:55 2021 " "Info: Processing started: Mon Jun 21 13:49:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 13:49:58 2021 " "Info: Processing ended: Mon Jun 21 13:49:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 21 13:50:00 2021 " "Info: Processing started: Mon Jun 21 13:50:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lcmddr -c lcmddr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sclk " "Info: Assuming node \"sclk\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[0\] " "Info: Assuming node \"sel\[0\]\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sel\[1\] " "Info: Assuming node \"sel\[1\]\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "aclk " "Info: Assuming node \"aclk\" is an undefined clock" {  } { { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "aclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[20\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[20\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[18\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[18\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcdmpddr:inst\|Mux0~0 " "Info: Detected gated clock \"lcdmpddr:inst\|Mux0~0\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[21\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[21\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lcdmpddr:inst\|Mux0 " "Info: Detected gated clock \"lcdmpddr:inst\|Mux0\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lcdmpddr:inst\|scount\[15\] " "Info: Detected ripple clock \"lcdmpddr:inst\|scount\[15\]\" as buffer" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdmpddr:inst\|scount\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sclk register lcdmpddr:inst\|cntm\[3\] memory prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4 78.37 MHz 12.76 ns Internal " "Info: Clock \"sclk\" has Internal fmax of 78.37 MHz between source register \"lcdmpddr:inst\|cntm\[3\]\" and destination memory \"prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4\" (period= 12.76 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.235 ns + Longest register memory " "Info: + Longest register to memory delay is 6.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[3\] 1 REG LC_X36_Y25_N3 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N3; Fanout = 6; REG Node = 'lcdmpddr:inst\|cntm\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.292 ns) 1.070 ns lcdmpddr:inst\|Equal0~0 2 COMB LC_X37_Y25_N0 2 " "Info: 2: + IC(0.778 ns) + CELL(0.292 ns) = 1.070 ns; Loc. = LC_X37_Y25_N0; Fanout = 2; COMB Node = 'lcdmpddr:inst\|Equal0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.070 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|Equal0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.114 ns) 1.625 ns lcdmpddr:inst\|lcden~0 3 COMB LC_X37_Y25_N8 1 " "Info: 3: + IC(0.441 ns) + CELL(0.114 ns) = 1.625 ns; Loc. = LC_X37_Y25_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|lcden~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { lcdmpddr:inst|Equal0~0 lcdmpddr:inst|lcden~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.167 ns) + CELL(0.442 ns) 3.234 ns lcdmpddr:inst\|lcden~1 4 COMB LC_X35_Y25_N8 8 " "Info: 4: + IC(1.167 ns) + CELL(0.442 ns) = 3.234 ns; Loc. = LC_X35_Y25_N8; Fanout = 8; COMB Node = 'lcdmpddr:inst\|lcden~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { lcdmpddr:inst|lcden~0 lcdmpddr:inst|lcden~1 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.114 ns) 4.522 ns lcdmpddr:inst\|promadr\[4\]~21 5 COMB LC_X37_Y25_N4 1 " "Info: 5: + IC(1.174 ns) + CELL(0.114 ns) = 4.522 ns; Loc. = LC_X37_Y25_N4; Fanout = 1; COMB Node = 'lcdmpddr:inst\|promadr\[4\]~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[4]~21 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.330 ns) + CELL(0.383 ns) 6.235 ns prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4 6 MEM M4K_X33_Y25 9 " "Info: 6: + IC(1.330 ns) + CELL(0.383 ns) = 6.235 ns; Loc. = M4K_X33_Y25; Fanout = 9; MEM Node = 'prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.713 ns" { lcdmpddr:inst|promadr[4]~21 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_oo31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/db/altsyncram_oo31.tdf" 186 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.345 ns ( 21.57 % ) " "Info: Total cell delay = 1.345 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.890 ns ( 78.43 % ) " "Info: Total interconnect delay = 4.890 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|Equal0~0 lcdmpddr:inst|lcden~0 lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[4]~21 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { lcdmpddr:inst|cntm[3] {} lcdmpddr:inst|Equal0~0 {} lcdmpddr:inst|lcden~0 {} lcdmpddr:inst|lcden~1 {} lcdmpddr:inst|promadr[4]~21 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.778ns 0.441ns 1.167ns 1.174ns 1.330ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.114ns 0.383ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.208 ns - Smallest " "Info: - Smallest clock skew is -6.208 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.198 ns + Shortest memory " "Info: + Shortest clock path from clock \"sclk\" to destination memory is 3.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.722 ns) 3.198 ns prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4 2 MEM M4K_X33_Y25 9 " "Info: 2: + IC(1.007 ns) + CELL(0.722 ns) = 3.198 ns; Loc. = M4K_X33_Y25; Fanout = 9; MEM Node = 'prom8x8:inst1\|altsyncram:altsyncram_component\|altsyncram_oo31:auto_generated\|ram_block1a8~porta_address_reg4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_oo31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/db/altsyncram_oo31.tdf" 186 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 68.51 % ) " "Info: Total cell delay = 2.191 ns ( 68.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.49 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.198 ns" { sclk {} sclk~out0 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 9.406 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 9.406 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.935 ns) 3.394 ns lcdmpddr:inst\|scount\[20\] 2 REG LC_X8_Y12_N4 3 " "Info: 2: + IC(0.990 ns) + CELL(0.935 ns) = 3.394 ns; Loc. = LC_X8_Y12_N4; Fanout = 3; REG Node = 'lcdmpddr:inst\|scount\[20\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { sclk lcdmpddr:inst|scount[20] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.442 ns) 4.349 ns lcdmpddr:inst\|Mux0~0 3 COMB LC_X8_Y12_N8 1 " "Info: 3: + IC(0.513 ns) + CELL(0.442 ns) = 4.349 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.645 ns lcdmpddr:inst\|Mux0 4 COMB LC_X8_Y12_N9 10 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.645 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.406 ns lcdmpddr:inst\|cntm\[3\] 5 REG LC_X36_Y25_N3 6 " "Info: 5: + IC(4.050 ns) + CELL(0.711 ns) = 9.406 ns; Loc. = LC_X36_Y25_N3; Fanout = 6; REG Node = 'lcdmpddr:inst\|cntm\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.671 ns ( 39.03 % ) " "Info: Total cell delay = 3.671 ns ( 39.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.735 ns ( 60.97 % ) " "Info: Total interconnect delay = 5.735 ns ( 60.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { sclk lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.406 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[20] {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[3] {} } { 0.000ns 0.000ns 0.990ns 0.513ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.198 ns" { sclk {} sclk~out0 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { sclk lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.406 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[20] {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[3] {} } { 0.000ns 0.000ns 0.990ns 0.513ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_oo31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/db/altsyncram_oo31.tdf" 186 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.235 ns" { lcdmpddr:inst|cntm[3] lcdmpddr:inst|Equal0~0 lcdmpddr:inst|lcden~0 lcdmpddr:inst|lcden~1 lcdmpddr:inst|promadr[4]~21 prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.235 ns" { lcdmpddr:inst|cntm[3] {} lcdmpddr:inst|Equal0~0 {} lcdmpddr:inst|lcden~0 {} lcdmpddr:inst|lcden~1 {} lcdmpddr:inst|promadr[4]~21 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.778ns 0.441ns 1.167ns 1.174ns 1.330ns } { 0.000ns 0.292ns 0.114ns 0.442ns 0.114ns 0.383ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.198 ns" { sclk prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.198 ns" { sclk {} sclk~out0 {} prom8x8:inst1|altsyncram:altsyncram_component|altsyncram_oo31:auto_generated|ram_block1a8~porta_address_reg4 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.722ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.406 ns" { sclk lcdmpddr:inst|scount[20] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.406 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[20] {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[3] {} } { 0.000ns 0.000ns 0.990ns 0.513ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[0\] register lcdmpddr:inst\|cntm\[6\] register lcdmpddr:inst\|cntm\[6\] 184.23 MHz 5.428 ns Internal " "Info: Clock \"sel\[0\]\" has Internal fmax of 184.23 MHz between source register \"lcdmpddr:inst\|cntm\[6\]\" and destination register \"lcdmpddr:inst\|cntm\[6\]\" (period= 5.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[6\] 1 REG LC_X36_Y25_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.590 ns) 1.391 ns lcdmpddr:inst\|Equal0~1 2 COMB LC_X37_Y25_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.590 ns) = 1.391 ns; Loc. = LC_X37_Y25_N7; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.292 ns) 2.118 ns lcdmpddr:inst\|Equal0~2 3 COMB LC_X37_Y25_N6 1 " "Info: 3: + IC(0.435 ns) + CELL(0.292 ns) = 2.118 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.114 ns) 2.926 ns lcdmpddr:inst\|cntm\[4\]~45 4 COMB LC_X36_Y25_N9 9 " "Info: 4: + IC(0.694 ns) + CELL(0.114 ns) = 2.926 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 5.167 ns lcdmpddr:inst\|cntm\[6\] 5 REG LC_X36_Y25_N6 8 " "Info: 5: + IC(1.129 ns) + CELL(1.112 ns) = 5.167 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.80 % ) " "Info: Total cell delay = 2.108 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] destination 9.934 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[0\]\" to destination register is 9.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.114 ns) 4.877 ns lcdmpddr:inst\|Mux0~0 2 COMB LC_X8_Y12_N8 1 " "Info: 2: + IC(3.294 ns) + CELL(0.114 ns) = 4.877 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { sel[0] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.173 ns lcdmpddr:inst\|Mux0 3 COMB LC_X8_Y12_N9 10 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 5.173 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.934 ns lcdmpddr:inst\|cntm\[6\] 4 REG LC_X36_Y25_N6 8 " "Info: 4: + IC(4.050 ns) + CELL(0.711 ns) = 9.934 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 24.24 % ) " "Info: Total cell delay = 2.408 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.526 ns ( 75.76 % ) " "Info: Total interconnect delay = 7.526 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[0\] source 9.934 ns - Longest register " "Info: - Longest clock path from clock \"sel\[0\]\" to source register is 9.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[0\] 1 CLK PIN_1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'sel\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.294 ns) + CELL(0.114 ns) 4.877 ns lcdmpddr:inst\|Mux0~0 2 COMB LC_X8_Y12_N8 1 " "Info: 2: + IC(3.294 ns) + CELL(0.114 ns) = 4.877 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.408 ns" { sel[0] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.173 ns lcdmpddr:inst\|Mux0 3 COMB LC_X8_Y12_N9 10 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 5.173 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.934 ns lcdmpddr:inst\|cntm\[6\] 4 REG LC_X36_Y25_N6 8 " "Info: 4: + IC(4.050 ns) + CELL(0.711 ns) = 9.934 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 24.24 % ) " "Info: Total cell delay = 2.408 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.526 ns ( 75.76 % ) " "Info: Total interconnect delay = 7.526 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.934 ns" { sel[0] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.934 ns" { sel[0] {} sel[0]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.294ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.114ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sel\[1\] register lcdmpddr:inst\|cntm\[6\] register lcdmpddr:inst\|cntm\[6\] 166.03 MHz 6.023 ns Internal " "Info: Clock \"sel\[1\]\" has Internal fmax of 166.03 MHz between source register \"lcdmpddr:inst\|cntm\[6\]\" and destination register \"lcdmpddr:inst\|cntm\[6\]\" (period= 6.023 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[6\] 1 REG LC_X36_Y25_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.590 ns) 1.391 ns lcdmpddr:inst\|Equal0~1 2 COMB LC_X37_Y25_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.590 ns) = 1.391 ns; Loc. = LC_X37_Y25_N7; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.292 ns) 2.118 ns lcdmpddr:inst\|Equal0~2 3 COMB LC_X37_Y25_N6 1 " "Info: 3: + IC(0.435 ns) + CELL(0.292 ns) = 2.118 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.114 ns) 2.926 ns lcdmpddr:inst\|cntm\[4\]~45 4 COMB LC_X36_Y25_N9 9 " "Info: 4: + IC(0.694 ns) + CELL(0.114 ns) = 2.926 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 5.167 ns lcdmpddr:inst\|cntm\[6\] 5 REG LC_X36_Y25_N6 8 " "Info: 5: + IC(1.129 ns) + CELL(1.112 ns) = 5.167 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.80 % ) " "Info: Total cell delay = 2.108 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.595 ns - Smallest " "Info: - Smallest clock skew is -0.595 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] destination 9.792 ns + Shortest register " "Info: + Shortest clock path from clock \"sel\[1\]\" to destination register is 9.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.270 ns) + CELL(0.292 ns) 5.031 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(3.270 ns) + CELL(0.292 ns) = 5.031 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.562 ns" { sel[1] lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 9.792 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 9.792 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 25.25 % ) " "Info: Total cell delay = 2.472 ns ( 25.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.320 ns ( 74.75 % ) " "Info: Total interconnect delay = 7.320 ns ( 74.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { sel[1] lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.270ns 4.050ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sel\[1\] source 10.387 ns - Longest register " "Info: - Longest clock path from clock \"sel\[1\]\" to source register is 10.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sel\[1\] 1 CLK PIN_2 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 2; CLK Node = 'sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 184 80 248 200 "sel\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.271 ns) + CELL(0.590 ns) 5.330 ns lcdmpddr:inst\|Mux0~0 2 COMB LC_X8_Y12_N8 1 " "Info: 2: + IC(3.271 ns) + CELL(0.590 ns) = 5.330 ns; Loc. = LC_X8_Y12_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { sel[1] lcdmpddr:inst|Mux0~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 5.626 ns lcdmpddr:inst\|Mux0 3 COMB LC_X8_Y12_N9 10 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 5.626 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 10.387 ns lcdmpddr:inst\|cntm\[6\] 4 REG LC_X36_Y25_N6 8 " "Info: 4: + IC(4.050 ns) + CELL(0.711 ns) = 10.387 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.884 ns ( 27.77 % ) " "Info: Total cell delay = 2.884 ns ( 27.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.503 ns ( 72.23 % ) " "Info: Total interconnect delay = 7.503 ns ( 72.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { sel[1] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.271ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { sel[1] lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.270ns 4.050ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { sel[1] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.271ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { sel[1] lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.270ns 4.050ns } { 0.000ns 1.469ns 0.292ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { sel[1] lcdmpddr:inst|Mux0~0 lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { sel[1] {} sel[1]~out0 {} lcdmpddr:inst|Mux0~0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 3.271ns 0.182ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "aclk register lcdmpddr:inst\|cntm\[6\] register lcdmpddr:inst\|cntm\[6\] 184.23 MHz 5.428 ns Internal " "Info: Clock \"aclk\" has Internal fmax of 184.23 MHz between source register \"lcdmpddr:inst\|cntm\[6\]\" and destination register \"lcdmpddr:inst\|cntm\[6\]\" (period= 5.428 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.167 ns + Longest register register " "Info: + Longest register to register delay is 5.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|cntm\[6\] 1 REG LC_X36_Y25_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.590 ns) 1.391 ns lcdmpddr:inst\|Equal0~1 2 COMB LC_X37_Y25_N7 1 " "Info: 2: + IC(0.801 ns) + CELL(0.590 ns) = 1.391 ns; Loc. = LC_X37_Y25_N7; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.391 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.292 ns) 2.118 ns lcdmpddr:inst\|Equal0~2 3 COMB LC_X37_Y25_N6 1 " "Info: 3: + IC(0.435 ns) + CELL(0.292 ns) = 2.118 ns; Loc. = LC_X37_Y25_N6; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Equal0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.727 ns" { lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.114 ns) 2.926 ns lcdmpddr:inst\|cntm\[4\]~45 4 COMB LC_X36_Y25_N9 9 " "Info: 4: + IC(0.694 ns) + CELL(0.114 ns) = 2.926 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 5.167 ns lcdmpddr:inst\|cntm\[6\] 5 REG LC_X36_Y25_N6 8 " "Info: 5: + IC(1.129 ns) + CELL(1.112 ns) = 5.167 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 40.80 % ) " "Info: Total cell delay = 2.108 ns ( 40.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.059 ns ( 59.20 % ) " "Info: Total interconnect delay = 3.059 ns ( 59.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aclk destination 11.203 ns + Shortest register " "Info: + Shortest clock path from clock \"aclk\" to destination register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns aclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'aclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.590 ns) 6.442 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(4.383 ns) + CELL(0.590 ns) = 6.442 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { aclk lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 11.203 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 11.203 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 24.73 % ) " "Info: Total cell delay = 2.770 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.433 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aclk source 11.203 ns - Longest register " "Info: - Longest clock path from clock \"aclk\" to source register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns aclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'aclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.590 ns) 6.442 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(4.383 ns) + CELL(0.590 ns) = 6.442 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { aclk lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 11.203 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 11.203 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 24.73 % ) " "Info: Total cell delay = 2.770 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.433 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.167 ns" { lcdmpddr:inst|cntm[6] lcdmpddr:inst|Equal0~1 lcdmpddr:inst|Equal0~2 lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.167 ns" { lcdmpddr:inst|cntm[6] {} lcdmpddr:inst|Equal0~1 {} lcdmpddr:inst|Equal0~2 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.801ns 0.435ns 0.694ns 1.129ns } { 0.000ns 0.590ns 0.292ns 0.114ns 1.112ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lcdmpddr:inst\|db\[3\] di\[3\] sclk 6.841 ns register " "Info: tsu for register \"lcdmpddr:inst\|db\[3\]\" (data pin = \"di\[3\]\", clock pin = \"sclk\") is 6.841 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.534 ns + Longest pin register " "Info: + Longest pin to register delay is 14.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns di\[3\] 1 PIN PIN_48 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_48; Fanout = 1; PIN Node = 'di\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { di[3] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 152 80 248 168 "di\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.214 ns) + CELL(0.590 ns) 12.273 ns lcdmpddr:inst\|Mux11~0 2 COMB LC_X37_Y24_N8 1 " "Info: 2: + IC(10.214 ns) + CELL(0.590 ns) = 12.273 ns; Loc. = LC_X37_Y24_N8; Fanout = 1; COMB Node = 'lcdmpddr:inst\|Mux11~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.804 ns" { di[3] lcdmpddr:inst|Mux11~0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 147 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.523 ns) + CELL(0.738 ns) 14.534 ns lcdmpddr:inst\|db\[3\] 3 REG LC_X42_Y23_N8 1 " "Info: 3: + IC(1.523 ns) + CELL(0.738 ns) = 14.534 ns; Loc. = LC_X42_Y23_N8; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.261 ns" { lcdmpddr:inst|Mux11~0 lcdmpddr:inst|db[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.797 ns ( 19.24 % ) " "Info: Total cell delay = 2.797 ns ( 19.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.737 ns ( 80.76 % ) " "Info: Total interconnect delay = 11.737 ns ( 80.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.534 ns" { di[3] lcdmpddr:inst|Mux11~0 lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.534 ns" { di[3] {} di[3]~out0 {} lcdmpddr:inst|Mux11~0 {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 10.214ns 1.523ns } { 0.000ns 1.469ns 0.590ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 7.730 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to destination register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns lcdmpddr:inst\|scount\[15\] 2 REG LC_X8_Y13_N9 31 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N9; Fanout = 31; REG Node = 'lcdmpddr:inst\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk lcdmpddr:inst|scount[15] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(0.711 ns) 7.730 ns lcdmpddr:inst\|db\[3\] 3 REG LC_X42_Y23_N8 1 " "Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.730 ns; Loc. = LC_X42_Y23_N8; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { lcdmpddr:inst|scount[15] lcdmpddr:inst|db[3] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.30 % ) " "Info: Total cell delay = 3.115 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.615 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.534 ns" { di[3] lcdmpddr:inst|Mux11~0 lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.534 ns" { di[3] {} di[3]~out0 {} lcdmpddr:inst|Mux11~0 {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 10.214ns 1.523ns } { 0.000ns 1.469ns 0.590ns 0.738ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[3] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sclk lcdd\[0\] lcdmpddr:inst\|db\[0\] 12.613 ns register " "Info: tco from clock \"sclk\" to destination pin \"lcdd\[0\]\" through register \"lcdmpddr:inst\|db\[0\]\" is 12.613 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 7.730 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to source register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 31 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 31; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 72 80 248 88 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns lcdmpddr:inst\|scount\[15\] 2 REG LC_X8_Y13_N9 31 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N9; Fanout = 31; REG Node = 'lcdmpddr:inst\|scount\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk lcdmpddr:inst|scount[15] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(0.711 ns) 7.730 ns lcdmpddr:inst\|db\[0\] 3 REG LC_X42_Y23_N2 1 " "Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.730 ns; Loc. = LC_X42_Y23_N2; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { lcdmpddr:inst|scount[15] lcdmpddr:inst|db[0] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.30 % ) " "Info: Total cell delay = 3.115 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.615 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[0] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.659 ns + Longest register pin " "Info: + Longest register to pin delay is 4.659 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcdmpddr:inst\|db\[0\] 1 REG LC_X42_Y23_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y23_N2; Fanout = 1; REG Node = 'lcdmpddr:inst\|db\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdmpddr:inst|db[0] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.535 ns) + CELL(2.124 ns) 4.659 ns lcdd\[0\] 2 PIN PIN_180 0 " "Info: 2: + IC(2.535 ns) + CELL(2.124 ns) = 4.659 ns; Loc. = PIN_180; Fanout = 0; PIN Node = 'lcdd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { lcdmpddr:inst|db[0] lcdd[0] } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 152 592 768 168 "lcdd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 45.59 % ) " "Info: Total cell delay = 2.124 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.535 ns ( 54.41 % ) " "Info: Total interconnect delay = 2.535 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { lcdmpddr:inst|db[0] lcdd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { lcdmpddr:inst|db[0] {} lcdd[0] {} } { 0.000ns 2.535ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { sclk lcdmpddr:inst|scount[15] lcdmpddr:inst|db[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { sclk {} sclk~out0 {} lcdmpddr:inst|scount[15] {} lcdmpddr:inst|db[0] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.659 ns" { lcdmpddr:inst|db[0] lcdd[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.659 ns" { lcdmpddr:inst|db[0] {} lcdd[0] {} } { 0.000ns 2.535ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lcdmpddr:inst\|cntm\[6\] mode aclk -0.576 ns register " "Info: th for register \"lcdmpddr:inst\|cntm\[6\]\" (data pin = \"mode\", clock pin = \"aclk\") is -0.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aclk destination 11.203 ns + Longest register " "Info: + Longest clock path from clock \"aclk\" to destination register is 11.203 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns aclk 1 CLK PIN_153 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 1; CLK Node = 'aclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aclk } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 88 80 248 104 "aclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.383 ns) + CELL(0.590 ns) 6.442 ns lcdmpddr:inst\|Mux0 2 COMB LC_X8_Y12_N9 10 " "Info: 2: + IC(4.383 ns) + CELL(0.590 ns) = 6.442 ns; Loc. = LC_X8_Y12_N9; Fanout = 10; COMB Node = 'lcdmpddr:inst\|Mux0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.973 ns" { aclk lcdmpddr:inst|Mux0 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.050 ns) + CELL(0.711 ns) 11.203 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(4.050 ns) + CELL(0.711 ns) = 11.203 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.761 ns" { lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.770 ns ( 24.73 % ) " "Info: Total cell delay = 2.770 ns ( 24.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.433 ns ( 75.27 % ) " "Info: Total interconnect delay = 8.433 ns ( 75.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.794 ns - Shortest pin register " "Info: - Shortest pin to register delay is 11.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns mode 1 PIN PIN_4 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 12; PIN Node = 'mode'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "lcmddr.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcmddr.bdf" { { 136 80 248 152 "mode" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.792 ns) + CELL(0.292 ns) 9.553 ns lcdmpddr:inst\|cntm\[4\]~45 2 COMB LC_X36_Y25_N9 9 " "Info: 2: + IC(7.792 ns) + CELL(0.292 ns) = 9.553 ns; Loc. = LC_X36_Y25_N9; Fanout = 9; COMB Node = 'lcdmpddr:inst\|cntm\[4\]~45'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { mode lcdmpddr:inst|cntm[4]~45 } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(1.112 ns) 11.794 ns lcdmpddr:inst\|cntm\[6\] 3 REG LC_X36_Y25_N6 8 " "Info: 3: + IC(1.129 ns) + CELL(1.112 ns) = 11.794 ns; Loc. = LC_X36_Y25_N6; Fanout = 8; REG Node = 'lcdmpddr:inst\|cntm\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.241 ns" { lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "lcdmpddr.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-7 lcdmddr/lcdmpddr.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.873 ns ( 24.36 % ) " "Info: Total cell delay = 2.873 ns ( 24.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.921 ns ( 75.64 % ) " "Info: Total interconnect delay = 8.921 ns ( 75.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.794 ns" { mode lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.794 ns" { mode {} mode~out0 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 7.792ns 1.129ns } { 0.000ns 1.469ns 0.292ns 1.112ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.203 ns" { aclk lcdmpddr:inst|Mux0 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.203 ns" { aclk {} aclk~out0 {} lcdmpddr:inst|Mux0 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 4.383ns 4.050ns } { 0.000ns 1.469ns 0.590ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.794 ns" { mode lcdmpddr:inst|cntm[4]~45 lcdmpddr:inst|cntm[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.794 ns" { mode {} mode~out0 {} lcdmpddr:inst|cntm[4]~45 {} lcdmpddr:inst|cntm[6] {} } { 0.000ns 0.000ns 7.792ns 1.129ns } { 0.000ns 1.469ns 0.292ns 1.112ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 21 13:50:02 2021 " "Info: Processing ended: Mon Jun 21 13:50:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
