<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p509" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_509{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2_509{left:818px;bottom:47px;letter-spacing:0.17px;}
#t3_509{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_509{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_509{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.4px;}
#t6_509{left:96px;bottom:1017px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t7_509{left:96px;bottom:980px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t8_509{left:280px;bottom:980px;letter-spacing:0.13px;word-spacing:-0.81px;}
#t9_509{left:96px;bottom:958px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ta_509{left:96px;bottom:937px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tb_509{left:96px;bottom:916px;letter-spacing:0.06px;word-spacing:-0.39px;}
#tc_509{left:96px;bottom:880px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_509{left:96px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.45px;}
#te_509{left:96px;bottom:815px;}
#tf_509{left:124px;bottom:815px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tg_509{left:96px;bottom:787px;}
#th_509{left:124px;bottom:787px;letter-spacing:-0.01px;word-spacing:-0.29px;}
#ti_509{left:270px;bottom:787px;}
#tj_509{left:284px;bottom:787px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tk_509{left:96px;bottom:752px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tl_509{left:517px;bottom:752px;letter-spacing:0.15px;}
#tm_509{left:551px;bottom:752px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tn_509{left:96px;bottom:717px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_509{left:96px;bottom:696px;letter-spacing:0.12px;word-spacing:-0.95px;}
#tp_509{left:96px;bottom:674px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tq_509{left:96px;bottom:653px;letter-spacing:0.13px;}
#tr_509{left:96px;bottom:618px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ts_509{left:96px;bottom:596px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tt_509{left:96px;bottom:575px;letter-spacing:0.12px;word-spacing:-0.84px;}
#tu_509{left:96px;bottom:553px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tv_509{left:96px;bottom:532px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_509{left:96px;bottom:496px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#tx_509{left:322px;bottom:495px;letter-spacing:0.13px;word-spacing:-0.48px;}
#ty_509{left:96px;bottom:474px;letter-spacing:0.13px;word-spacing:-1.02px;}
#tz_509{left:96px;bottom:452px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t10_509{left:96px;bottom:416px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t11_509{left:314px;bottom:415px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t12_509{left:96px;bottom:394px;letter-spacing:0.14px;word-spacing:-0.64px;}
#t13_509{left:96px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t14_509{left:96px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t15_509{left:96px;bottom:316px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t16_509{left:96px;bottom:294px;letter-spacing:0.14px;word-spacing:-0.46px;}
#t17_509{left:96px;bottom:273px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t18_509{left:96px;bottom:251px;letter-spacing:0.13px;}
#t19_509{left:96px;bottom:215px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t1a_509{left:305px;bottom:214px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t1b_509{left:96px;bottom:193px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1c_509{left:96px;bottom:172px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1d_509{left:96px;bottom:150px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1e_509{left:96px;bottom:129px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1f_509{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_509{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_509{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_509{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_509{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_509{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s6_509{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_509{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_509{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts509" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg509Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg509" style="-webkit-user-select: none;"><object width="935" height="1210" data="509/509.svg" type="image/svg+xml" id="pdf509" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_509" class="t s1_509">System Resources </span><span id="t2_509" class="t s2_509">54 </span>
<span id="t3_509" class="t s3_509">24593—Rev. 3.41—June 2023 </span><span id="t4_509" class="t s3_509">AMD64 Technology </span>
<span id="t5_509" class="t s4_509">switching tasks using task gates, and Section 12.3.4 “Nesting Tasks,” on page 386 for information on </span>
<span id="t6_509" class="t s4_509">task nesting. </span>
<span id="t7_509" class="t s5_509">Resume Flag (RF) Bit. </span><span id="t8_509" class="t s4_509">Bit 16. The RF bit, when set to 1, temporarily disables instruction breakpoint </span>
<span id="t9_509" class="t s4_509">reporting to prevent repeated debug exceptions (#DB) from occurring. This allows an instruction </span>
<span id="ta_509" class="t s4_509">which had been inhibited by an instruction-breakpoint debug exception to be restarted by the debug </span>
<span id="tb_509" class="t s4_509">exception handler. </span>
<span id="tc_509" class="t s4_509">The processor clears the RF bit after every instruction is successfully executed, except when the </span>
<span id="td_509" class="t s4_509">instruction is: </span>
<span id="te_509" class="t s6_509">• </span><span id="tf_509" class="t s4_509">An IRET that sets the RF bit. </span>
<span id="tg_509" class="t s6_509">• </span><span id="th_509" class="t s4_509">JMP, CALL, or INT</span><span id="ti_509" class="t s7_509">n </span><span id="tj_509" class="t s4_509">through a task gate. </span>
<span id="tk_509" class="t s4_509">In both of the above cases, RF is not cleared to 0 until the </span><span id="tl_509" class="t s7_509">next </span><span id="tm_509" class="t s4_509">instruction successfully executes. </span>
<span id="tn_509" class="t s4_509">When an exception occurs (or when a string instruction is interrupted), the processor normally sets </span>
<span id="to_509" class="t s4_509">RF=1 in the RFLAGS image saved on the interrupt stack. However, when a #DB exception occurs as a </span>
<span id="tp_509" class="t s4_509">result of an instruction breakpoint, the processor clears the RF bit to 0 in the interrupt-stack RFLAGS </span>
<span id="tq_509" class="t s4_509">image. </span>
<span id="tr_509" class="t s4_509">For instruction restart to work properly following an instruction breakpoint, the #DB exception </span>
<span id="ts_509" class="t s4_509">handler must set RF to 1 in the interrupt-stack RFLAGS image. When an IRET is later executed to </span>
<span id="tt_509" class="t s4_509">return to the instruction that caused the instruction-breakpoint #DB exception, the set RF bit (RF=1) is </span>
<span id="tu_509" class="t s4_509">loaded from the interrupt-stack RFLAGS image. RF is not cleared by the processor until the </span>
<span id="tv_509" class="t s4_509">instruction causing the #DB exception successfully executes. </span>
<span id="tw_509" class="t s5_509">Virtual-8086 Mode (VM) Bit. </span><span id="tx_509" class="t s4_509">Bit 17. Software sets the VM bit to 1 to enable virtual-8086 mode. </span>
<span id="ty_509" class="t s4_509">Software clears the VM bit to 0 to disable virtual-8086 mode. System software can only change this bit </span>
<span id="tz_509" class="t s4_509">using a task switch or an IRET. It cannot modify the bit using the POPFD instruction. </span>
<span id="t10_509" class="t s5_509">Alignment Check (AC) Bit. </span><span id="t11_509" class="t s4_509">Bit 18. Software enables automatic alignment checking by setting the </span>
<span id="t12_509" class="t s4_509">AC bit to 1 when CR0.AM=1. Alignment checking can be disabled by clearing either AC or CR0.AM </span>
<span id="t13_509" class="t s4_509">to 0. When automatic alignment checking is enabled and the current privilege-level (CPL) is 3 (least </span>
<span id="t14_509" class="t s4_509">privileged), a memory reference to an unaligned operand causes an alignment-check exception (#AC). </span>
<span id="t15_509" class="t s4_509">When the supervisor mode access prevention feature is enabled (CR4.SMAP=1), certain supervisor- </span>
<span id="t16_509" class="t s4_509">mode data accesses to pages accessible by user mode are allowed only if RFLAGS.AC=1. See </span>
<span id="t17_509" class="t s4_509">Section 5.6.6 “Supervisor-Mode Access Prevention(CR4.SMAP) Bit,” on page 164 for more </span>
<span id="t18_509" class="t s4_509">information. </span>
<span id="t19_509" class="t s5_509">Virtual Interrupt (VIF) Bit. </span><span id="t1a_509" class="t s4_509">Bit 19. The VIF bit is a virtual image of the RFLAGS.IF bit. It is enabled </span>
<span id="t1b_509" class="t s4_509">when either virtual-8086 mode extensions are enabled (CR4.VME=1) or protected-mode virtual </span>
<span id="t1c_509" class="t s4_509">interrupts are enabled (CR4.PVI=1), and the RFLAGS.IOPL field is less than 3. When enabled, </span>
<span id="t1d_509" class="t s4_509">instructions that ordinarily would modify the IF bit actually modify the VIF bit with no effect on the </span>
<span id="t1e_509" class="t s4_509">RFLAGS.IF bit. </span>
<span id="t1f_509" class="t s8_509">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
