|cpu
led[0] << ph[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] << ph[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] << ph[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] << ph[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] << <GND>
led[5] << <GND>
led[6] << <GND>
led[7] << <GND>
seg0[0] << r0[0].DB_MAX_OUTPUT_PORT_TYPE
seg0[1] << r0[1].DB_MAX_OUTPUT_PORT_TYPE
seg0[2] << r0[2].DB_MAX_OUTPUT_PORT_TYPE
seg0[3] << r0[3].DB_MAX_OUTPUT_PORT_TYPE
seg0[4] << r0[4].DB_MAX_OUTPUT_PORT_TYPE
seg0[5] << r0[5].DB_MAX_OUTPUT_PORT_TYPE
seg0[6] << r0[6].DB_MAX_OUTPUT_PORT_TYPE
seg0[7] << r0[7].DB_MAX_OUTPUT_PORT_TYPE
seg0[8] << r0[8].DB_MAX_OUTPUT_PORT_TYPE
seg0[9] << r0[9].DB_MAX_OUTPUT_PORT_TYPE
seg0[10] << r0[10].DB_MAX_OUTPUT_PORT_TYPE
seg0[11] << r0[11].DB_MAX_OUTPUT_PORT_TYPE
seg0[12] << r0[12].DB_MAX_OUTPUT_PORT_TYPE
seg0[13] << r0[13].DB_MAX_OUTPUT_PORT_TYPE
seg0[14] << r0[14].DB_MAX_OUTPUT_PORT_TYPE
seg0[15] << r0[15].DB_MAX_OUTPUT_PORT_TYPE
seg1[0] << r1[0].DB_MAX_OUTPUT_PORT_TYPE
seg1[1] << r1[1].DB_MAX_OUTPUT_PORT_TYPE
seg1[2] << r1[2].DB_MAX_OUTPUT_PORT_TYPE
seg1[3] << r1[3].DB_MAX_OUTPUT_PORT_TYPE
seg1[4] << r1[4].DB_MAX_OUTPUT_PORT_TYPE
seg1[5] << r1[5].DB_MAX_OUTPUT_PORT_TYPE
seg1[6] << r1[6].DB_MAX_OUTPUT_PORT_TYPE
seg1[7] << r1[7].DB_MAX_OUTPUT_PORT_TYPE
seg1[8] << r1[8].DB_MAX_OUTPUT_PORT_TYPE
seg1[9] << r1[9].DB_MAX_OUTPUT_PORT_TYPE
seg1[10] << r1[10].DB_MAX_OUTPUT_PORT_TYPE
seg1[11] << r1[11].DB_MAX_OUTPUT_PORT_TYPE
seg1[12] << r1[12].DB_MAX_OUTPUT_PORT_TYPE
seg1[13] << r1[13].DB_MAX_OUTPUT_PORT_TYPE
seg1[14] << r1[14].DB_MAX_OUTPUT_PORT_TYPE
seg1[15] << r1[15].DB_MAX_OUTPUT_PORT_TYPE
seg2[0] << r2[0].DB_MAX_OUTPUT_PORT_TYPE
seg2[1] << r2[1].DB_MAX_OUTPUT_PORT_TYPE
seg2[2] << r2[2].DB_MAX_OUTPUT_PORT_TYPE
seg2[3] << r2[3].DB_MAX_OUTPUT_PORT_TYPE
seg2[4] << r2[4].DB_MAX_OUTPUT_PORT_TYPE
seg2[5] << r2[5].DB_MAX_OUTPUT_PORT_TYPE
seg2[6] << r2[6].DB_MAX_OUTPUT_PORT_TYPE
seg2[7] << r2[7].DB_MAX_OUTPUT_PORT_TYPE
seg2[8] << r2[8].DB_MAX_OUTPUT_PORT_TYPE
seg2[9] << r2[9].DB_MAX_OUTPUT_PORT_TYPE
seg2[10] << r2[10].DB_MAX_OUTPUT_PORT_TYPE
seg2[11] << r2[11].DB_MAX_OUTPUT_PORT_TYPE
seg2[12] << r2[12].DB_MAX_OUTPUT_PORT_TYPE
seg2[13] << r2[13].DB_MAX_OUTPUT_PORT_TYPE
seg2[14] << r2[14].DB_MAX_OUTPUT_PORT_TYPE
seg2[15] << r2[15].DB_MAX_OUTPUT_PORT_TYPE
seg3[0] << r3[0].DB_MAX_OUTPUT_PORT_TYPE
seg3[1] << r3[1].DB_MAX_OUTPUT_PORT_TYPE
seg3[2] << r3[2].DB_MAX_OUTPUT_PORT_TYPE
seg3[3] << r3[3].DB_MAX_OUTPUT_PORT_TYPE
seg3[4] << r3[4].DB_MAX_OUTPUT_PORT_TYPE
seg3[5] << r3[5].DB_MAX_OUTPUT_PORT_TYPE
seg3[6] << r3[6].DB_MAX_OUTPUT_PORT_TYPE
seg3[7] << r3[7].DB_MAX_OUTPUT_PORT_TYPE
seg3[8] << r3[8].DB_MAX_OUTPUT_PORT_TYPE
seg3[9] << r3[9].DB_MAX_OUTPUT_PORT_TYPE
seg3[10] << r3[10].DB_MAX_OUTPUT_PORT_TYPE
seg3[11] << r3[11].DB_MAX_OUTPUT_PORT_TYPE
seg3[12] << r3[12].DB_MAX_OUTPUT_PORT_TYPE
seg3[13] << r3[13].DB_MAX_OUTPUT_PORT_TYPE
seg3[14] << r3[14].DB_MAX_OUTPUT_PORT_TYPE
seg3[15] << r3[15].DB_MAX_OUTPUT_PORT_TYPE
seg4[0] << r4[0].DB_MAX_OUTPUT_PORT_TYPE
seg4[1] << r4[1].DB_MAX_OUTPUT_PORT_TYPE
seg4[2] << r4[2].DB_MAX_OUTPUT_PORT_TYPE
seg4[3] << r4[3].DB_MAX_OUTPUT_PORT_TYPE
seg4[4] << r4[4].DB_MAX_OUTPUT_PORT_TYPE
seg4[5] << r4[5].DB_MAX_OUTPUT_PORT_TYPE
seg4[6] << r4[6].DB_MAX_OUTPUT_PORT_TYPE
seg4[7] << r4[7].DB_MAX_OUTPUT_PORT_TYPE
seg4[8] << r4[8].DB_MAX_OUTPUT_PORT_TYPE
seg4[9] << r4[9].DB_MAX_OUTPUT_PORT_TYPE
seg4[10] << r4[10].DB_MAX_OUTPUT_PORT_TYPE
seg4[11] << r4[11].DB_MAX_OUTPUT_PORT_TYPE
seg4[12] << r4[12].DB_MAX_OUTPUT_PORT_TYPE
seg4[13] << r4[13].DB_MAX_OUTPUT_PORT_TYPE
seg4[14] << r4[14].DB_MAX_OUTPUT_PORT_TYPE
seg4[15] << r4[15].DB_MAX_OUTPUT_PORT_TYPE
seg5[0] << r5[0].DB_MAX_OUTPUT_PORT_TYPE
seg5[1] << r5[1].DB_MAX_OUTPUT_PORT_TYPE
seg5[2] << r5[2].DB_MAX_OUTPUT_PORT_TYPE
seg5[3] << r5[3].DB_MAX_OUTPUT_PORT_TYPE
seg5[4] << r5[4].DB_MAX_OUTPUT_PORT_TYPE
seg5[5] << r5[5].DB_MAX_OUTPUT_PORT_TYPE
seg5[6] << r5[6].DB_MAX_OUTPUT_PORT_TYPE
seg5[7] << r5[7].DB_MAX_OUTPUT_PORT_TYPE
seg5[8] << r5[8].DB_MAX_OUTPUT_PORT_TYPE
seg5[9] << r5[9].DB_MAX_OUTPUT_PORT_TYPE
seg5[10] << r5[10].DB_MAX_OUTPUT_PORT_TYPE
seg5[11] << r5[11].DB_MAX_OUTPUT_PORT_TYPE
seg5[12] << r5[12].DB_MAX_OUTPUT_PORT_TYPE
seg5[13] << r5[13].DB_MAX_OUTPUT_PORT_TYPE
seg5[14] << r5[14].DB_MAX_OUTPUT_PORT_TYPE
seg5[15] << r5[15].DB_MAX_OUTPUT_PORT_TYPE
seg6[0] << r6[0].DB_MAX_OUTPUT_PORT_TYPE
seg6[1] << r6[1].DB_MAX_OUTPUT_PORT_TYPE
seg6[2] << r6[2].DB_MAX_OUTPUT_PORT_TYPE
seg6[3] << r6[3].DB_MAX_OUTPUT_PORT_TYPE
seg6[4] << r6[4].DB_MAX_OUTPUT_PORT_TYPE
seg6[5] << r6[5].DB_MAX_OUTPUT_PORT_TYPE
seg6[6] << r6[6].DB_MAX_OUTPUT_PORT_TYPE
seg6[7] << r6[7].DB_MAX_OUTPUT_PORT_TYPE
seg6[8] << r6[8].DB_MAX_OUTPUT_PORT_TYPE
seg6[9] << r6[9].DB_MAX_OUTPUT_PORT_TYPE
seg6[10] << r6[10].DB_MAX_OUTPUT_PORT_TYPE
seg6[11] << r6[11].DB_MAX_OUTPUT_PORT_TYPE
seg6[12] << r6[12].DB_MAX_OUTPUT_PORT_TYPE
seg6[13] << r6[13].DB_MAX_OUTPUT_PORT_TYPE
seg6[14] << r6[14].DB_MAX_OUTPUT_PORT_TYPE
seg6[15] << r6[15].DB_MAX_OUTPUT_PORT_TYPE
seg7[0] << r7[0].DB_MAX_OUTPUT_PORT_TYPE
seg7[1] << r7[1].DB_MAX_OUTPUT_PORT_TYPE
seg7[2] << r7[2].DB_MAX_OUTPUT_PORT_TYPE
seg7[3] << r7[3].DB_MAX_OUTPUT_PORT_TYPE
seg7[4] << r7[4].DB_MAX_OUTPUT_PORT_TYPE
seg7[5] << r7[5].DB_MAX_OUTPUT_PORT_TYPE
seg7[6] << r7[6].DB_MAX_OUTPUT_PORT_TYPE
seg7[7] << r7[7].DB_MAX_OUTPUT_PORT_TYPE
seg7[8] << r7[8].DB_MAX_OUTPUT_PORT_TYPE
seg7[9] << r7[9].DB_MAX_OUTPUT_PORT_TYPE
seg7[10] << r7[10].DB_MAX_OUTPUT_PORT_TYPE
seg7[11] << r7[11].DB_MAX_OUTPUT_PORT_TYPE
seg7[12] << r7[12].DB_MAX_OUTPUT_PORT_TYPE
seg7[13] << r7[13].DB_MAX_OUTPUT_PORT_TYPE
seg7[14] << r7[14].DB_MAX_OUTPUT_PORT_TYPE
seg7[15] << r7[15].DB_MAX_OUTPUT_PORT_TYPE
seg8[0] << w_pc[0].DB_MAX_OUTPUT_PORT_TYPE
seg8[1] << w_pc[1].DB_MAX_OUTPUT_PORT_TYPE
seg8[2] << w_pc[2].DB_MAX_OUTPUT_PORT_TYPE
seg8[3] << w_pc[3].DB_MAX_OUTPUT_PORT_TYPE
seg8[4] << w_pc[4].DB_MAX_OUTPUT_PORT_TYPE
seg8[5] << w_pc[5].DB_MAX_OUTPUT_PORT_TYPE
seg8[6] << w_pc[6].DB_MAX_OUTPUT_PORT_TYPE
seg8[7] << w_pc[7].DB_MAX_OUTPUT_PORT_TYPE
seg8[8] << w_pc[8].DB_MAX_OUTPUT_PORT_TYPE
seg8[9] << w_pc[9].DB_MAX_OUTPUT_PORT_TYPE
seg8[10] << w_pc[10].DB_MAX_OUTPUT_PORT_TYPE
seg8[11] << w_pc[11].DB_MAX_OUTPUT_PORT_TYPE
seg8[12] << w_pc[12].DB_MAX_OUTPUT_PORT_TYPE
seg8[13] << w_pc[13].DB_MAX_OUTPUT_PORT_TYPE
seg8[14] << w_pc[14].DB_MAX_OUTPUT_PORT_TYPE
seg8[15] << w_pc[15].DB_MAX_OUTPUT_PORT_TYPE
seg9[0] << w_ir[0].DB_MAX_OUTPUT_PORT_TYPE
seg9[1] << w_ir[1].DB_MAX_OUTPUT_PORT_TYPE
seg9[2] << w_ir[2].DB_MAX_OUTPUT_PORT_TYPE
seg9[3] << w_ir[3].DB_MAX_OUTPUT_PORT_TYPE
seg9[4] << w_ir[4].DB_MAX_OUTPUT_PORT_TYPE
seg9[5] << w_ir[5].DB_MAX_OUTPUT_PORT_TYPE
seg9[6] << w_ir[6].DB_MAX_OUTPUT_PORT_TYPE
seg9[7] << w_ir[7].DB_MAX_OUTPUT_PORT_TYPE
seg9[8] << w_ir[8].DB_MAX_OUTPUT_PORT_TYPE
seg9[9] << w_ir[9].DB_MAX_OUTPUT_PORT_TYPE
seg9[10] << w_ir[10].DB_MAX_OUTPUT_PORT_TYPE
seg9[11] << w_ir[11].DB_MAX_OUTPUT_PORT_TYPE
seg9[12] << w_ir[12].DB_MAX_OUTPUT_PORT_TYPE
seg9[13] << w_ir[13].DB_MAX_OUTPUT_PORT_TYPE
seg9[14] << w_ir[14].DB_MAX_OUTPUT_PORT_TYPE
seg9[15] << w_ir[15].DB_MAX_OUTPUT_PORT_TYPE
sega[0] << w_sr1[0].DB_MAX_OUTPUT_PORT_TYPE
sega[1] << w_sr1[1].DB_MAX_OUTPUT_PORT_TYPE
sega[2] << w_sr1[2].DB_MAX_OUTPUT_PORT_TYPE
sega[3] << w_sr1[3].DB_MAX_OUTPUT_PORT_TYPE
sega[4] << w_sr1[4].DB_MAX_OUTPUT_PORT_TYPE
sega[5] << w_sr1[5].DB_MAX_OUTPUT_PORT_TYPE
sega[6] << w_sr1[6].DB_MAX_OUTPUT_PORT_TYPE
sega[7] << w_sr1[7].DB_MAX_OUTPUT_PORT_TYPE
sega[8] << w_sr1[8].DB_MAX_OUTPUT_PORT_TYPE
sega[9] << w_sr1[9].DB_MAX_OUTPUT_PORT_TYPE
sega[10] << w_sr1[10].DB_MAX_OUTPUT_PORT_TYPE
sega[11] << w_sr1[11].DB_MAX_OUTPUT_PORT_TYPE
sega[12] << w_sr1[12].DB_MAX_OUTPUT_PORT_TYPE
sega[13] << w_sr1[13].DB_MAX_OUTPUT_PORT_TYPE
sega[14] << w_sr1[14].DB_MAX_OUTPUT_PORT_TYPE
sega[15] << w_sr1[15].DB_MAX_OUTPUT_PORT_TYPE
segb[0] << w_sr2[0].DB_MAX_OUTPUT_PORT_TYPE
segb[1] << w_sr2[1].DB_MAX_OUTPUT_PORT_TYPE
segb[2] << w_sr2[2].DB_MAX_OUTPUT_PORT_TYPE
segb[3] << w_sr2[3].DB_MAX_OUTPUT_PORT_TYPE
segb[4] << w_sr2[4].DB_MAX_OUTPUT_PORT_TYPE
segb[5] << w_sr2[5].DB_MAX_OUTPUT_PORT_TYPE
segb[6] << w_sr2[6].DB_MAX_OUTPUT_PORT_TYPE
segb[7] << w_sr2[7].DB_MAX_OUTPUT_PORT_TYPE
segb[8] << w_sr2[8].DB_MAX_OUTPUT_PORT_TYPE
segb[9] << w_sr2[9].DB_MAX_OUTPUT_PORT_TYPE
segb[10] << w_sr2[10].DB_MAX_OUTPUT_PORT_TYPE
segb[11] << w_sr2[11].DB_MAX_OUTPUT_PORT_TYPE
segb[12] << w_sr2[12].DB_MAX_OUTPUT_PORT_TYPE
segb[13] << w_sr2[13].DB_MAX_OUTPUT_PORT_TYPE
segb[14] << w_sr2[14].DB_MAX_OUTPUT_PORT_TYPE
segb[15] << w_sr2[15].DB_MAX_OUTPUT_PORT_TYPE
segc[0] << w_alu[0].DB_MAX_OUTPUT_PORT_TYPE
segc[1] << w_alu[1].DB_MAX_OUTPUT_PORT_TYPE
segc[2] << w_alu[2].DB_MAX_OUTPUT_PORT_TYPE
segc[3] << w_alu[3].DB_MAX_OUTPUT_PORT_TYPE
segc[4] << w_alu[4].DB_MAX_OUTPUT_PORT_TYPE
segc[5] << w_alu[5].DB_MAX_OUTPUT_PORT_TYPE
segc[6] << w_alu[6].DB_MAX_OUTPUT_PORT_TYPE
segc[7] << w_alu[7].DB_MAX_OUTPUT_PORT_TYPE
segc[8] << w_alu[8].DB_MAX_OUTPUT_PORT_TYPE
segc[9] << w_alu[9].DB_MAX_OUTPUT_PORT_TYPE
segc[10] << w_alu[10].DB_MAX_OUTPUT_PORT_TYPE
segc[11] << w_alu[11].DB_MAX_OUTPUT_PORT_TYPE
segc[12] << w_alu[12].DB_MAX_OUTPUT_PORT_TYPE
segc[13] << w_alu[13].DB_MAX_OUTPUT_PORT_TYPE
segc[14] << w_alu[14].DB_MAX_OUTPUT_PORT_TYPE
segc[15] << w_alu[15].DB_MAX_OUTPUT_PORT_TYPE
segd[0] << w_dr[0].DB_MAX_OUTPUT_PORT_TYPE
segd[1] << w_dr[1].DB_MAX_OUTPUT_PORT_TYPE
segd[2] << w_dr[2].DB_MAX_OUTPUT_PORT_TYPE
segd[3] << w_dr[3].DB_MAX_OUTPUT_PORT_TYPE
segd[4] << w_dr[4].DB_MAX_OUTPUT_PORT_TYPE
segd[5] << w_dr[5].DB_MAX_OUTPUT_PORT_TYPE
segd[6] << w_dr[6].DB_MAX_OUTPUT_PORT_TYPE
segd[7] << w_dr[7].DB_MAX_OUTPUT_PORT_TYPE
segd[8] << w_dr[8].DB_MAX_OUTPUT_PORT_TYPE
segd[9] << w_dr[9].DB_MAX_OUTPUT_PORT_TYPE
segd[10] << w_dr[10].DB_MAX_OUTPUT_PORT_TYPE
segd[11] << w_dr[11].DB_MAX_OUTPUT_PORT_TYPE
segd[12] << w_dr[12].DB_MAX_OUTPUT_PORT_TYPE
segd[13] << w_dr[13].DB_MAX_OUTPUT_PORT_TYPE
segd[14] << w_dr[14].DB_MAX_OUTPUT_PORT_TYPE
segd[15] << w_dr[15].DB_MAX_OUTPUT_PORT_TYPE
sege[0] << <GND>
sege[1] << <GND>
sege[2] << <GND>
sege[3] << <GND>
sege[4] << <GND>
sege[5] << <GND>
sege[6] << <GND>
sege[7] << <GND>
sege[8] << <GND>
sege[9] << <GND>
sege[10] << <GND>
sege[11] << <GND>
sege[12] << <GND>
sege[13] << <GND>
sege[14] << <GND>
sege[15] << <GND>
segf[0] << <GND>
segf[1] << <GND>
segf[2] << <GND>
segf[3] << <GND>
segf[4] << <GND>
segf[5] << <GND>
segf[6] << <GND>
segf[7] << <GND>
segf[8] << <GND>
segf[9] << <GND>
segf[10] << <GND>
segf[11] << <GND>
segf[12] << <GND>
segf[13] << <GND>
segf[14] << <GND>
segf[15] << <GND>
start => start.IN1
stop => stop.IN1
CLK => CLK.IN12
RSTN => RSTN.IN12


|cpu|sm:sm
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
start => Decoder0.IN4
stop => Decoder0.IN5
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR


|cpu|count16rle:pc
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|count16rle:pc1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|count16rle:pc2
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q.DATAB
d[1] => q.DATAB
d[2] => q.DATAB
d[3] => q.DATAB
d[4] => q.DATAB
d[5] => q.DATAB
d[6] => q.DATAB
d[7] => q.DATAB
d[8] => q.DATAB
d[9] => q.DATAB
d[10] => q.DATAB
d[11] => q.DATAB
d[12] => q.DATAB
d[13] => q.DATAB
d[14] => q.DATAB
d[15] => q.DATAB
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
load => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
inc => q.OUTPUTSELECT
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|imem:imem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|cpu|imem:imem|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lnb1:auto_generated.address_a[0]
address_a[1] => altsyncram_lnb1:auto_generated.address_a[1]
address_a[2] => altsyncram_lnb1:auto_generated.address_a[2]
address_a[3] => altsyncram_lnb1:auto_generated.address_a[3]
address_a[4] => altsyncram_lnb1:auto_generated.address_a[4]
address_a[5] => altsyncram_lnb1:auto_generated.address_a[5]
address_a[6] => altsyncram_lnb1:auto_generated.address_a[6]
address_a[7] => altsyncram_lnb1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lnb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lnb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_lnb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_lnb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_lnb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_lnb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_lnb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_lnb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_lnb1:auto_generated.q_a[7]
q_a[8] <= altsyncram_lnb1:auto_generated.q_a[8]
q_a[9] <= altsyncram_lnb1:auto_generated.q_a[9]
q_a[10] <= altsyncram_lnb1:auto_generated.q_a[10]
q_a[11] <= altsyncram_lnb1:auto_generated.q_a[11]
q_a[12] <= altsyncram_lnb1:auto_generated.q_a[12]
q_a[13] <= altsyncram_lnb1:auto_generated.q_a[13]
q_a[14] <= altsyncram_lnb1:auto_generated.q_a[14]
q_a[15] <= altsyncram_lnb1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|imem:imem|altsyncram:altsyncram_component|altsyncram_lnb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|cpu|reg16:ir
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|reg16:irp1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|reg16:irp2
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|regfile:regfile
q0[0] <= q0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[1] <= q0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[2] <= q0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[3] <= q0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[4] <= q0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[5] <= q0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[6] <= q0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[7] <= q0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[8] <= q0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[9] <= q0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[10] <= q0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[11] <= q0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[12] <= q0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[13] <= q0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[14] <= q0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q0[15] <= q0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[0] <= q1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= q1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= q1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= q1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= q1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= q1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= q1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[7] <= q1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[8] <= q1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[9] <= q1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[10] <= q1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[11] <= q1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[12] <= q1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[13] <= q1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[14] <= q1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q1[15] <= q1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= q2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[1] <= q2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[2] <= q2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[3] <= q2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[4] <= q2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[5] <= q2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[6] <= q2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[7] <= q2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[8] <= q2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[9] <= q2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[10] <= q2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[11] <= q2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[12] <= q2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[13] <= q2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[14] <= q2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q2[15] <= q2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[0] <= q3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[1] <= q3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[2] <= q3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[3] <= q3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[4] <= q3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[5] <= q3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[6] <= q3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[7] <= q3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[8] <= q3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[9] <= q3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[10] <= q3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[11] <= q3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[12] <= q3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[13] <= q3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[14] <= q3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q3[15] <= q3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[0] <= q4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[1] <= q4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[2] <= q4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[3] <= q4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[4] <= q4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[5] <= q4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[6] <= q4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[7] <= q4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[8] <= q4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[9] <= q4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[10] <= q4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[11] <= q4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[12] <= q4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[13] <= q4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[14] <= q4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q4[15] <= q4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[0] <= q5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[1] <= q5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[2] <= q5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[3] <= q5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[4] <= q5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[5] <= q5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[6] <= q5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[7] <= q5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[8] <= q5[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[9] <= q5[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[10] <= q5[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[11] <= q5[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[12] <= q5[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[13] <= q5[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[14] <= q5[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q5[15] <= q5[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[0] <= q6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[1] <= q6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[2] <= q6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[3] <= q6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[4] <= q6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[5] <= q6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[6] <= q6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[7] <= q6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[8] <= q6[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[9] <= q6[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[10] <= q6[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[11] <= q6[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[12] <= q6[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[13] <= q6[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[14] <= q6[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q6[15] <= q6[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[0] <= q7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[1] <= q7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[2] <= q7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[3] <= q7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[4] <= q7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[5] <= q7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[6] <= q7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[7] <= q7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[8] <= q7[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[9] <= q7[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[10] <= q7[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[11] <= q7[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[12] <= q7[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[13] <= q7[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[14] <= q7[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q7[15] <= q7[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load => q7[0]~reg0.ENA
load => q0[15]~reg0.ENA
load => q0[14]~reg0.ENA
load => q0[13]~reg0.ENA
load => q0[12]~reg0.ENA
load => q0[11]~reg0.ENA
load => q0[10]~reg0.ENA
load => q0[9]~reg0.ENA
load => q0[8]~reg0.ENA
load => q0[7]~reg0.ENA
load => q0[6]~reg0.ENA
load => q0[5]~reg0.ENA
load => q0[4]~reg0.ENA
load => q0[3]~reg0.ENA
load => q0[2]~reg0.ENA
load => q0[1]~reg0.ENA
load => q0[0]~reg0.ENA
load => q1[15]~reg0.ENA
load => q1[14]~reg0.ENA
load => q1[13]~reg0.ENA
load => q1[12]~reg0.ENA
load => q1[11]~reg0.ENA
load => q1[10]~reg0.ENA
load => q1[9]~reg0.ENA
load => q1[8]~reg0.ENA
load => q1[7]~reg0.ENA
load => q1[6]~reg0.ENA
load => q1[5]~reg0.ENA
load => q1[4]~reg0.ENA
load => q1[3]~reg0.ENA
load => q1[2]~reg0.ENA
load => q1[1]~reg0.ENA
load => q1[0]~reg0.ENA
load => q2[15]~reg0.ENA
load => q2[14]~reg0.ENA
load => q2[13]~reg0.ENA
load => q2[12]~reg0.ENA
load => q2[11]~reg0.ENA
load => q2[10]~reg0.ENA
load => q2[9]~reg0.ENA
load => q2[8]~reg0.ENA
load => q2[7]~reg0.ENA
load => q2[6]~reg0.ENA
load => q2[5]~reg0.ENA
load => q2[4]~reg0.ENA
load => q2[3]~reg0.ENA
load => q2[2]~reg0.ENA
load => q2[1]~reg0.ENA
load => q2[0]~reg0.ENA
load => q3[15]~reg0.ENA
load => q3[14]~reg0.ENA
load => q3[13]~reg0.ENA
load => q3[12]~reg0.ENA
load => q3[11]~reg0.ENA
load => q3[10]~reg0.ENA
load => q3[9]~reg0.ENA
load => q3[8]~reg0.ENA
load => q3[7]~reg0.ENA
load => q3[6]~reg0.ENA
load => q3[5]~reg0.ENA
load => q3[4]~reg0.ENA
load => q3[3]~reg0.ENA
load => q3[2]~reg0.ENA
load => q3[1]~reg0.ENA
load => q3[0]~reg0.ENA
load => q4[15]~reg0.ENA
load => q4[14]~reg0.ENA
load => q4[13]~reg0.ENA
load => q4[12]~reg0.ENA
load => q4[11]~reg0.ENA
load => q4[10]~reg0.ENA
load => q4[9]~reg0.ENA
load => q4[8]~reg0.ENA
load => q4[7]~reg0.ENA
load => q4[6]~reg0.ENA
load => q4[5]~reg0.ENA
load => q4[4]~reg0.ENA
load => q4[3]~reg0.ENA
load => q4[2]~reg0.ENA
load => q4[1]~reg0.ENA
load => q4[0]~reg0.ENA
load => q5[15]~reg0.ENA
load => q5[14]~reg0.ENA
load => q5[13]~reg0.ENA
load => q5[12]~reg0.ENA
load => q5[11]~reg0.ENA
load => q5[10]~reg0.ENA
load => q5[9]~reg0.ENA
load => q5[8]~reg0.ENA
load => q5[7]~reg0.ENA
load => q5[6]~reg0.ENA
load => q5[5]~reg0.ENA
load => q5[4]~reg0.ENA
load => q5[3]~reg0.ENA
load => q5[2]~reg0.ENA
load => q5[1]~reg0.ENA
load => q5[0]~reg0.ENA
load => q6[15]~reg0.ENA
load => q6[14]~reg0.ENA
load => q6[13]~reg0.ENA
load => q6[12]~reg0.ENA
load => q6[11]~reg0.ENA
load => q6[10]~reg0.ENA
load => q6[9]~reg0.ENA
load => q6[8]~reg0.ENA
load => q6[7]~reg0.ENA
load => q6[6]~reg0.ENA
load => q6[5]~reg0.ENA
load => q6[4]~reg0.ENA
load => q6[3]~reg0.ENA
load => q6[2]~reg0.ENA
load => q6[1]~reg0.ENA
load => q6[0]~reg0.ENA
load => q7[15]~reg0.ENA
load => q7[14]~reg0.ENA
load => q7[13]~reg0.ENA
load => q7[12]~reg0.ENA
load => q7[11]~reg0.ENA
load => q7[10]~reg0.ENA
load => q7[9]~reg0.ENA
load => q7[8]~reg0.ENA
load => q7[7]~reg0.ENA
load => q7[6]~reg0.ENA
load => q7[5]~reg0.ENA
load => q7[4]~reg0.ENA
load => q7[3]~reg0.ENA
load => q7[2]~reg0.ENA
load => q7[1]~reg0.ENA
wsel[0] => Equal2.IN4
wsel[0] => Equal4.IN0
wsel[1] => Equal2.IN3
wsel[1] => Equal4.IN4
wsel[2] => Equal2.IN2
wsel[2] => Equal4.IN3
wsel[3] => Equal2.IN1
wsel[3] => Equal4.IN2
wsel[4] => Equal2.IN0
wsel[4] => Equal4.IN1
wsel[5] => ~NO_FANOUT~
wsel[6] => ~NO_FANOUT~
wsel[7] => ~NO_FANOUT~
wsel[8] => ~NO_FANOUT~
wsel[9] => ~NO_FANOUT~
wsel[10] => ~NO_FANOUT~
wsel[11] => Decoder0.IN2
wsel[12] => Decoder0.IN1
wsel[13] => Decoder0.IN0
wsel[14] => Equal0.IN1
wsel[14] => Equal1.IN1
wsel[14] => Equal3.IN1
wsel[15] => Equal0.IN0
wsel[15] => Equal1.IN0
wsel[15] => Equal3.IN0
d_a[0] => q7.DATAB
d_a[0] => q6.DATAB
d_a[0] => q5.DATAB
d_a[0] => q4.DATAB
d_a[0] => q3.DATAB
d_a[0] => q2.DATAB
d_a[0] => q1.DATAB
d_a[0] => q0.DATAB
d_a[1] => q7.DATAB
d_a[1] => q6.DATAB
d_a[1] => q5.DATAB
d_a[1] => q4.DATAB
d_a[1] => q3.DATAB
d_a[1] => q2.DATAB
d_a[1] => q1.DATAB
d_a[1] => q0.DATAB
d_a[2] => q7.DATAB
d_a[2] => q6.DATAB
d_a[2] => q5.DATAB
d_a[2] => q4.DATAB
d_a[2] => q3.DATAB
d_a[2] => q2.DATAB
d_a[2] => q1.DATAB
d_a[2] => q0.DATAB
d_a[3] => q7.DATAB
d_a[3] => q6.DATAB
d_a[3] => q5.DATAB
d_a[3] => q4.DATAB
d_a[3] => q3.DATAB
d_a[3] => q2.DATAB
d_a[3] => q1.DATAB
d_a[3] => q0.DATAB
d_a[4] => q7.DATAB
d_a[4] => q6.DATAB
d_a[4] => q5.DATAB
d_a[4] => q4.DATAB
d_a[4] => q3.DATAB
d_a[4] => q2.DATAB
d_a[4] => q1.DATAB
d_a[4] => q0.DATAB
d_a[5] => q7.DATAB
d_a[5] => q6.DATAB
d_a[5] => q5.DATAB
d_a[5] => q4.DATAB
d_a[5] => q3.DATAB
d_a[5] => q2.DATAB
d_a[5] => q1.DATAB
d_a[5] => q0.DATAB
d_a[6] => q7.DATAB
d_a[6] => q6.DATAB
d_a[6] => q5.DATAB
d_a[6] => q4.DATAB
d_a[6] => q3.DATAB
d_a[6] => q2.DATAB
d_a[6] => q1.DATAB
d_a[6] => q0.DATAB
d_a[7] => q7.DATAB
d_a[7] => q6.DATAB
d_a[7] => q5.DATAB
d_a[7] => q4.DATAB
d_a[7] => q3.DATAB
d_a[7] => q2.DATAB
d_a[7] => q1.DATAB
d_a[7] => q0.DATAB
d_a[8] => q7.DATAB
d_a[8] => q6.DATAB
d_a[8] => q5.DATAB
d_a[8] => q4.DATAB
d_a[8] => q3.DATAB
d_a[8] => q2.DATAB
d_a[8] => q1.DATAB
d_a[8] => q0.DATAB
d_a[9] => q7.DATAB
d_a[9] => q6.DATAB
d_a[9] => q5.DATAB
d_a[9] => q4.DATAB
d_a[9] => q3.DATAB
d_a[9] => q2.DATAB
d_a[9] => q1.DATAB
d_a[9] => q0.DATAB
d_a[10] => q7.DATAB
d_a[10] => q6.DATAB
d_a[10] => q5.DATAB
d_a[10] => q4.DATAB
d_a[10] => q3.DATAB
d_a[10] => q2.DATAB
d_a[10] => q1.DATAB
d_a[10] => q0.DATAB
d_a[11] => q7.DATAB
d_a[11] => q6.DATAB
d_a[11] => q5.DATAB
d_a[11] => q4.DATAB
d_a[11] => q3.DATAB
d_a[11] => q2.DATAB
d_a[11] => q1.DATAB
d_a[11] => q0.DATAB
d_a[12] => q7.DATAB
d_a[12] => q6.DATAB
d_a[12] => q5.DATAB
d_a[12] => q4.DATAB
d_a[12] => q3.DATAB
d_a[12] => q2.DATAB
d_a[12] => q1.DATAB
d_a[12] => q0.DATAB
d_a[13] => q7.DATAB
d_a[13] => q6.DATAB
d_a[13] => q5.DATAB
d_a[13] => q4.DATAB
d_a[13] => q3.DATAB
d_a[13] => q2.DATAB
d_a[13] => q1.DATAB
d_a[13] => q0.DATAB
d_a[14] => q7.DATAB
d_a[14] => q6.DATAB
d_a[14] => q5.DATAB
d_a[14] => q4.DATAB
d_a[14] => q3.DATAB
d_a[14] => q2.DATAB
d_a[14] => q1.DATAB
d_a[14] => q0.DATAB
d_a[15] => q7.DATAB
d_a[15] => q6.DATAB
d_a[15] => q5.DATAB
d_a[15] => q4.DATAB
d_a[15] => q3.DATAB
d_a[15] => q2.DATAB
d_a[15] => q1.DATAB
d_a[15] => q0.DATAB
d_d[0] => q7.DATAB
d_d[0] => q6.DATAB
d_d[0] => q5.DATAB
d_d[0] => q4.DATAB
d_d[0] => q3.DATAB
d_d[0] => q2.DATAB
d_d[0] => q1.DATAB
d_d[0] => q0.DATAB
d_d[1] => q7.DATAB
d_d[1] => q6.DATAB
d_d[1] => q5.DATAB
d_d[1] => q4.DATAB
d_d[1] => q3.DATAB
d_d[1] => q2.DATAB
d_d[1] => q1.DATAB
d_d[1] => q0.DATAB
d_d[2] => q7.DATAB
d_d[2] => q6.DATAB
d_d[2] => q5.DATAB
d_d[2] => q4.DATAB
d_d[2] => q3.DATAB
d_d[2] => q2.DATAB
d_d[2] => q1.DATAB
d_d[2] => q0.DATAB
d_d[3] => q7.DATAB
d_d[3] => q6.DATAB
d_d[3] => q5.DATAB
d_d[3] => q4.DATAB
d_d[3] => q3.DATAB
d_d[3] => q2.DATAB
d_d[3] => q1.DATAB
d_d[3] => q0.DATAB
d_d[4] => q7.DATAB
d_d[4] => q6.DATAB
d_d[4] => q5.DATAB
d_d[4] => q4.DATAB
d_d[4] => q3.DATAB
d_d[4] => q2.DATAB
d_d[4] => q1.DATAB
d_d[4] => q0.DATAB
d_d[5] => q7.DATAB
d_d[5] => q6.DATAB
d_d[5] => q5.DATAB
d_d[5] => q4.DATAB
d_d[5] => q3.DATAB
d_d[5] => q2.DATAB
d_d[5] => q1.DATAB
d_d[5] => q0.DATAB
d_d[6] => q7.DATAB
d_d[6] => q6.DATAB
d_d[6] => q5.DATAB
d_d[6] => q4.DATAB
d_d[6] => q3.DATAB
d_d[6] => q2.DATAB
d_d[6] => q1.DATAB
d_d[6] => q0.DATAB
d_d[7] => q7.DATAB
d_d[7] => q6.DATAB
d_d[7] => q5.DATAB
d_d[7] => q4.DATAB
d_d[7] => q3.DATAB
d_d[7] => q2.DATAB
d_d[7] => q1.DATAB
d_d[7] => q0.DATAB
d_d[8] => q7.DATAB
d_d[8] => q6.DATAB
d_d[8] => q5.DATAB
d_d[8] => q4.DATAB
d_d[8] => q3.DATAB
d_d[8] => q2.DATAB
d_d[8] => q1.DATAB
d_d[8] => q0.DATAB
d_d[9] => q7.DATAB
d_d[9] => q6.DATAB
d_d[9] => q5.DATAB
d_d[9] => q4.DATAB
d_d[9] => q3.DATAB
d_d[9] => q2.DATAB
d_d[9] => q1.DATAB
d_d[9] => q0.DATAB
d_d[10] => q7.DATAB
d_d[10] => q6.DATAB
d_d[10] => q5.DATAB
d_d[10] => q4.DATAB
d_d[10] => q3.DATAB
d_d[10] => q2.DATAB
d_d[10] => q1.DATAB
d_d[10] => q0.DATAB
d_d[11] => q7.DATAB
d_d[11] => q6.DATAB
d_d[11] => q5.DATAB
d_d[11] => q4.DATAB
d_d[11] => q3.DATAB
d_d[11] => q2.DATAB
d_d[11] => q1.DATAB
d_d[11] => q0.DATAB
d_d[12] => q7.DATAB
d_d[12] => q6.DATAB
d_d[12] => q5.DATAB
d_d[12] => q4.DATAB
d_d[12] => q3.DATAB
d_d[12] => q2.DATAB
d_d[12] => q1.DATAB
d_d[12] => q0.DATAB
d_d[13] => q7.DATAB
d_d[13] => q6.DATAB
d_d[13] => q5.DATAB
d_d[13] => q4.DATAB
d_d[13] => q3.DATAB
d_d[13] => q2.DATAB
d_d[13] => q1.DATAB
d_d[13] => q0.DATAB
d_d[14] => q7.DATAB
d_d[14] => q6.DATAB
d_d[14] => q5.DATAB
d_d[14] => q4.DATAB
d_d[14] => q3.DATAB
d_d[14] => q2.DATAB
d_d[14] => q1.DATAB
d_d[14] => q0.DATAB
d_d[15] => q7.DATAB
d_d[15] => q6.DATAB
d_d[15] => q5.DATAB
d_d[15] => q4.DATAB
d_d[15] => q3.DATAB
d_d[15] => q2.DATAB
d_d[15] => q1.DATAB
d_d[15] => q0.DATAB
CLK => q7[0]~reg0.CLK
CLK => q7[1]~reg0.CLK
CLK => q7[2]~reg0.CLK
CLK => q7[3]~reg0.CLK
CLK => q7[4]~reg0.CLK
CLK => q7[5]~reg0.CLK
CLK => q7[6]~reg0.CLK
CLK => q7[7]~reg0.CLK
CLK => q7[8]~reg0.CLK
CLK => q7[9]~reg0.CLK
CLK => q7[10]~reg0.CLK
CLK => q7[11]~reg0.CLK
CLK => q7[12]~reg0.CLK
CLK => q7[13]~reg0.CLK
CLK => q7[14]~reg0.CLK
CLK => q7[15]~reg0.CLK
CLK => q6[0]~reg0.CLK
CLK => q6[1]~reg0.CLK
CLK => q6[2]~reg0.CLK
CLK => q6[3]~reg0.CLK
CLK => q6[4]~reg0.CLK
CLK => q6[5]~reg0.CLK
CLK => q6[6]~reg0.CLK
CLK => q6[7]~reg0.CLK
CLK => q6[8]~reg0.CLK
CLK => q6[9]~reg0.CLK
CLK => q6[10]~reg0.CLK
CLK => q6[11]~reg0.CLK
CLK => q6[12]~reg0.CLK
CLK => q6[13]~reg0.CLK
CLK => q6[14]~reg0.CLK
CLK => q6[15]~reg0.CLK
CLK => q5[0]~reg0.CLK
CLK => q5[1]~reg0.CLK
CLK => q5[2]~reg0.CLK
CLK => q5[3]~reg0.CLK
CLK => q5[4]~reg0.CLK
CLK => q5[5]~reg0.CLK
CLK => q5[6]~reg0.CLK
CLK => q5[7]~reg0.CLK
CLK => q5[8]~reg0.CLK
CLK => q5[9]~reg0.CLK
CLK => q5[10]~reg0.CLK
CLK => q5[11]~reg0.CLK
CLK => q5[12]~reg0.CLK
CLK => q5[13]~reg0.CLK
CLK => q5[14]~reg0.CLK
CLK => q5[15]~reg0.CLK
CLK => q4[0]~reg0.CLK
CLK => q4[1]~reg0.CLK
CLK => q4[2]~reg0.CLK
CLK => q4[3]~reg0.CLK
CLK => q4[4]~reg0.CLK
CLK => q4[5]~reg0.CLK
CLK => q4[6]~reg0.CLK
CLK => q4[7]~reg0.CLK
CLK => q4[8]~reg0.CLK
CLK => q4[9]~reg0.CLK
CLK => q4[10]~reg0.CLK
CLK => q4[11]~reg0.CLK
CLK => q4[12]~reg0.CLK
CLK => q4[13]~reg0.CLK
CLK => q4[14]~reg0.CLK
CLK => q4[15]~reg0.CLK
CLK => q3[0]~reg0.CLK
CLK => q3[1]~reg0.CLK
CLK => q3[2]~reg0.CLK
CLK => q3[3]~reg0.CLK
CLK => q3[4]~reg0.CLK
CLK => q3[5]~reg0.CLK
CLK => q3[6]~reg0.CLK
CLK => q3[7]~reg0.CLK
CLK => q3[8]~reg0.CLK
CLK => q3[9]~reg0.CLK
CLK => q3[10]~reg0.CLK
CLK => q3[11]~reg0.CLK
CLK => q3[12]~reg0.CLK
CLK => q3[13]~reg0.CLK
CLK => q3[14]~reg0.CLK
CLK => q3[15]~reg0.CLK
CLK => q2[0]~reg0.CLK
CLK => q2[1]~reg0.CLK
CLK => q2[2]~reg0.CLK
CLK => q2[3]~reg0.CLK
CLK => q2[4]~reg0.CLK
CLK => q2[5]~reg0.CLK
CLK => q2[6]~reg0.CLK
CLK => q2[7]~reg0.CLK
CLK => q2[8]~reg0.CLK
CLK => q2[9]~reg0.CLK
CLK => q2[10]~reg0.CLK
CLK => q2[11]~reg0.CLK
CLK => q2[12]~reg0.CLK
CLK => q2[13]~reg0.CLK
CLK => q2[14]~reg0.CLK
CLK => q2[15]~reg0.CLK
CLK => q1[0]~reg0.CLK
CLK => q1[1]~reg0.CLK
CLK => q1[2]~reg0.CLK
CLK => q1[3]~reg0.CLK
CLK => q1[4]~reg0.CLK
CLK => q1[5]~reg0.CLK
CLK => q1[6]~reg0.CLK
CLK => q1[7]~reg0.CLK
CLK => q1[8]~reg0.CLK
CLK => q1[9]~reg0.CLK
CLK => q1[10]~reg0.CLK
CLK => q1[11]~reg0.CLK
CLK => q1[12]~reg0.CLK
CLK => q1[13]~reg0.CLK
CLK => q1[14]~reg0.CLK
CLK => q1[15]~reg0.CLK
CLK => q0[0]~reg0.CLK
CLK => q0[1]~reg0.CLK
CLK => q0[2]~reg0.CLK
CLK => q0[3]~reg0.CLK
CLK => q0[4]~reg0.CLK
CLK => q0[5]~reg0.CLK
CLK => q0[6]~reg0.CLK
CLK => q0[7]~reg0.CLK
CLK => q0[8]~reg0.CLK
CLK => q0[9]~reg0.CLK
CLK => q0[10]~reg0.CLK
CLK => q0[11]~reg0.CLK
CLK => q0[12]~reg0.CLK
CLK => q0[13]~reg0.CLK
CLK => q0[14]~reg0.CLK
CLK => q0[15]~reg0.CLK
RSTN => q7[0]~reg0.ACLR
RSTN => q7[1]~reg0.ACLR
RSTN => q7[2]~reg0.ACLR
RSTN => q7[3]~reg0.ACLR
RSTN => q7[4]~reg0.ACLR
RSTN => q7[5]~reg0.ACLR
RSTN => q7[6]~reg0.ACLR
RSTN => q7[7]~reg0.ACLR
RSTN => q7[8]~reg0.ACLR
RSTN => q7[9]~reg0.ACLR
RSTN => q7[10]~reg0.ACLR
RSTN => q7[11]~reg0.ACLR
RSTN => q7[12]~reg0.ACLR
RSTN => q7[13]~reg0.ACLR
RSTN => q7[14]~reg0.ACLR
RSTN => q7[15]~reg0.ACLR
RSTN => q6[0]~reg0.ACLR
RSTN => q6[1]~reg0.ACLR
RSTN => q6[2]~reg0.ACLR
RSTN => q6[3]~reg0.ACLR
RSTN => q6[4]~reg0.ACLR
RSTN => q6[5]~reg0.ACLR
RSTN => q6[6]~reg0.ACLR
RSTN => q6[7]~reg0.ACLR
RSTN => q6[8]~reg0.ACLR
RSTN => q6[9]~reg0.ACLR
RSTN => q6[10]~reg0.ACLR
RSTN => q6[11]~reg0.ACLR
RSTN => q6[12]~reg0.ACLR
RSTN => q6[13]~reg0.ACLR
RSTN => q6[14]~reg0.ACLR
RSTN => q6[15]~reg0.ACLR
RSTN => q5[0]~reg0.ACLR
RSTN => q5[1]~reg0.ACLR
RSTN => q5[2]~reg0.ACLR
RSTN => q5[3]~reg0.ACLR
RSTN => q5[4]~reg0.ACLR
RSTN => q5[5]~reg0.ACLR
RSTN => q5[6]~reg0.ACLR
RSTN => q5[7]~reg0.ACLR
RSTN => q5[8]~reg0.ACLR
RSTN => q5[9]~reg0.ACLR
RSTN => q5[10]~reg0.ACLR
RSTN => q5[11]~reg0.ACLR
RSTN => q5[12]~reg0.ACLR
RSTN => q5[13]~reg0.ACLR
RSTN => q5[14]~reg0.ACLR
RSTN => q5[15]~reg0.ACLR
RSTN => q4[0]~reg0.ACLR
RSTN => q4[1]~reg0.ACLR
RSTN => q4[2]~reg0.ACLR
RSTN => q4[3]~reg0.ACLR
RSTN => q4[4]~reg0.ACLR
RSTN => q4[5]~reg0.ACLR
RSTN => q4[6]~reg0.ACLR
RSTN => q4[7]~reg0.ACLR
RSTN => q4[8]~reg0.ACLR
RSTN => q4[9]~reg0.ACLR
RSTN => q4[10]~reg0.ACLR
RSTN => q4[11]~reg0.ACLR
RSTN => q4[12]~reg0.ACLR
RSTN => q4[13]~reg0.ACLR
RSTN => q4[14]~reg0.ACLR
RSTN => q4[15]~reg0.ACLR
RSTN => q3[0]~reg0.ACLR
RSTN => q3[1]~reg0.ACLR
RSTN => q3[2]~reg0.ACLR
RSTN => q3[3]~reg0.ACLR
RSTN => q3[4]~reg0.ACLR
RSTN => q3[5]~reg0.ACLR
RSTN => q3[6]~reg0.ACLR
RSTN => q3[7]~reg0.ACLR
RSTN => q3[8]~reg0.ACLR
RSTN => q3[9]~reg0.ACLR
RSTN => q3[10]~reg0.ACLR
RSTN => q3[11]~reg0.ACLR
RSTN => q3[12]~reg0.ACLR
RSTN => q3[13]~reg0.ACLR
RSTN => q3[14]~reg0.ACLR
RSTN => q3[15]~reg0.ACLR
RSTN => q2[0]~reg0.ACLR
RSTN => q2[1]~reg0.ACLR
RSTN => q2[2]~reg0.ACLR
RSTN => q2[3]~reg0.ACLR
RSTN => q2[4]~reg0.ACLR
RSTN => q2[5]~reg0.ACLR
RSTN => q2[6]~reg0.ACLR
RSTN => q2[7]~reg0.ACLR
RSTN => q2[8]~reg0.ACLR
RSTN => q2[9]~reg0.ACLR
RSTN => q2[10]~reg0.ACLR
RSTN => q2[11]~reg0.ACLR
RSTN => q2[12]~reg0.ACLR
RSTN => q2[13]~reg0.ACLR
RSTN => q2[14]~reg0.ACLR
RSTN => q2[15]~reg0.ACLR
RSTN => q1[0]~reg0.ACLR
RSTN => q1[1]~reg0.ACLR
RSTN => q1[2]~reg0.ACLR
RSTN => q1[3]~reg0.ACLR
RSTN => q1[4]~reg0.ACLR
RSTN => q1[5]~reg0.ACLR
RSTN => q1[6]~reg0.ACLR
RSTN => q1[7]~reg0.ACLR
RSTN => q1[8]~reg0.ACLR
RSTN => q1[9]~reg0.ACLR
RSTN => q1[10]~reg0.ACLR
RSTN => q1[11]~reg0.ACLR
RSTN => q1[12]~reg0.ACLR
RSTN => q1[13]~reg0.ACLR
RSTN => q1[14]~reg0.ACLR
RSTN => q1[15]~reg0.ACLR
RSTN => q0[0]~reg0.ACLR
RSTN => q0[1]~reg0.ACLR
RSTN => q0[2]~reg0.ACLR
RSTN => q0[3]~reg0.ACLR
RSTN => q0[4]~reg0.ACLR
RSTN => q0[5]~reg0.ACLR
RSTN => q0[6]~reg0.ACLR
RSTN => q0[7]~reg0.ACLR
RSTN => q0[8]~reg0.ACLR
RSTN => q0[9]~reg0.ACLR
RSTN => q0[10]~reg0.ACLR
RSTN => q0[11]~reg0.ACLR
RSTN => q0[12]~reg0.ACLR
RSTN => q0[13]~reg0.ACLR
RSTN => q0[14]~reg0.ACLR
RSTN => q0[15]~reg0.ACLR


|cpu|muxreg16:sr1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|muxreg16:sr2
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
sel[0] => Mux0.IN10
sel[0] => Mux1.IN10
sel[0] => Mux2.IN10
sel[0] => Mux3.IN10
sel[0] => Mux4.IN10
sel[0] => Mux5.IN10
sel[0] => Mux6.IN10
sel[0] => Mux7.IN10
sel[0] => Mux8.IN10
sel[0] => Mux9.IN10
sel[0] => Mux10.IN10
sel[0] => Mux11.IN10
sel[0] => Mux12.IN10
sel[0] => Mux13.IN10
sel[0] => Mux14.IN10
sel[0] => Mux15.IN10
sel[1] => Mux0.IN9
sel[1] => Mux1.IN9
sel[1] => Mux2.IN9
sel[1] => Mux3.IN9
sel[1] => Mux4.IN9
sel[1] => Mux5.IN9
sel[1] => Mux6.IN9
sel[1] => Mux7.IN9
sel[1] => Mux8.IN9
sel[1] => Mux9.IN9
sel[1] => Mux10.IN9
sel[1] => Mux11.IN9
sel[1] => Mux12.IN9
sel[1] => Mux13.IN9
sel[1] => Mux14.IN9
sel[1] => Mux15.IN9
sel[2] => Mux0.IN8
sel[2] => Mux1.IN8
sel[2] => Mux2.IN8
sel[2] => Mux3.IN8
sel[2] => Mux4.IN8
sel[2] => Mux5.IN8
sel[2] => Mux6.IN8
sel[2] => Mux7.IN8
sel[2] => Mux8.IN8
sel[2] => Mux9.IN8
sel[2] => Mux10.IN8
sel[2] => Mux11.IN8
sel[2] => Mux12.IN8
sel[2] => Mux13.IN8
sel[2] => Mux14.IN8
sel[2] => Mux15.IN8
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|alu:alu
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr1[0] => Add0.IN16
sr1[0] => WideOr0.IN0
sr1[0] => WideNor0.IN0
sr1[0] => LessThan0.IN16
sr1[0] => Mult0.IN15
sr1[1] => Add0.IN15
sr1[1] => WideOr0.IN1
sr1[1] => WideNor0.IN1
sr1[1] => LessThan0.IN15
sr1[1] => Mult0.IN14
sr1[2] => Add0.IN14
sr1[2] => WideOr0.IN2
sr1[2] => WideNor0.IN2
sr1[2] => LessThan0.IN14
sr1[2] => Mult0.IN13
sr1[3] => Add0.IN13
sr1[3] => WideOr0.IN3
sr1[3] => WideNor0.IN3
sr1[3] => LessThan0.IN13
sr1[3] => Mult0.IN12
sr1[4] => Add0.IN12
sr1[4] => WideOr0.IN4
sr1[4] => WideNor0.IN4
sr1[4] => LessThan0.IN12
sr1[4] => Mult0.IN11
sr1[5] => Add0.IN11
sr1[5] => WideOr0.IN5
sr1[5] => WideNor0.IN5
sr1[5] => LessThan0.IN11
sr1[5] => Mult0.IN10
sr1[6] => Add0.IN10
sr1[6] => WideOr0.IN6
sr1[6] => WideNor0.IN6
sr1[6] => LessThan0.IN10
sr1[6] => Mult0.IN9
sr1[7] => Add0.IN9
sr1[7] => WideOr0.IN7
sr1[7] => WideNor0.IN7
sr1[7] => LessThan0.IN9
sr1[7] => Mult0.IN8
sr1[8] => Add0.IN8
sr1[8] => WideOr0.IN8
sr1[8] => WideNor0.IN8
sr1[8] => LessThan0.IN8
sr1[8] => Mult0.IN7
sr1[9] => Add0.IN7
sr1[9] => WideOr0.IN9
sr1[9] => WideNor0.IN9
sr1[9] => LessThan0.IN7
sr1[9] => Mult0.IN6
sr1[10] => Add0.IN6
sr1[10] => WideOr0.IN10
sr1[10] => WideNor0.IN10
sr1[10] => LessThan0.IN6
sr1[10] => Mult0.IN5
sr1[11] => Add0.IN5
sr1[11] => WideOr0.IN11
sr1[11] => WideNor0.IN11
sr1[11] => LessThan0.IN5
sr1[11] => Mult0.IN4
sr1[12] => Add0.IN4
sr1[12] => WideOr0.IN12
sr1[12] => WideNor0.IN12
sr1[12] => LessThan0.IN4
sr1[12] => Mult0.IN3
sr1[13] => Add0.IN3
sr1[13] => WideOr0.IN13
sr1[13] => WideNor0.IN13
sr1[13] => LessThan0.IN3
sr1[13] => Mult0.IN2
sr1[14] => Add0.IN2
sr1[14] => WideOr0.IN14
sr1[14] => WideNor0.IN14
sr1[14] => LessThan0.IN2
sr1[14] => Mult0.IN1
sr1[15] => Add0.IN1
sr1[15] => WideOr0.IN15
sr1[15] => WideNor0.IN15
sr1[15] => LessThan0.IN1
sr1[15] => Mult0.IN0
sr2[0] => Add0.IN32
sr2[0] => LessThan0.IN32
sr2[0] => Mult0.IN31
sr2[1] => Add0.IN31
sr2[1] => LessThan0.IN31
sr2[1] => Mult0.IN30
sr2[2] => Add0.IN30
sr2[2] => LessThan0.IN30
sr2[2] => Mult0.IN29
sr2[3] => Add0.IN29
sr2[3] => LessThan0.IN29
sr2[3] => Mult0.IN28
sr2[4] => Add0.IN28
sr2[4] => LessThan0.IN28
sr2[4] => Mult0.IN27
sr2[5] => Add0.IN27
sr2[5] => LessThan0.IN27
sr2[5] => Mult0.IN26
sr2[6] => Add0.IN26
sr2[6] => LessThan0.IN26
sr2[6] => Mult0.IN25
sr2[7] => Add0.IN25
sr2[7] => LessThan0.IN25
sr2[7] => Mult0.IN24
sr2[8] => Add0.IN24
sr2[8] => LessThan0.IN24
sr2[8] => Mult0.IN23
sr2[9] => Add0.IN23
sr2[9] => LessThan0.IN23
sr2[9] => Mult0.IN22
sr2[10] => Add0.IN22
sr2[10] => LessThan0.IN22
sr2[10] => Mult0.IN21
sr2[11] => Add0.IN21
sr2[11] => LessThan0.IN21
sr2[11] => Mult0.IN20
sr2[12] => Add0.IN20
sr2[12] => LessThan0.IN20
sr2[12] => Mult0.IN19
sr2[13] => Add0.IN19
sr2[13] => LessThan0.IN19
sr2[13] => Mult0.IN18
sr2[14] => Add0.IN18
sr2[14] => LessThan0.IN18
sr2[14] => Mult0.IN17
sr2[15] => Add0.IN17
sr2[15] => LessThan0.IN17
sr2[15] => Mult0.IN16
pc[0] => Add1.IN16
pc[0] => q.DATAA
pc[0] => q.DATAA
pc[0] => Add2.IN16
pc[0] => q.DATAA
pc[1] => Add1.IN15
pc[1] => q.DATAA
pc[1] => q.DATAA
pc[1] => Add2.IN15
pc[1] => q.DATAA
pc[2] => Add1.IN14
pc[2] => q.DATAA
pc[2] => q.DATAA
pc[2] => Add2.IN14
pc[2] => q.DATAA
pc[3] => Add1.IN13
pc[3] => q.DATAA
pc[3] => q.DATAA
pc[3] => Add2.IN13
pc[3] => q.DATAA
pc[4] => Add1.IN12
pc[4] => q.DATAA
pc[4] => q.DATAA
pc[4] => Add2.IN12
pc[4] => q.DATAA
pc[5] => Add1.IN11
pc[5] => q.DATAA
pc[5] => q.DATAA
pc[5] => Add2.IN11
pc[5] => q.DATAA
pc[6] => Add1.IN10
pc[6] => q.DATAA
pc[6] => q.DATAA
pc[6] => Add2.IN10
pc[6] => q.DATAA
pc[7] => Add1.IN9
pc[7] => q.DATAA
pc[7] => q.DATAA
pc[7] => Add2.IN9
pc[7] => q.DATAA
pc[8] => Add1.IN8
pc[8] => q.DATAA
pc[8] => q.DATAA
pc[8] => Add2.IN8
pc[8] => q.DATAA
pc[9] => Add1.IN7
pc[9] => q.DATAA
pc[9] => q.DATAA
pc[9] => Add2.IN7
pc[9] => q.DATAA
pc[10] => Add1.IN6
pc[10] => q.DATAA
pc[10] => q.DATAA
pc[10] => Add2.IN6
pc[10] => q.DATAA
pc[11] => Add1.IN5
pc[11] => q.DATAA
pc[11] => q.DATAA
pc[11] => Add2.IN5
pc[11] => q.DATAA
pc[12] => Add1.IN4
pc[12] => q.DATAA
pc[12] => q.DATAA
pc[12] => Add2.IN4
pc[12] => q.DATAA
pc[13] => Add1.IN3
pc[13] => q.DATAA
pc[13] => q.DATAA
pc[13] => Add2.IN3
pc[13] => q.DATAA
pc[14] => Add1.IN2
pc[14] => q.DATAA
pc[14] => q.DATAA
pc[14] => Add2.IN2
pc[14] => q.DATAA
pc[15] => Add1.IN1
pc[15] => q.DATAA
pc[15] => q.DATAA
pc[15] => Add2.IN1
pc[15] => q.DATAA
ir[0] => WideNor1.IN0
ir[0] => WideNor3.IN0
ir[0] => Add1.IN30
ir[0] => Selector15.IN15
ir[0] => Add2.IN23
ir[0] => WideNor2.IN0
ir[0] => WideNor9.IN0
ir[1] => WideNor1.IN1
ir[1] => WideNor2.IN1
ir[1] => Add1.IN29
ir[1] => Selector14.IN15
ir[1] => Add2.IN22
ir[1] => WideNor3.IN1
ir[1] => WideNor9.IN1
ir[2] => WideNor1.IN2
ir[2] => WideNor2.IN2
ir[2] => WideNor3.IN2
ir[2] => WideNor9.IN2
ir[2] => Add1.IN28
ir[2] => Selector13.IN15
ir[2] => Add2.IN21
ir[3] => WideNor1.IN3
ir[3] => WideNor2.IN3
ir[3] => WideNor3.IN3
ir[3] => WideNor9.IN3
ir[3] => Add1.IN27
ir[3] => Selector12.IN15
ir[3] => Add2.IN20
ir[4] => WideNor1.IN4
ir[4] => WideNor2.IN4
ir[4] => WideNor3.IN4
ir[4] => WideNor9.IN4
ir[4] => Add1.IN26
ir[4] => Selector11.IN15
ir[4] => Add2.IN19
ir[5] => Add1.IN32
ir[5] => Selector10.IN15
ir[5] => WideNor2.IN5
ir[6] => Add1.IN31
ir[6] => Selector9.IN15
ir[6] => WideNor2.IN6
ir[7] => WideNor2.IN7
ir[7] => Add1.IN17
ir[7] => Selector0.IN15
ir[7] => Add1.IN18
ir[7] => Selector1.IN15
ir[7] => Add1.IN19
ir[7] => Selector2.IN15
ir[7] => Add1.IN20
ir[7] => Selector3.IN15
ir[7] => Add1.IN21
ir[7] => Selector4.IN15
ir[7] => Add1.IN22
ir[7] => Selector5.IN15
ir[7] => Add1.IN23
ir[7] => Selector6.IN15
ir[7] => Add1.IN24
ir[7] => Selector7.IN15
ir[7] => Add1.IN25
ir[7] => Selector8.IN15
ir[8] => WideNor4.IN0
ir[8] => WideNor5.IN0
ir[9] => WideNor4.IN1
ir[9] => WideNor5.IN1
ir[10] => WideNor4.IN2
ir[10] => WideNor5.IN2
ir[11] => WideNor1.IN5
ir[11] => WideNor5.IN3
ir[11] => WideNor7.IN0
ir[11] => Add2.IN18
ir[11] => WideNor6.IN0
ir[12] => WideNor1.IN6
ir[12] => WideNor5.IN4
ir[12] => WideNor6.IN1
ir[12] => Add2.IN17
ir[12] => WideNor7.IN1
ir[13] => WideNor1.IN7
ir[13] => WideNor5.IN5
ir[13] => WideNor6.IN2
ir[13] => WideNor7.IN2
ir[13] => Add2.IN24
ir[13] => Add2.IN25
ir[13] => Add2.IN26
ir[13] => Add2.IN27
ir[13] => Add2.IN28
ir[13] => Add2.IN29
ir[13] => Add2.IN30
ir[13] => Add2.IN31
ir[13] => Add2.IN32
ir[14] => WideNor1.IN8
ir[14] => WideNor2.IN8
ir[14] => WideNor3.IN5
ir[14] => WideNor5.IN6
ir[14] => WideNor6.IN3
ir[14] => WideNor7.IN3
ir[14] => WideNor9.IN5
ir[14] => WideNor4.IN3
ir[14] => WideNor8.IN0
ir[15] => WideNor1.IN9
ir[15] => WideNor2.IN9
ir[15] => WideNor3.IN6
ir[15] => WideNor4.IN4
ir[15] => WideNor9.IN6
ir[15] => WideNor5.IN7
ir[15] => WideNor6.IN4
ir[15] => WideNor7.IN4
ir[15] => WideNor8.IN1
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


|cpu|dmem:dmem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|cpu|dmem:dmem|altsyncram:altsyncram_component
wren_a => altsyncram_m6g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6g1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6g1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6g1:auto_generated.data_a[2]
data_a[3] => altsyncram_m6g1:auto_generated.data_a[3]
data_a[4] => altsyncram_m6g1:auto_generated.data_a[4]
data_a[5] => altsyncram_m6g1:auto_generated.data_a[5]
data_a[6] => altsyncram_m6g1:auto_generated.data_a[6]
data_a[7] => altsyncram_m6g1:auto_generated.data_a[7]
data_a[8] => altsyncram_m6g1:auto_generated.data_a[8]
data_a[9] => altsyncram_m6g1:auto_generated.data_a[9]
data_a[10] => altsyncram_m6g1:auto_generated.data_a[10]
data_a[11] => altsyncram_m6g1:auto_generated.data_a[11]
data_a[12] => altsyncram_m6g1:auto_generated.data_a[12]
data_a[13] => altsyncram_m6g1:auto_generated.data_a[13]
data_a[14] => altsyncram_m6g1:auto_generated.data_a[14]
data_a[15] => altsyncram_m6g1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m6g1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6g1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6g1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6g1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6g1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6g1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6g1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m6g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m6g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m6g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m6g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m6g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m6g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m6g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m6g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m6g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m6g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m6g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m6g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m6g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m6g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m6g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m6g1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cpu|dmem:dmem|altsyncram:altsyncram_component|altsyncram_m6g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|cpu|reg16:dr
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
load => q[0]~reg0.ENA
load => q[15]~reg0.ENA
load => q[14]~reg0.ENA
load => q[13]~reg0.ENA
load => q[12]~reg0.ENA
load => q[11]~reg0.ENA
load => q[10]~reg0.ENA
load => q[9]~reg0.ENA
load => q[8]~reg0.ENA
load => q[7]~reg0.ENA
load => q[6]~reg0.ENA
load => q[5]~reg0.ENA
load => q[4]~reg0.ENA
load => q[3]~reg0.ENA
load => q[2]~reg0.ENA
load => q[1]~reg0.ENA
CLK => q[0]~reg0.CLK
CLK => q[1]~reg0.CLK
CLK => q[2]~reg0.CLK
CLK => q[3]~reg0.CLK
CLK => q[4]~reg0.CLK
CLK => q[5]~reg0.CLK
CLK => q[6]~reg0.CLK
CLK => q[7]~reg0.CLK
CLK => q[8]~reg0.CLK
CLK => q[9]~reg0.CLK
CLK => q[10]~reg0.CLK
CLK => q[11]~reg0.CLK
CLK => q[12]~reg0.CLK
CLK => q[13]~reg0.CLK
CLK => q[14]~reg0.CLK
CLK => q[15]~reg0.CLK
RSTN => q[0]~reg0.ACLR
RSTN => q[1]~reg0.ACLR
RSTN => q[2]~reg0.ACLR
RSTN => q[3]~reg0.ACLR
RSTN => q[4]~reg0.ACLR
RSTN => q[5]~reg0.ACLR
RSTN => q[6]~reg0.ACLR
RSTN => q[7]~reg0.ACLR
RSTN => q[8]~reg0.ACLR
RSTN => q[9]~reg0.ACLR
RSTN => q[10]~reg0.ACLR
RSTN => q[11]~reg0.ACLR
RSTN => q[12]~reg0.ACLR
RSTN => q[13]~reg0.ACLR
RSTN => q[14]~reg0.ACLR
RSTN => q[15]~reg0.ACLR


