
KASM_FilterTesting.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b3f8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800b698  0800b698  0000c698  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b74c  0800b74c  0000c74c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b754  0800b754  0000c754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b758  0800b758  0000c758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000064  24000000  0800b75c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000680  24000068  0800b7c0  0000d068  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  240006e8  0800b7c0  0000d6e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d064  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c623  00000000  00000000  0000d092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002c0b  00000000  00000000  000296b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016b8  00000000  00000000  0002c2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000011fa  00000000  00000000  0002d978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039589  00000000  00000000  0002eb72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d2e8  00000000  00000000  000680fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0017b4b7  00000000  00000000  000853e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020089a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000682c  00000000  00000000  002008e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000050  00000000  00000000  0020710c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000068 	.word	0x24000068
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800b680 	.word	0x0800b680

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400006c 	.word	0x2400006c
 80002dc:	0800b680 	.word	0x0800b680

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b96a 	b.w	800066c <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	460c      	mov	r4, r1
 80003b8:	2b00      	cmp	r3, #0
 80003ba:	d14e      	bne.n	800045a <__udivmoddi4+0xaa>
 80003bc:	4694      	mov	ip, r2
 80003be:	458c      	cmp	ip, r1
 80003c0:	4686      	mov	lr, r0
 80003c2:	fab2 f282 	clz	r2, r2
 80003c6:	d962      	bls.n	800048e <__udivmoddi4+0xde>
 80003c8:	b14a      	cbz	r2, 80003de <__udivmoddi4+0x2e>
 80003ca:	f1c2 0320 	rsb	r3, r2, #32
 80003ce:	4091      	lsls	r1, r2
 80003d0:	fa20 f303 	lsr.w	r3, r0, r3
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	4319      	orrs	r1, r3
 80003da:	fa00 fe02 	lsl.w	lr, r0, r2
 80003de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e2:	fa1f f68c 	uxth.w	r6, ip
 80003e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80003ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ee:	fb07 1114 	mls	r1, r7, r4, r1
 80003f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f6:	fb04 f106 	mul.w	r1, r4, r6
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f104 30ff 	add.w	r0, r4, #4294967295
 8000406:	f080 8112 	bcs.w	800062e <__udivmoddi4+0x27e>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 810f 	bls.w	800062e <__udivmoddi4+0x27e>
 8000410:	3c02      	subs	r4, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	fa1f f38e 	uxth.w	r3, lr
 800041a:	fbb1 f0f7 	udiv	r0, r1, r7
 800041e:	fb07 1110 	mls	r1, r7, r0, r1
 8000422:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000426:	fb00 f606 	mul.w	r6, r0, r6
 800042a:	429e      	cmp	r6, r3
 800042c:	d90a      	bls.n	8000444 <__udivmoddi4+0x94>
 800042e:	eb1c 0303 	adds.w	r3, ip, r3
 8000432:	f100 31ff 	add.w	r1, r0, #4294967295
 8000436:	f080 80fc 	bcs.w	8000632 <__udivmoddi4+0x282>
 800043a:	429e      	cmp	r6, r3
 800043c:	f240 80f9 	bls.w	8000632 <__udivmoddi4+0x282>
 8000440:	4463      	add	r3, ip
 8000442:	3802      	subs	r0, #2
 8000444:	1b9b      	subs	r3, r3, r6
 8000446:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800044a:	2100      	movs	r1, #0
 800044c:	b11d      	cbz	r5, 8000456 <__udivmoddi4+0xa6>
 800044e:	40d3      	lsrs	r3, r2
 8000450:	2200      	movs	r2, #0
 8000452:	e9c5 3200 	strd	r3, r2, [r5]
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d905      	bls.n	800046a <__udivmoddi4+0xba>
 800045e:	b10d      	cbz	r5, 8000464 <__udivmoddi4+0xb4>
 8000460:	e9c5 0100 	strd	r0, r1, [r5]
 8000464:	2100      	movs	r1, #0
 8000466:	4608      	mov	r0, r1
 8000468:	e7f5      	b.n	8000456 <__udivmoddi4+0xa6>
 800046a:	fab3 f183 	clz	r1, r3
 800046e:	2900      	cmp	r1, #0
 8000470:	d146      	bne.n	8000500 <__udivmoddi4+0x150>
 8000472:	42a3      	cmp	r3, r4
 8000474:	d302      	bcc.n	800047c <__udivmoddi4+0xcc>
 8000476:	4290      	cmp	r0, r2
 8000478:	f0c0 80f0 	bcc.w	800065c <__udivmoddi4+0x2ac>
 800047c:	1a86      	subs	r6, r0, r2
 800047e:	eb64 0303 	sbc.w	r3, r4, r3
 8000482:	2001      	movs	r0, #1
 8000484:	2d00      	cmp	r5, #0
 8000486:	d0e6      	beq.n	8000456 <__udivmoddi4+0xa6>
 8000488:	e9c5 6300 	strd	r6, r3, [r5]
 800048c:	e7e3      	b.n	8000456 <__udivmoddi4+0xa6>
 800048e:	2a00      	cmp	r2, #0
 8000490:	f040 8090 	bne.w	80005b4 <__udivmoddi4+0x204>
 8000494:	eba1 040c 	sub.w	r4, r1, ip
 8000498:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800049c:	fa1f f78c 	uxth.w	r7, ip
 80004a0:	2101      	movs	r1, #1
 80004a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80004a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80004aa:	fb08 4416 	mls	r4, r8, r6, r4
 80004ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004b2:	fb07 f006 	mul.w	r0, r7, r6
 80004b6:	4298      	cmp	r0, r3
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0x11c>
 80004ba:	eb1c 0303 	adds.w	r3, ip, r3
 80004be:	f106 34ff 	add.w	r4, r6, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x11a>
 80004c4:	4298      	cmp	r0, r3
 80004c6:	f200 80cd 	bhi.w	8000664 <__udivmoddi4+0x2b4>
 80004ca:	4626      	mov	r6, r4
 80004cc:	1a1c      	subs	r4, r3, r0
 80004ce:	fa1f f38e 	uxth.w	r3, lr
 80004d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80004d6:	fb08 4410 	mls	r4, r8, r0, r4
 80004da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80004de:	fb00 f707 	mul.w	r7, r0, r7
 80004e2:	429f      	cmp	r7, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x148>
 80004e6:	eb1c 0303 	adds.w	r3, ip, r3
 80004ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80004ee:	d202      	bcs.n	80004f6 <__udivmoddi4+0x146>
 80004f0:	429f      	cmp	r7, r3
 80004f2:	f200 80b0 	bhi.w	8000656 <__udivmoddi4+0x2a6>
 80004f6:	4620      	mov	r0, r4
 80004f8:	1bdb      	subs	r3, r3, r7
 80004fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004fe:	e7a5      	b.n	800044c <__udivmoddi4+0x9c>
 8000500:	f1c1 0620 	rsb	r6, r1, #32
 8000504:	408b      	lsls	r3, r1
 8000506:	fa22 f706 	lsr.w	r7, r2, r6
 800050a:	431f      	orrs	r7, r3
 800050c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000510:	fa04 f301 	lsl.w	r3, r4, r1
 8000514:	ea43 030c 	orr.w	r3, r3, ip
 8000518:	40f4      	lsrs	r4, r6
 800051a:	fa00 f801 	lsl.w	r8, r0, r1
 800051e:	0c38      	lsrs	r0, r7, #16
 8000520:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000524:	fbb4 fef0 	udiv	lr, r4, r0
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	fb00 441e 	mls	r4, r0, lr, r4
 8000530:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000534:	fb0e f90c 	mul.w	r9, lr, ip
 8000538:	45a1      	cmp	r9, r4
 800053a:	fa02 f201 	lsl.w	r2, r2, r1
 800053e:	d90a      	bls.n	8000556 <__udivmoddi4+0x1a6>
 8000540:	193c      	adds	r4, r7, r4
 8000542:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000546:	f080 8084 	bcs.w	8000652 <__udivmoddi4+0x2a2>
 800054a:	45a1      	cmp	r9, r4
 800054c:	f240 8081 	bls.w	8000652 <__udivmoddi4+0x2a2>
 8000550:	f1ae 0e02 	sub.w	lr, lr, #2
 8000554:	443c      	add	r4, r7
 8000556:	eba4 0409 	sub.w	r4, r4, r9
 800055a:	fa1f f983 	uxth.w	r9, r3
 800055e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000562:	fb00 4413 	mls	r4, r0, r3, r4
 8000566:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800056a:	fb03 fc0c 	mul.w	ip, r3, ip
 800056e:	45a4      	cmp	ip, r4
 8000570:	d907      	bls.n	8000582 <__udivmoddi4+0x1d2>
 8000572:	193c      	adds	r4, r7, r4
 8000574:	f103 30ff 	add.w	r0, r3, #4294967295
 8000578:	d267      	bcs.n	800064a <__udivmoddi4+0x29a>
 800057a:	45a4      	cmp	ip, r4
 800057c:	d965      	bls.n	800064a <__udivmoddi4+0x29a>
 800057e:	3b02      	subs	r3, #2
 8000580:	443c      	add	r4, r7
 8000582:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000586:	fba0 9302 	umull	r9, r3, r0, r2
 800058a:	eba4 040c 	sub.w	r4, r4, ip
 800058e:	429c      	cmp	r4, r3
 8000590:	46ce      	mov	lr, r9
 8000592:	469c      	mov	ip, r3
 8000594:	d351      	bcc.n	800063a <__udivmoddi4+0x28a>
 8000596:	d04e      	beq.n	8000636 <__udivmoddi4+0x286>
 8000598:	b155      	cbz	r5, 80005b0 <__udivmoddi4+0x200>
 800059a:	ebb8 030e 	subs.w	r3, r8, lr
 800059e:	eb64 040c 	sbc.w	r4, r4, ip
 80005a2:	fa04 f606 	lsl.w	r6, r4, r6
 80005a6:	40cb      	lsrs	r3, r1
 80005a8:	431e      	orrs	r6, r3
 80005aa:	40cc      	lsrs	r4, r1
 80005ac:	e9c5 6400 	strd	r6, r4, [r5]
 80005b0:	2100      	movs	r1, #0
 80005b2:	e750      	b.n	8000456 <__udivmoddi4+0xa6>
 80005b4:	f1c2 0320 	rsb	r3, r2, #32
 80005b8:	fa20 f103 	lsr.w	r1, r0, r3
 80005bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80005c0:	fa24 f303 	lsr.w	r3, r4, r3
 80005c4:	4094      	lsls	r4, r2
 80005c6:	430c      	orrs	r4, r1
 80005c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80005cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80005d0:	fa1f f78c 	uxth.w	r7, ip
 80005d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80005d8:	fb08 3110 	mls	r1, r8, r0, r3
 80005dc:	0c23      	lsrs	r3, r4, #16
 80005de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005e2:	fb00 f107 	mul.w	r1, r0, r7
 80005e6:	4299      	cmp	r1, r3
 80005e8:	d908      	bls.n	80005fc <__udivmoddi4+0x24c>
 80005ea:	eb1c 0303 	adds.w	r3, ip, r3
 80005ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80005f2:	d22c      	bcs.n	800064e <__udivmoddi4+0x29e>
 80005f4:	4299      	cmp	r1, r3
 80005f6:	d92a      	bls.n	800064e <__udivmoddi4+0x29e>
 80005f8:	3802      	subs	r0, #2
 80005fa:	4463      	add	r3, ip
 80005fc:	1a5b      	subs	r3, r3, r1
 80005fe:	b2a4      	uxth	r4, r4
 8000600:	fbb3 f1f8 	udiv	r1, r3, r8
 8000604:	fb08 3311 	mls	r3, r8, r1, r3
 8000608:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800060c:	fb01 f307 	mul.w	r3, r1, r7
 8000610:	42a3      	cmp	r3, r4
 8000612:	d908      	bls.n	8000626 <__udivmoddi4+0x276>
 8000614:	eb1c 0404 	adds.w	r4, ip, r4
 8000618:	f101 36ff 	add.w	r6, r1, #4294967295
 800061c:	d213      	bcs.n	8000646 <__udivmoddi4+0x296>
 800061e:	42a3      	cmp	r3, r4
 8000620:	d911      	bls.n	8000646 <__udivmoddi4+0x296>
 8000622:	3902      	subs	r1, #2
 8000624:	4464      	add	r4, ip
 8000626:	1ae4      	subs	r4, r4, r3
 8000628:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800062c:	e739      	b.n	80004a2 <__udivmoddi4+0xf2>
 800062e:	4604      	mov	r4, r0
 8000630:	e6f0      	b.n	8000414 <__udivmoddi4+0x64>
 8000632:	4608      	mov	r0, r1
 8000634:	e706      	b.n	8000444 <__udivmoddi4+0x94>
 8000636:	45c8      	cmp	r8, r9
 8000638:	d2ae      	bcs.n	8000598 <__udivmoddi4+0x1e8>
 800063a:	ebb9 0e02 	subs.w	lr, r9, r2
 800063e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000642:	3801      	subs	r0, #1
 8000644:	e7a8      	b.n	8000598 <__udivmoddi4+0x1e8>
 8000646:	4631      	mov	r1, r6
 8000648:	e7ed      	b.n	8000626 <__udivmoddi4+0x276>
 800064a:	4603      	mov	r3, r0
 800064c:	e799      	b.n	8000582 <__udivmoddi4+0x1d2>
 800064e:	4630      	mov	r0, r6
 8000650:	e7d4      	b.n	80005fc <__udivmoddi4+0x24c>
 8000652:	46d6      	mov	lr, sl
 8000654:	e77f      	b.n	8000556 <__udivmoddi4+0x1a6>
 8000656:	4463      	add	r3, ip
 8000658:	3802      	subs	r0, #2
 800065a:	e74d      	b.n	80004f8 <__udivmoddi4+0x148>
 800065c:	4606      	mov	r6, r0
 800065e:	4623      	mov	r3, r4
 8000660:	4608      	mov	r0, r1
 8000662:	e70f      	b.n	8000484 <__udivmoddi4+0xd4>
 8000664:	3e02      	subs	r6, #2
 8000666:	4463      	add	r3, ip
 8000668:	e730      	b.n	80004cc <__udivmoddi4+0x11c>
 800066a:	bf00      	nop

0800066c <__aeabi_idiv0>:
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop

08000670 <read_TIM1>:
static double ref=0;// reference (input) for control loop
static double sine_vals[SIN_PERIOD] = {0};

//Variables for UART Output
char message[64] = {'\0'};
uint16_t read_TIM1() {
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  return TIM1->CNT;
 8000674:	4b03      	ldr	r3, [pc, #12]	@ (8000684 <read_TIM1+0x14>)
 8000676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000678:	b29b      	uxth	r3, r3
}
 800067a:	4618      	mov	r0, r3
 800067c:	46bd      	mov	sp, r7
 800067e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000682:	4770      	bx	lr
 8000684:	40010000 	.word	0x40010000

08000688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800068c:	f001 fa44 	bl	8001b18 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000690:	f002 f8be 	bl	8002810 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000694:	f000 f86a 	bl	800076c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000698:	f001 f874 	bl	8001784 <MX_GPIO_Init>
  MX_TIM1_Init();
 800069c:	f000 fb16 	bl	8000ccc <MX_TIM1_Init>
  MX_TIM2_Init();
 80006a0:	f000 fbe4 	bl	8000e6c <MX_TIM2_Init>
  MX_TIM4_Init();
 80006a4:	f000 fc3c 	bl	8000f20 <MX_TIM4_Init>
  MX_TIM5_Init();
 80006a8:	f000 fcd2 	bl	8001050 <MX_TIM5_Init>
  MX_TIM8_Init();
 80006ac:	f000 fd52 	bl	8001154 <MX_TIM8_Init>
  MX_TIM12_Init();
 80006b0:	f000 fdde 	bl	8001270 <MX_TIM12_Init>
  MX_TIM13_Init();
 80006b4:	f000 fe54 	bl	8001360 <MX_TIM13_Init>
  MX_TIM14_Init();
 80006b8:	f000 fea0 	bl	80013fc <MX_TIM14_Init>
  MX_TIM15_Init();
 80006bc:	f000 feec 	bl	8001498 <MX_TIM15_Init>
  MX_TIM16_Init();
 80006c0:	f000 ff9a 	bl	80015f8 <MX_TIM16_Init>
  MX_HRTIM_Init();
 80006c4:	f000 f900 	bl	80008c8 <MX_HRTIM_Init>
  MX_LPTIM1_Init();
 80006c8:	f000 fad4 	bl	8000c74 <MX_LPTIM1_Init>
  MX_UART4_Init();
 80006cc:	f001 f80e 	bl	80016ec <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  //Timer 1
    HAL_TIM_Base_Start_IT(&htim1);
 80006d0:	481e      	ldr	r0, [pc, #120]	@ (800074c <main+0xc4>)
 80006d2:	f007 fb0f 	bl	8007cf4 <HAL_TIM_Base_Start_IT>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);    //Starts the PWM on each of the desired channels
 80006d6:	2100      	movs	r1, #0
 80006d8:	481c      	ldr	r0, [pc, #112]	@ (800074c <main+0xc4>)
 80006da:	f007 fbdb 	bl	8007e94 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80006de:	2104      	movs	r1, #4
 80006e0:	481a      	ldr	r0, [pc, #104]	@ (800074c <main+0xc4>)
 80006e2:	f007 fbd7 	bl	8007e94 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80006e6:	2108      	movs	r1, #8
 80006e8:	4818      	ldr	r0, [pc, #96]	@ (800074c <main+0xc4>)
 80006ea:	f007 fbd3 	bl	8007e94 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80006ee:	210c      	movs	r1, #12
 80006f0:	4816      	ldr	r0, [pc, #88]	@ (800074c <main+0xc4>)
 80006f2:	f007 fbcf 	bl	8007e94 <HAL_TIM_PWM_Start>
    HAL_GPIO_WritePin(TIM1_CH1_PH_GPIO_Port, TIM1_CH1_PH_Pin, GPIO_PIN_SET);   //Sets the pin to 1
 80006f6:	2201      	movs	r2, #1
 80006f8:	2101      	movs	r1, #1
 80006fa:	4815      	ldr	r0, [pc, #84]	@ (8000750 <main+0xc8>)
 80006fc:	f003 f9c2 	bl	8003a84 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TIM1_CH2_PH_GPIO_Port, TIM1_CH2_PH_Pin, GPIO_PIN_SET);
 8000700:	2201      	movs	r2, #1
 8000702:	2102      	movs	r1, #2
 8000704:	4812      	ldr	r0, [pc, #72]	@ (8000750 <main+0xc8>)
 8000706:	f003 f9bd 	bl	8003a84 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TIM1_CH3_PH_GPIO_Port, TIM1_CH3_PH_Pin, GPIO_PIN_SET);
 800070a:	2201      	movs	r2, #1
 800070c:	2104      	movs	r1, #4
 800070e:	4810      	ldr	r0, [pc, #64]	@ (8000750 <main+0xc8>)
 8000710:	f003 f9b8 	bl	8003a84 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(TIM1_CH4_PH_GPIO_Port, TIM1_CH4_PH_Pin, GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	2108      	movs	r1, #8
 8000718:	480d      	ldr	r0, [pc, #52]	@ (8000750 <main+0xc8>)
 800071a:	f003 f9b3 	bl	8003a84 <HAL_GPIO_WritePin>
    //End Timer 1


    //HAL_UART_Transmit(&huart4, tx_buffer, 27, 10);
    sprintf(message, "Timer 1 Initialization Complete: %d \n\r", read_TIM1);
 800071e:	4a0d      	ldr	r2, [pc, #52]	@ (8000754 <main+0xcc>)
 8000720:	490d      	ldr	r1, [pc, #52]	@ (8000758 <main+0xd0>)
 8000722:	480e      	ldr	r0, [pc, #56]	@ (800075c <main+0xd4>)
 8000724:	f00a fb0c 	bl	800ad40 <siprintf>
    HAL_UART_Transmit(&huart4, (uint8_t*)message, sizeof(message), 100);
 8000728:	2364      	movs	r3, #100	@ 0x64
 800072a:	2240      	movs	r2, #64	@ 0x40
 800072c:	490b      	ldr	r1, [pc, #44]	@ (800075c <main+0xd4>)
 800072e:	480c      	ldr	r0, [pc, #48]	@ (8000760 <main+0xd8>)
 8000730:	f008 fdb4 	bl	800929c <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(ctrl_tmr_expired == TRUE) control_update(ref);
 8000734:	4b0b      	ldr	r3, [pc, #44]	@ (8000764 <main+0xdc>)
 8000736:	781b      	ldrb	r3, [r3, #0]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d1fb      	bne.n	8000734 <main+0xac>
 800073c:	4b0a      	ldr	r3, [pc, #40]	@ (8000768 <main+0xe0>)
 800073e:	ed93 7b00 	vldr	d7, [r3]
 8000742:	eeb0 0b47 	vmov.f64	d0, d7
 8000746:	f001 f933 	bl	80019b0 <control_update>
 800074a:	e7f3      	b.n	8000734 <main+0xac>
 800074c:	24000198 	.word	0x24000198
 8000750:	58021000 	.word	0x58021000
 8000754:	08000671 	.word	0x08000671
 8000758:	0800b698 	.word	0x0800b698
 800075c:	24000530 	.word	0x24000530
 8000760:	24000490 	.word	0x24000490
 8000764:	24000524 	.word	0x24000524
 8000768:	24000528 	.word	0x24000528

0800076c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b09e      	sub	sp, #120	@ 0x78
 8000770:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000772:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000776:	224c      	movs	r2, #76	@ 0x4c
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f00a fb00 	bl	800ad80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000780:	f107 030c 	add.w	r3, r7, #12
 8000784:	2220      	movs	r2, #32
 8000786:	2100      	movs	r1, #0
 8000788:	4618      	mov	r0, r3
 800078a:	f00a faf9 	bl	800ad80 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800078e:	2002      	movs	r0, #2
 8000790:	f004 fc0c 	bl	8004fac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000794:	2300      	movs	r3, #0
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	4b48      	ldr	r3, [pc, #288]	@ (80008bc <SystemClock_Config+0x150>)
 800079a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800079c:	4a47      	ldr	r2, [pc, #284]	@ (80008bc <SystemClock_Config+0x150>)
 800079e:	f023 0301 	bic.w	r3, r3, #1
 80007a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80007a4:	4b45      	ldr	r3, [pc, #276]	@ (80008bc <SystemClock_Config+0x150>)
 80007a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80007a8:	f003 0301 	and.w	r3, r3, #1
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	4b44      	ldr	r3, [pc, #272]	@ (80008c0 <SystemClock_Config+0x154>)
 80007b0:	699b      	ldr	r3, [r3, #24]
 80007b2:	4a43      	ldr	r2, [pc, #268]	@ (80008c0 <SystemClock_Config+0x154>)
 80007b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007b8:	6193      	str	r3, [r2, #24]
 80007ba:	4b41      	ldr	r3, [pc, #260]	@ (80008c0 <SystemClock_Config+0x154>)
 80007bc:	699b      	ldr	r3, [r3, #24]
 80007be:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007c6:	bf00      	nop
 80007c8:	4b3d      	ldr	r3, [pc, #244]	@ (80008c0 <SystemClock_Config+0x154>)
 80007ca:	699b      	ldr	r3, [r3, #24]
 80007cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007d4:	d1f8      	bne.n	80007c8 <SystemClock_Config+0x5c>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007d6:	4b3b      	ldr	r3, [pc, #236]	@ (80008c4 <SystemClock_Config+0x158>)
 80007d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007dc:	4a39      	ldr	r2, [pc, #228]	@ (80008c4 <SystemClock_Config+0x158>)
 80007de:	f043 0302 	orr.w	r3, r3, #2
 80007e2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80007e6:	4b37      	ldr	r3, [pc, #220]	@ (80008c4 <SystemClock_Config+0x158>)
 80007e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007ec:	f003 0302 	and.w	r3, r3, #2
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007f4:	2300      	movs	r3, #0
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	4b31      	ldr	r3, [pc, #196]	@ (80008c0 <SystemClock_Config+0x154>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4a30      	ldr	r2, [pc, #192]	@ (80008c0 <SystemClock_Config+0x154>)
 80007fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b2e      	ldr	r3, [pc, #184]	@ (80008c0 <SystemClock_Config+0x154>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800080c:	603b      	str	r3, [r7, #0]
 800080e:	4b2b      	ldr	r3, [pc, #172]	@ (80008bc <SystemClock_Config+0x150>)
 8000810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000812:	4a2a      	ldr	r2, [pc, #168]	@ (80008bc <SystemClock_Config+0x150>)
 8000814:	f043 0301 	orr.w	r3, r3, #1
 8000818:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800081a:	4b28      	ldr	r3, [pc, #160]	@ (80008bc <SystemClock_Config+0x150>)
 800081c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800081e:	f003 0301 	and.w	r3, r3, #1
 8000822:	603b      	str	r3, [r7, #0]
 8000824:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000826:	bf00      	nop
 8000828:	4b25      	ldr	r3, [pc, #148]	@ (80008c0 <SystemClock_Config+0x154>)
 800082a:	699b      	ldr	r3, [r3, #24]
 800082c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000830:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000834:	d1f8      	bne.n	8000828 <SystemClock_Config+0xbc>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000836:	2301      	movs	r3, #1
 8000838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800083a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800083e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000840:	2302      	movs	r3, #2
 8000842:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000844:	2302      	movs	r3, #2
 8000846:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000848:	2302      	movs	r3, #2
 800084a:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 800084c:	2350      	movs	r3, #80	@ 0x50
 800084e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000850:	2302      	movs	r3, #2
 8000852:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000854:	2302      	movs	r3, #2
 8000856:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000858:	2302      	movs	r3, #2
 800085a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800085c:	230c      	movs	r3, #12
 800085e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000860:	2300      	movs	r3, #0
 8000862:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000868:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800086c:	4618      	mov	r0, r3
 800086e:	f004 fbd7 	bl	8005020 <HAL_RCC_OscConfig>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <SystemClock_Config+0x110>
  {
    Error_Handler();
 8000878:	f001 f97a 	bl	8001b70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087c:	233f      	movs	r3, #63	@ 0x3f
 800087e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000880:	2303      	movs	r3, #3
 8000882:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000884:	2300      	movs	r3, #0
 8000886:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000888:	2308      	movs	r3, #8
 800088a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800088c:	2340      	movs	r3, #64	@ 0x40
 800088e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000890:	2340      	movs	r3, #64	@ 0x40
 8000892:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000894:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000898:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800089a:	2340      	movs	r3, #64	@ 0x40
 800089c:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800089e:	f107 030c 	add.w	r3, r7, #12
 80008a2:	2104      	movs	r1, #4
 80008a4:	4618      	mov	r0, r3
 80008a6:	f005 f815 	bl	80058d4 <HAL_RCC_ClockConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x148>
  {
    Error_Handler();
 80008b0:	f001 f95e 	bl	8001b70 <Error_Handler>
  }
}
 80008b4:	bf00      	nop
 80008b6:	3778      	adds	r7, #120	@ 0x78
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}
 80008bc:	58000400 	.word	0x58000400
 80008c0:	58024800 	.word	0x58024800
 80008c4:	58024400 	.word	0x58024400

080008c8 <MX_HRTIM_Init>:
  * @brief HRTIM Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM_Init(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b0aa      	sub	sp, #168	@ 0xa8
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM_Init 0 */

  /* USER CODE END HRTIM_Init 0 */

  HRTIM_EventCfgTypeDef pEventCfg = {0};
 80008ce:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80008d2:	2200      	movs	r2, #0
 80008d4:	601a      	str	r2, [r3, #0]
 80008d6:	605a      	str	r2, [r3, #4]
 80008d8:	609a      	str	r2, [r3, #8]
 80008da:	60da      	str	r2, [r3, #12]
 80008dc:	611a      	str	r2, [r3, #16]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 80008de:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 80008ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80008f0:	2254      	movs	r2, #84	@ 0x54
 80008f2:	2100      	movs	r1, #0
 80008f4:	4618      	mov	r0, r3
 80008f6:	f00a fa43 	bl	800ad80 <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 80008fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
 8000902:	605a      	str	r2, [r3, #4]
 8000904:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2220      	movs	r2, #32
 800090a:	2100      	movs	r1, #0
 800090c:	4618      	mov	r0, r3
 800090e:	f00a fa37 	bl	800ad80 <memset>

  /* USER CODE BEGIN HRTIM_Init 1 */

  /* USER CODE END HRTIM_Init 1 */
  hhrtim.Instance = HRTIM1;
 8000912:	4bc4      	ldr	r3, [pc, #784]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000914:	4ac4      	ldr	r2, [pc, #784]	@ (8000c28 <MX_HRTIM_Init+0x360>)
 8000916:	601a      	str	r2, [r3, #0]
  hhrtim.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 8000918:	4bc2      	ldr	r3, [pc, #776]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 800091a:	2200      	movs	r2, #0
 800091c:	605a      	str	r2, [r3, #4]
  hhrtim.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 800091e:	4bc1      	ldr	r3, [pc, #772]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000920:	2200      	movs	r2, #0
 8000922:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim) != HAL_OK)
 8000924:	48bf      	ldr	r0, [pc, #764]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000926:	f003 f8c7 	bl	8003ab8 <HAL_HRTIM_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_HRTIM_Init+0x6c>
  {
    Error_Handler();
 8000930:	f001 f91e 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_EventPrescalerConfig(&hhrtim, HRTIM_EVENTPRESCALER_DIV1) != HAL_OK)
 8000934:	2100      	movs	r1, #0
 8000936:	48bb      	ldr	r0, [pc, #748]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000938:	f003 f9e5 	bl	8003d06 <HAL_HRTIM_EventPrescalerConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_HRTIM_Init+0x7e>
  {
    Error_Handler();
 8000942:	f001 f915 	bl	8001b70 <Error_Handler>
  }
  pEventCfg.Source = HRTIM_EVENTSRC_3;
 8000946:	2302      	movs	r3, #2
 8000948:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  pEventCfg.Polarity = HRTIM_EVENTPOLARITY_HIGH;
 800094c:	2300      	movs	r3, #0
 800094e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  pEventCfg.Sensitivity = HRTIM_EVENTSENSITIVITY_RISINGEDGE;
 8000952:	2308      	movs	r3, #8
 8000954:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  pEventCfg.FastMode = HRTIM_EVENTFASTMODE_DISABLE;
 8000958:	2300      	movs	r3, #0
 800095a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_HRTIM_EventConfig(&hhrtim, HRTIM_EVENT_1, &pEventCfg) != HAL_OK)
 800095e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000962:	461a      	mov	r2, r3
 8000964:	2101      	movs	r1, #1
 8000966:	48af      	ldr	r0, [pc, #700]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000968:	f003 f99e 	bl	8003ca8 <HAL_HRTIM_EventConfig>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_HRTIM_Init+0xae>
  {
    Error_Handler();
 8000972:	f001 f8fd 	bl	8001b70 <Error_Handler>
  }
  pTimeBaseCfg.Period = 24000-1;
 8000976:	f645 53bf 	movw	r3, #23999	@ 0x5dbf
 800097a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  pTimeBaseCfg.RepetitionCounter = 0x00;
 800097e:	2300      	movs	r3, #0
 8000980:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_DIV1;
 8000984:	2305      	movs	r3, #5
 8000986:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 800098a:	2308      	movs	r3, #8
 800098c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8000990:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000994:	461a      	mov	r2, r3
 8000996:	2100      	movs	r1, #0
 8000998:	48a2      	ldr	r0, [pc, #648]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 800099a:	f003 f95d 	bl	8003c58 <HAL_HRTIM_TimeBaseConfig>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_HRTIM_Init+0xe0>
  {
    Error_Handler();
 80009a4:	f001 f8e4 	bl	8001b70 <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 80009a8:	2300      	movs	r3, #0
 80009aa:	633b      	str	r3, [r7, #48]	@ 0x30
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 80009ac:	2300      	movs	r3, #0
 80009ae:	637b      	str	r3, [r7, #52]	@ 0x34
  pTimerCfg.DMASrcAddress = 0x0000;
 80009b0:	2300      	movs	r3, #0
 80009b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  pTimerCfg.DMADstAddress = 0x0000;
 80009b4:	2300      	movs	r3, #0
 80009b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pTimerCfg.DMASize = 0x1;
 80009b8:	2301      	movs	r3, #1
 80009ba:	643b      	str	r3, [r7, #64]	@ 0x40
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 80009bc:	2300      	movs	r3, #0
 80009be:	647b      	str	r3, [r7, #68]	@ 0x44
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 80009c0:	2300      	movs	r3, #0
 80009c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 80009c4:	2300      	movs	r3, #0
 80009c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 80009c8:	2300      	movs	r3, #0
 80009ca:	653b      	str	r3, [r7, #80]	@ 0x50
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 80009cc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80009d0:	657b      	str	r3, [r7, #84]	@ 0x54
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 80009d2:	2300      	movs	r3, #0
 80009d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 80009d6:	2300      	movs	r3, #0
 80009d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 80009da:	2300      	movs	r3, #0
 80009dc:	663b      	str	r3, [r7, #96]	@ 0x60
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 80009de:	2300      	movs	r3, #0
 80009e0:	667b      	str	r3, [r7, #100]	@ 0x64
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 80009e2:	2300      	movs	r3, #0
 80009e4:	66bb      	str	r3, [r7, #104]	@ 0x68
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 80009e6:	2300      	movs	r3, #0
 80009e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 80009ea:	2300      	movs	r3, #0
 80009ec:	673b      	str	r3, [r7, #112]	@ 0x70
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 80009ee:	2300      	movs	r3, #0
 80009f0:	677b      	str	r3, [r7, #116]	@ 0x74
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 80009f2:	2300      	movs	r3, #0
 80009f4:	67bb      	str	r3, [r7, #120]	@ 0x78
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_EEV_1;
 80009f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_ENABLED;
 80009fc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000a00:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8000a04:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a08:	461a      	mov	r2, r3
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4885      	ldr	r0, [pc, #532]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000a0e:	f003 f9b3 	bl	8003d78 <HAL_HRTIM_WaveformTimerConfig>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_HRTIM_Init+0x154>
  {
    Error_Handler();
 8000a18:	f001 f8aa 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8000a1c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a20:	461a      	mov	r2, r3
 8000a22:	2101      	movs	r1, #1
 8000a24:	487f      	ldr	r0, [pc, #508]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000a26:	f003 f9a7 	bl	8003d78 <HAL_HRTIM_WaveformTimerConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <MX_HRTIM_Init+0x16c>
  {
    Error_Handler();
 8000a30:	f001 f89e 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, &pTimerCfg) != HAL_OK)
 8000a34:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a38:	461a      	mov	r2, r3
 8000a3a:	2102      	movs	r1, #2
 8000a3c:	4879      	ldr	r0, [pc, #484]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000a3e:	f003 f99b 	bl	8003d78 <HAL_HRTIM_WaveformTimerConfig>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_HRTIM_Init+0x184>
  {
    Error_Handler();
 8000a48:	f001 f892 	bl	8001b70 <Error_Handler>
  }
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_D_E_DELAYEDPROTECTION_DISABLED;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, &pTimerCfg) != HAL_OK)
 8000a50:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a54:	461a      	mov	r2, r3
 8000a56:	2103      	movs	r1, #3
 8000a58:	4872      	ldr	r0, [pc, #456]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000a5a:	f003 f98d 	bl	8003d78 <HAL_HRTIM_WaveformTimerConfig>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d001      	beq.n	8000a68 <MX_HRTIM_Init+0x1a0>
  {
    Error_Handler();
 8000a64:	f001 f884 	bl	8001b70 <Error_Handler>
  }
  pCompareCfg.CompareValue = 0x00005A00/2;
 8000a68:	f44f 5334 	mov.w	r3, #11520	@ 0x2d00
 8000a6c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a72:	2201      	movs	r2, #1
 8000a74:	2100      	movs	r1, #0
 8000a76:	486b      	ldr	r0, [pc, #428]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000a78:	f003 f9f0 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <MX_HRTIM_Init+0x1be>
  {
    Error_Handler();
 8000a82:	f001 f875 	bl	8001b70 <Error_Handler>
  }
  pCompareCfg.AutoDelayedMode = HRTIM_AUTODELAYEDMODE_REGULAR;
 8000a86:	2300      	movs	r3, #0
 8000a88:	62bb      	str	r3, [r7, #40]	@ 0x28
  pCompareCfg.AutoDelayedTimeout = 0x0000;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8000a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a92:	2202      	movs	r2, #2
 8000a94:	2100      	movs	r1, #0
 8000a96:	4863      	ldr	r0, [pc, #396]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000a98:	f003 f9e0 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d001      	beq.n	8000aa6 <MX_HRTIM_Init+0x1de>
  {
    Error_Handler();
 8000aa2:	f001 f865 	bl	8001b70 <Error_Handler>
  }

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8000aa6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000aaa:	2202      	movs	r2, #2
 8000aac:	2101      	movs	r1, #1
 8000aae:	485d      	ldr	r0, [pc, #372]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000ab0:	f003 f9d4 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_HRTIM_Init+0x1f6>
  {
    Error_Handler();
 8000aba:	f001 f859 	bl	8001b70 <Error_Handler>
  }

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8000abe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ac2:	2202      	movs	r2, #2
 8000ac4:	2102      	movs	r1, #2
 8000ac6:	4857      	ldr	r0, [pc, #348]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000ac8:	f003 f9c8 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_HRTIM_Init+0x20e>
  {
    Error_Handler();
 8000ad2:	f001 f84d 	bl	8001b70 <Error_Handler>
  }

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8000ad6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ada:	2202      	movs	r2, #2
 8000adc:	2103      	movs	r1, #3
 8000ade:	4851      	ldr	r0, [pc, #324]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000ae0:	f003 f9bc 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_HRTIM_Init+0x226>
  {
    Error_Handler();
 8000aea:	f001 f841 	bl	8001b70 <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8000aee:	2300      	movs	r3, #0
 8000af0:	607b      	str	r3, [r7, #4]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_EEV_1|HRTIM_OUTPUTSET_TIMPER;
 8000af2:	4b4e      	ldr	r3, [pc, #312]	@ (8000c2c <MX_HRTIM_Init+0x364>)
 8000af4:	60bb      	str	r3, [r7, #8]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 8000af6:	2308      	movs	r3, #8
 8000af8:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_INACTIVE;
 8000afe:	2300      	movs	r3, #0
 8000b00:	617b      	str	r3, [r7, #20]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8000b02:	2300      	movs	r3, #0
 8000b04:	61bb      	str	r3, [r7, #24]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8000b06:	2300      	movs	r3, #0
 8000b08:	61fb      	str	r3, [r7, #28]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8000b0e:	1d3b      	adds	r3, r7, #4
 8000b10:	2201      	movs	r2, #1
 8000b12:	2100      	movs	r1, #0
 8000b14:	4843      	ldr	r0, [pc, #268]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b16:	f003 fb0f 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d001      	beq.n	8000b24 <MX_HRTIM_Init+0x25c>
  {
    Error_Handler();
 8000b20:	f001 f826 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB1, &pOutputCfg) != HAL_OK)
 8000b24:	1d3b      	adds	r3, r7, #4
 8000b26:	2204      	movs	r2, #4
 8000b28:	2101      	movs	r1, #1
 8000b2a:	483e      	ldr	r0, [pc, #248]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b2c:	f003 fb04 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_HRTIM_Init+0x272>
  {
    Error_Handler();
 8000b36:	f001 f81b 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC1, &pOutputCfg) != HAL_OK)
 8000b3a:	1d3b      	adds	r3, r7, #4
 8000b3c:	2210      	movs	r2, #16
 8000b3e:	2102      	movs	r1, #2
 8000b40:	4838      	ldr	r0, [pc, #224]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b42:	f003 faf9 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <MX_HRTIM_Init+0x288>
  {
    Error_Handler();
 8000b4c:	f001 f810 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD1, &pOutputCfg) != HAL_OK)
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	2240      	movs	r2, #64	@ 0x40
 8000b54:	2103      	movs	r1, #3
 8000b56:	4833      	ldr	r0, [pc, #204]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b58:	f003 faee 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_HRTIM_Init+0x29e>
  {
    Error_Handler();
 8000b62:	f001 f805 	bl	8001b70 <Error_Handler>
  }
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP2;
 8000b66:	2310      	movs	r3, #16
 8000b68:	60fb      	str	r3, [r7, #12]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8000b6a:	1d3b      	adds	r3, r7, #4
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	2100      	movs	r1, #0
 8000b70:	482c      	ldr	r0, [pc, #176]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b72:	f003 fae1 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d001      	beq.n	8000b80 <MX_HRTIM_Init+0x2b8>
  {
    Error_Handler();
 8000b7c:	f000 fff8 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, HRTIM_OUTPUT_TB2, &pOutputCfg) != HAL_OK)
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	2208      	movs	r2, #8
 8000b84:	2101      	movs	r1, #1
 8000b86:	4827      	ldr	r0, [pc, #156]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b88:	f003 fad6 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_HRTIM_Init+0x2ce>
  {
    Error_Handler();
 8000b92:	f000 ffed 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_OUTPUT_TC2, &pOutputCfg) != HAL_OK)
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2220      	movs	r2, #32
 8000b9a:	2102      	movs	r1, #2
 8000b9c:	4821      	ldr	r0, [pc, #132]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000b9e:	f003 facb 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_HRTIM_Init+0x2e4>
  {
    Error_Handler();
 8000ba8:	f000 ffe2 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, HRTIM_OUTPUT_TD2, &pOutputCfg) != HAL_OK)
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	2280      	movs	r2, #128	@ 0x80
 8000bb0:	2103      	movs	r1, #3
 8000bb2:	481c      	ldr	r0, [pc, #112]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000bb4:	f003 fac0 	bl	8004138 <HAL_HRTIM_WaveformOutputConfig>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d001      	beq.n	8000bc2 <MX_HRTIM_Init+0x2fa>
  {
    Error_Handler();
 8000bbe:	f000 ffd7 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8000bc2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bc6:	461a      	mov	r2, r3
 8000bc8:	2101      	movs	r1, #1
 8000bca:	4816      	ldr	r0, [pc, #88]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000bcc:	f003 f844 	bl	8003c58 <HAL_HRTIM_TimeBaseConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MX_HRTIM_Init+0x312>
  {
    Error_Handler();
 8000bd6:	f000 ffcb 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_B, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000bda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bde:	2201      	movs	r2, #1
 8000be0:	2101      	movs	r1, #1
 8000be2:	4810      	ldr	r0, [pc, #64]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000be4:	f003 f93a 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_HRTIM_Init+0x32a>
  {
    Error_Handler();
 8000bee:	f000 ffbf 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, &pTimeBaseCfg) != HAL_OK)
 8000bf2:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	2102      	movs	r1, #2
 8000bfa:	480a      	ldr	r0, [pc, #40]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000bfc:	f003 f82c 	bl	8003c58 <HAL_HRTIM_TimeBaseConfig>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_HRTIM_Init+0x342>
  {
    Error_Handler();
 8000c06:	f000 ffb3 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_C, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000c0a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c0e:	2201      	movs	r2, #1
 8000c10:	2102      	movs	r1, #2
 8000c12:	4804      	ldr	r0, [pc, #16]	@ (8000c24 <MX_HRTIM_Init+0x35c>)
 8000c14:	f003 f922 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d008      	beq.n	8000c30 <MX_HRTIM_Init+0x368>
  {
    Error_Handler();
 8000c1e:	f000 ffa7 	bl	8001b70 <Error_Handler>
 8000c22:	e005      	b.n	8000c30 <MX_HRTIM_Init+0x368>
 8000c24:	24000084 	.word	0x24000084
 8000c28:	40017400 	.word	0x40017400
 8000c2c:	00200004 	.word	0x00200004
  }
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, &pTimeBaseCfg) != HAL_OK)
 8000c30:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c34:	461a      	mov	r2, r3
 8000c36:	2103      	movs	r1, #3
 8000c38:	480d      	ldr	r0, [pc, #52]	@ (8000c70 <MX_HRTIM_Init+0x3a8>)
 8000c3a:	f003 f80d 	bl	8003c58 <HAL_HRTIM_TimeBaseConfig>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_HRTIM_Init+0x380>
  {
    Error_Handler();
 8000c44:	f000 ff94 	bl	8001b70 <Error_Handler>
  }
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim, HRTIM_TIMERINDEX_TIMER_D, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8000c48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2103      	movs	r1, #3
 8000c50:	4807      	ldr	r0, [pc, #28]	@ (8000c70 <MX_HRTIM_Init+0x3a8>)
 8000c52:	f003 f903 	bl	8003e5c <HAL_HRTIM_WaveformCompareConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_HRTIM_Init+0x398>
  {
    Error_Handler();
 8000c5c:	f000 ff88 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM_Init 2 */

  /* USER CODE END HRTIM_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim);
 8000c60:	4803      	ldr	r0, [pc, #12]	@ (8000c70 <MX_HRTIM_Init+0x3a8>)
 8000c62:	f000 ffdf 	bl	8001c24 <HAL_HRTIM_MspPostInit>

}
 8000c66:	bf00      	nop
 8000c68:	37a8      	adds	r7, #168	@ 0xa8
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	24000084 	.word	0x24000084

08000c74 <MX_LPTIM1_Init>:
  * @brief LPTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM1_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE END LPTIM1_Init 0 */

  /* USER CODE BEGIN LPTIM1_Init 1 */

  /* USER CODE END LPTIM1_Init 1 */
  hlptim1.Instance = LPTIM1;
 8000c78:	4b12      	ldr	r3, [pc, #72]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000c7a:	4a13      	ldr	r2, [pc, #76]	@ (8000cc8 <MX_LPTIM1_Init+0x54>)
 8000c7c:	601a      	str	r2, [r3, #0]
  hlptim1.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8000c7e:	4b11      	ldr	r3, [pc, #68]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	605a      	str	r2, [r3, #4]
  hlptim1.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8000c84:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  hlptim1.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000c8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c90:	615a      	str	r2, [r3, #20]
  hlptim1.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH;
 8000c92:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	621a      	str	r2, [r3, #32]
  hlptim1.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8000c98:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim1.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 8000c9e:	4b09      	ldr	r3, [pc, #36]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim1.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 8000ca4:	4b07      	ldr	r3, [pc, #28]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim1.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 8000caa:	4b06      	ldr	r3, [pc, #24]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_LPTIM_Init(&hlptim1) != HAL_OK)
 8000cb0:	4804      	ldr	r0, [pc, #16]	@ (8000cc4 <MX_LPTIM1_Init+0x50>)
 8000cb2:	f003 ffe9 	bl	8004c88 <HAL_LPTIM_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_LPTIM1_Init+0x4c>
  {
    Error_Handler();
 8000cbc:	f000 ff58 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM1_Init 2 */

  /* USER CODE END LPTIM1_Init 2 */

}
 8000cc0:	bf00      	nop
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	24000160 	.word	0x24000160
 8000cc8:	40002400 	.word	0x40002400

08000ccc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b09a      	sub	sp, #104	@ 0x68
 8000cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cd2:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	605a      	str	r2, [r3, #4]
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ce0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
 8000cf6:	609a      	str	r2, [r3, #8]
 8000cf8:	60da      	str	r2, [r3, #12]
 8000cfa:	611a      	str	r2, [r3, #16]
 8000cfc:	615a      	str	r2, [r3, #20]
 8000cfe:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000d00:	1d3b      	adds	r3, r7, #4
 8000d02:	222c      	movs	r2, #44	@ 0x2c
 8000d04:	2100      	movs	r1, #0
 8000d06:	4618      	mov	r0, r3
 8000d08:	f00a f83a 	bl	800ad80 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000d0c:	4b55      	ldr	r3, [pc, #340]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d0e:	4a56      	ldr	r2, [pc, #344]	@ (8000e68 <MX_TIM1_Init+0x19c>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000d12:	4b54      	ldr	r3, [pc, #336]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b52      	ldr	r3, [pc, #328]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 24000-1;
 8000d1e:	4b51      	ldr	r3, [pc, #324]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d20:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8000d24:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d26:	4b4f      	ldr	r3, [pc, #316]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000d2c:	4b4d      	ldr	r3, [pc, #308]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000d32:	4b4c      	ldr	r3, [pc, #304]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d34:	2280      	movs	r2, #128	@ 0x80
 8000d36:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000d38:	484a      	ldr	r0, [pc, #296]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d3a:	f006 ff83 	bl	8007c44 <HAL_TIM_Base_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000d44:	f000 ff14 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d4c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000d4e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000d52:	4619      	mov	r1, r3
 8000d54:	4843      	ldr	r0, [pc, #268]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d56:	f007 fbc7 	bl	80084e8 <HAL_TIM_ConfigClockSource>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d001      	beq.n	8000d64 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000d60:	f000 ff06 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000d64:	483f      	ldr	r0, [pc, #252]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d66:	f007 f83d 	bl	8007de4 <HAL_TIM_PWM_Init>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d001      	beq.n	8000d74 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000d70:	f000 fefe 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d74:	2320      	movs	r3, #32
 8000d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d80:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000d84:	4619      	mov	r1, r3
 8000d86:	4837      	ldr	r0, [pc, #220]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000d88:	f008 f90e 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8000d92:	f000 feed 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d96:	2360      	movs	r3, #96	@ 0x60
 8000d98:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000da2:	2300      	movs	r3, #0
 8000da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000da6:	2300      	movs	r3, #0
 8000da8:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000daa:	2300      	movs	r3, #0
 8000dac:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000dae:	2300      	movs	r3, #0
 8000db0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000db2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000db6:	2200      	movs	r2, #0
 8000db8:	4619      	mov	r1, r3
 8000dba:	482a      	ldr	r0, [pc, #168]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000dbc:	f007 fa80 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8000dc6:	f000 fed3 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dca:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dce:	2204      	movs	r2, #4
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4824      	ldr	r0, [pc, #144]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000dd4:	f007 fa74 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000dde:	f000 fec7 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000de2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000de6:	2208      	movs	r2, #8
 8000de8:	4619      	mov	r1, r3
 8000dea:	481e      	ldr	r0, [pc, #120]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000dec:	f007 fa68 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000df6:	f000 febb 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000dfa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000dfe:	220c      	movs	r2, #12
 8000e00:	4619      	mov	r1, r3
 8000e02:	4818      	ldr	r0, [pc, #96]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000e04:	f007 fa5c 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000e0e:	f000 feaf 	bl	8001b70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e12:	2300      	movs	r3, #0
 8000e14:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e2a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e30:	2300      	movs	r3, #0
 8000e32:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000e38:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e42:	1d3b      	adds	r3, r7, #4
 8000e44:	4619      	mov	r1, r3
 8000e46:	4807      	ldr	r0, [pc, #28]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000e48:	f008 f93c 	bl	80090c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <MX_TIM1_Init+0x18a>
  {
    Error_Handler();
 8000e52:	f000 fe8d 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000e56:	4803      	ldr	r0, [pc, #12]	@ (8000e64 <MX_TIM1_Init+0x198>)
 8000e58:	f001 f90c 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8000e5c:	bf00      	nop
 8000e5e:	3768      	adds	r7, #104	@ 0x68
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	24000198 	.word	0x24000198
 8000e68:	40010000 	.word	0x40010000

08000e6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08a      	sub	sp, #40	@ 0x28
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	605a      	str	r2, [r3, #4]
 8000e7c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e7e:	463b      	mov	r3, r7
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
 8000e8c:	615a      	str	r2, [r3, #20]
 8000e8e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000e90:	4b22      	ldr	r3, [pc, #136]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000e92:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000e96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000e98:	4b20      	ldr	r3, [pc, #128]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 24000-1;
 8000ea4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000ea6:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8000eaa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eac:	4b1b      	ldr	r3, [pc, #108]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000eb4:	2280      	movs	r2, #128	@ 0x80
 8000eb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000eb8:	4818      	ldr	r0, [pc, #96]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000eba:	f006 ff93 	bl	8007de4 <HAL_TIM_PWM_Init>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000ec4:	f000 fe54 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ed0:	f107 031c 	add.w	r3, r7, #28
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4811      	ldr	r0, [pc, #68]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000ed8:	f008 f866 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000ee2:	f000 fe45 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ee6:	2360      	movs	r3, #96	@ 0x60
 8000ee8:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000eea:	2300      	movs	r3, #0
 8000eec:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ef6:	463b      	mov	r3, r7
 8000ef8:	2200      	movs	r2, #0
 8000efa:	4619      	mov	r1, r3
 8000efc:	4807      	ldr	r0, [pc, #28]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000efe:	f007 f9df 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000f08:	f000 fe32 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000f0c:	4803      	ldr	r0, [pc, #12]	@ (8000f1c <MX_TIM2_Init+0xb0>)
 8000f0e:	f001 f8b1 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8000f12:	bf00      	nop
 8000f14:	3728      	adds	r7, #40	@ 0x28
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	240001e4 	.word	0x240001e4

08000f20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08e      	sub	sp, #56	@ 0x38
 8000f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f26:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f34:	f107 031c 	add.w	r3, r7, #28
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f40:	463b      	mov	r3, r7
 8000f42:	2200      	movs	r2, #0
 8000f44:	601a      	str	r2, [r3, #0]
 8000f46:	605a      	str	r2, [r3, #4]
 8000f48:	609a      	str	r2, [r3, #8]
 8000f4a:	60da      	str	r2, [r3, #12]
 8000f4c:	611a      	str	r2, [r3, #16]
 8000f4e:	615a      	str	r2, [r3, #20]
 8000f50:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000f52:	4b3d      	ldr	r3, [pc, #244]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f54:	4a3d      	ldr	r2, [pc, #244]	@ (800104c <MX_TIM4_Init+0x12c>)
 8000f56:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000f58:	4b3b      	ldr	r3, [pc, #236]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f5e:	4b3a      	ldr	r3, [pc, #232]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 24000-1;
 8000f64:	4b38      	ldr	r3, [pc, #224]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f66:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8000f6a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f6c:	4b36      	ldr	r3, [pc, #216]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000f72:	4b35      	ldr	r3, [pc, #212]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f74:	2280      	movs	r2, #128	@ 0x80
 8000f76:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000f78:	4833      	ldr	r0, [pc, #204]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f7a:	f006 fe63 	bl	8007c44 <HAL_TIM_Base_Init>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000f84:	f000 fdf4 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f88:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000f8e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f92:	4619      	mov	r1, r3
 8000f94:	482c      	ldr	r0, [pc, #176]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000f96:	f007 faa7 	bl	80084e8 <HAL_TIM_ConfigClockSource>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8000fa0:	f000 fde6 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000fa4:	4828      	ldr	r0, [pc, #160]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000fa6:	f006 ff1d 	bl	8007de4 <HAL_TIM_PWM_Init>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8000fb0:	f000 fdde 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000fbc:	f107 031c 	add.w	r3, r7, #28
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	4821      	ldr	r0, [pc, #132]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000fc4:	f007 fff0 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8000fce:	f000 fdcf 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fd2:	2360      	movs	r3, #96	@ 0x60
 8000fd4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fe2:	463b      	mov	r3, r7
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4817      	ldr	r0, [pc, #92]	@ (8001048 <MX_TIM4_Init+0x128>)
 8000fea:	f007 f969 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 8000ff4:	f000 fdbc 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000ff8:	463b      	mov	r3, r7
 8000ffa:	2204      	movs	r2, #4
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4812      	ldr	r0, [pc, #72]	@ (8001048 <MX_TIM4_Init+0x128>)
 8001000:	f007 f95e 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_TIM4_Init+0xee>
  {
    Error_Handler();
 800100a:	f000 fdb1 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800100e:	463b      	mov	r3, r7
 8001010:	2208      	movs	r2, #8
 8001012:	4619      	mov	r1, r3
 8001014:	480c      	ldr	r0, [pc, #48]	@ (8001048 <MX_TIM4_Init+0x128>)
 8001016:	f007 f953 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_TIM4_Init+0x104>
  {
    Error_Handler();
 8001020:	f000 fda6 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001024:	463b      	mov	r3, r7
 8001026:	220c      	movs	r2, #12
 8001028:	4619      	mov	r1, r3
 800102a:	4807      	ldr	r0, [pc, #28]	@ (8001048 <MX_TIM4_Init+0x128>)
 800102c:	f007 f948 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8001030:	4603      	mov	r3, r0
 8001032:	2b00      	cmp	r3, #0
 8001034:	d001      	beq.n	800103a <MX_TIM4_Init+0x11a>
  {
    Error_Handler();
 8001036:	f000 fd9b 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800103a:	4803      	ldr	r0, [pc, #12]	@ (8001048 <MX_TIM4_Init+0x128>)
 800103c:	f001 f81a 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8001040:	bf00      	nop
 8001042:	3738      	adds	r7, #56	@ 0x38
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}
 8001048:	24000230 	.word	0x24000230
 800104c:	40000800 	.word	0x40000800

08001050 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08e      	sub	sp, #56	@ 0x38
 8001054:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	f107 031c 	add.w	r3, r7, #28
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
 800106e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001070:	463b      	mov	r3, r7
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]
 800107e:	615a      	str	r2, [r3, #20]
 8001080:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001082:	4b32      	ldr	r3, [pc, #200]	@ (800114c <MX_TIM5_Init+0xfc>)
 8001084:	4a32      	ldr	r2, [pc, #200]	@ (8001150 <MX_TIM5_Init+0x100>)
 8001086:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001088:	4b30      	ldr	r3, [pc, #192]	@ (800114c <MX_TIM5_Init+0xfc>)
 800108a:	2200      	movs	r2, #0
 800108c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800108e:	4b2f      	ldr	r3, [pc, #188]	@ (800114c <MX_TIM5_Init+0xfc>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 24000-1;
 8001094:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <MX_TIM5_Init+0xfc>)
 8001096:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 800109a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800109c:	4b2b      	ldr	r3, [pc, #172]	@ (800114c <MX_TIM5_Init+0xfc>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010a2:	4b2a      	ldr	r3, [pc, #168]	@ (800114c <MX_TIM5_Init+0xfc>)
 80010a4:	2280      	movs	r2, #128	@ 0x80
 80010a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80010a8:	4828      	ldr	r0, [pc, #160]	@ (800114c <MX_TIM5_Init+0xfc>)
 80010aa:	f006 fdcb 	bl	8007c44 <HAL_TIM_Base_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 80010b4:	f000 fd5c 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80010be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010c2:	4619      	mov	r1, r3
 80010c4:	4821      	ldr	r0, [pc, #132]	@ (800114c <MX_TIM5_Init+0xfc>)
 80010c6:	f007 fa0f 	bl	80084e8 <HAL_TIM_ConfigClockSource>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 80010d0:	f000 fd4e 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80010d4:	481d      	ldr	r0, [pc, #116]	@ (800114c <MX_TIM5_Init+0xfc>)
 80010d6:	f006 fe85 	bl	8007de4 <HAL_TIM_PWM_Init>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 80010e0:	f000 fd46 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e8:	2300      	movs	r3, #0
 80010ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80010ec:	f107 031c 	add.w	r3, r7, #28
 80010f0:	4619      	mov	r1, r3
 80010f2:	4816      	ldr	r0, [pc, #88]	@ (800114c <MX_TIM5_Init+0xfc>)
 80010f4:	f007 ff58 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 80010fe:	f000 fd37 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001102:	2360      	movs	r3, #96	@ 0x60
 8001104:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800110e:	2300      	movs	r3, #0
 8001110:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001112:	463b      	mov	r3, r7
 8001114:	2204      	movs	r2, #4
 8001116:	4619      	mov	r1, r3
 8001118:	480c      	ldr	r0, [pc, #48]	@ (800114c <MX_TIM5_Init+0xfc>)
 800111a:	f007 f8d1 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001124:	f000 fd24 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001128:	463b      	mov	r3, r7
 800112a:	2208      	movs	r2, #8
 800112c:	4619      	mov	r1, r3
 800112e:	4807      	ldr	r0, [pc, #28]	@ (800114c <MX_TIM5_Init+0xfc>)
 8001130:	f007 f8c6 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d001      	beq.n	800113e <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 800113a:	f000 fd19 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800113e:	4803      	ldr	r0, [pc, #12]	@ (800114c <MX_TIM5_Init+0xfc>)
 8001140:	f000 ff98 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8001144:	bf00      	nop
 8001146:	3738      	adds	r7, #56	@ 0x38
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	2400027c 	.word	0x2400027c
 8001150:	40000c00 	.word	0x40000c00

08001154 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b096      	sub	sp, #88	@ 0x58
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800115a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001166:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800116a:	2200      	movs	r2, #0
 800116c:	601a      	str	r2, [r3, #0]
 800116e:	605a      	str	r2, [r3, #4]
 8001170:	609a      	str	r2, [r3, #8]
 8001172:	60da      	str	r2, [r3, #12]
 8001174:	611a      	str	r2, [r3, #16]
 8001176:	615a      	str	r2, [r3, #20]
 8001178:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800117a:	1d3b      	adds	r3, r7, #4
 800117c:	222c      	movs	r2, #44	@ 0x2c
 800117e:	2100      	movs	r1, #0
 8001180:	4618      	mov	r0, r3
 8001182:	f009 fdfd 	bl	800ad80 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001186:	4b38      	ldr	r3, [pc, #224]	@ (8001268 <MX_TIM8_Init+0x114>)
 8001188:	4a38      	ldr	r2, [pc, #224]	@ (800126c <MX_TIM8_Init+0x118>)
 800118a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800118c:	4b36      	ldr	r3, [pc, #216]	@ (8001268 <MX_TIM8_Init+0x114>)
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001192:	4b35      	ldr	r3, [pc, #212]	@ (8001268 <MX_TIM8_Init+0x114>)
 8001194:	2200      	movs	r2, #0
 8001196:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 24000-1;
 8001198:	4b33      	ldr	r3, [pc, #204]	@ (8001268 <MX_TIM8_Init+0x114>)
 800119a:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 800119e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a0:	4b31      	ldr	r3, [pc, #196]	@ (8001268 <MX_TIM8_Init+0x114>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80011a6:	4b30      	ldr	r3, [pc, #192]	@ (8001268 <MX_TIM8_Init+0x114>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80011ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001268 <MX_TIM8_Init+0x114>)
 80011ae:	2280      	movs	r2, #128	@ 0x80
 80011b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80011b2:	482d      	ldr	r0, [pc, #180]	@ (8001268 <MX_TIM8_Init+0x114>)
 80011b4:	f006 fe16 	bl	8007de4 <HAL_TIM_PWM_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 80011be:	f000 fcd7 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c2:	2300      	movs	r3, #0
 80011c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011c6:	2300      	movs	r3, #0
 80011c8:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ca:	2300      	movs	r3, #0
 80011cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80011ce:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011d2:	4619      	mov	r1, r3
 80011d4:	4824      	ldr	r0, [pc, #144]	@ (8001268 <MX_TIM8_Init+0x114>)
 80011d6:	f007 fee7 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 80011e0:	f000 fcc6 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011e4:	2360      	movs	r3, #96	@ 0x60
 80011e6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80011e8:	2300      	movs	r3, #0
 80011ea:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011ec:	2300      	movs	r3, #0
 80011ee:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011f4:	2300      	movs	r3, #0
 80011f6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011f8:	2300      	movs	r3, #0
 80011fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001200:	220c      	movs	r2, #12
 8001202:	4619      	mov	r1, r3
 8001204:	4818      	ldr	r0, [pc, #96]	@ (8001268 <MX_TIM8_Init+0x114>)
 8001206:	f007 f85b 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8001210:	f000 fcae 	bl	8001b70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800121c:	2300      	movs	r3, #0
 800121e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001220:	2300      	movs	r3, #0
 8001222:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001224:	2300      	movs	r3, #0
 8001226:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001228:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800122e:	2300      	movs	r3, #0
 8001230:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001236:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800123a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800123c:	2300      	movs	r3, #0
 800123e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001240:	2300      	movs	r3, #0
 8001242:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	4619      	mov	r1, r3
 8001248:	4807      	ldr	r0, [pc, #28]	@ (8001268 <MX_TIM8_Init+0x114>)
 800124a:	f007 ff3b 	bl	80090c4 <HAL_TIMEx_ConfigBreakDeadTime>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM8_Init+0x104>
  {
    Error_Handler();
 8001254:	f000 fc8c 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001258:	4803      	ldr	r0, [pc, #12]	@ (8001268 <MX_TIM8_Init+0x114>)
 800125a:	f000 ff0b 	bl	8002074 <HAL_TIM_MspPostInit>

}
 800125e:	bf00      	nop
 8001260:	3758      	adds	r7, #88	@ 0x58
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	240002c8 	.word	0x240002c8
 800126c:	40010400 	.word	0x40010400

08001270 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b08e      	sub	sp, #56	@ 0x38
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001276:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001284:	f107 031c 	add.w	r3, r7, #28
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001290:	463b      	mov	r3, r7
 8001292:	2200      	movs	r2, #0
 8001294:	601a      	str	r2, [r3, #0]
 8001296:	605a      	str	r2, [r3, #4]
 8001298:	609a      	str	r2, [r3, #8]
 800129a:	60da      	str	r2, [r3, #12]
 800129c:	611a      	str	r2, [r3, #16]
 800129e:	615a      	str	r2, [r3, #20]
 80012a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 80012a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012a4:	4a2d      	ldr	r2, [pc, #180]	@ (800135c <MX_TIM12_Init+0xec>)
 80012a6:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 80012a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 24000-1;
 80012b4:	4b28      	ldr	r3, [pc, #160]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012b6:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 80012ba:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012bc:	4b26      	ldr	r3, [pc, #152]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012c2:	4b25      	ldr	r3, [pc, #148]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012c4:	2280      	movs	r2, #128	@ 0x80
 80012c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80012c8:	4823      	ldr	r0, [pc, #140]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012ca:	f006 fcbb 	bl	8007c44 <HAL_TIM_Base_Init>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <MX_TIM12_Init+0x68>
  {
    Error_Handler();
 80012d4:	f000 fc4c 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 80012de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012e2:	4619      	mov	r1, r3
 80012e4:	481c      	ldr	r0, [pc, #112]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012e6:	f007 f8ff 	bl	80084e8 <HAL_TIM_ConfigClockSource>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <MX_TIM12_Init+0x84>
  {
    Error_Handler();
 80012f0:	f000 fc3e 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 80012f4:	4818      	ldr	r0, [pc, #96]	@ (8001358 <MX_TIM12_Init+0xe8>)
 80012f6:	f006 fd75 	bl	8007de4 <HAL_TIM_PWM_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_TIM12_Init+0x94>
  {
    Error_Handler();
 8001300:	f000 fc36 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 800130c:	f107 031c 	add.w	r3, r7, #28
 8001310:	4619      	mov	r1, r3
 8001312:	4811      	ldr	r0, [pc, #68]	@ (8001358 <MX_TIM12_Init+0xe8>)
 8001314:	f007 fe48 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_TIM12_Init+0xb2>
  {
    Error_Handler();
 800131e:	f000 fc27 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001322:	2360      	movs	r3, #96	@ 0x60
 8001324:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800132a:	2300      	movs	r3, #0
 800132c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800132e:	2300      	movs	r3, #0
 8001330:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001332:	463b      	mov	r3, r7
 8001334:	2204      	movs	r2, #4
 8001336:	4619      	mov	r1, r3
 8001338:	4807      	ldr	r0, [pc, #28]	@ (8001358 <MX_TIM12_Init+0xe8>)
 800133a:	f006 ffc1 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <MX_TIM12_Init+0xd8>
  {
    Error_Handler();
 8001344:	f000 fc14 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001348:	4803      	ldr	r0, [pc, #12]	@ (8001358 <MX_TIM12_Init+0xe8>)
 800134a:	f000 fe93 	bl	8002074 <HAL_TIM_MspPostInit>

}
 800134e:	bf00      	nop
 8001350:	3738      	adds	r7, #56	@ 0x38
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	24000314 	.word	0x24000314
 800135c:	40001800 	.word	0x40001800

08001360 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b088      	sub	sp, #32
 8001364:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
 8001374:	615a      	str	r2, [r3, #20]
 8001376:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8001378:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <MX_TIM13_Init+0x94>)
 800137a:	4a1f      	ldr	r2, [pc, #124]	@ (80013f8 <MX_TIM13_Init+0x98>)
 800137c:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 0;
 800137e:	4b1d      	ldr	r3, [pc, #116]	@ (80013f4 <MX_TIM13_Init+0x94>)
 8001380:	2200      	movs	r2, #0
 8001382:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b1b      	ldr	r3, [pc, #108]	@ (80013f4 <MX_TIM13_Init+0x94>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 24000-1;
 800138a:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <MX_TIM13_Init+0x94>)
 800138c:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8001390:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001392:	4b18      	ldr	r3, [pc, #96]	@ (80013f4 <MX_TIM13_Init+0x94>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001398:	4b16      	ldr	r3, [pc, #88]	@ (80013f4 <MX_TIM13_Init+0x94>)
 800139a:	2280      	movs	r2, #128	@ 0x80
 800139c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 800139e:	4815      	ldr	r0, [pc, #84]	@ (80013f4 <MX_TIM13_Init+0x94>)
 80013a0:	f006 fc50 	bl	8007c44 <HAL_TIM_Base_Init>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 80013aa:	f000 fbe1 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 80013ae:	4811      	ldr	r0, [pc, #68]	@ (80013f4 <MX_TIM13_Init+0x94>)
 80013b0:	f006 fd18 	bl	8007de4 <HAL_TIM_PWM_Init>
 80013b4:	4603      	mov	r3, r0
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d001      	beq.n	80013be <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 80013ba:	f000 fbd9 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013be:	2360      	movs	r3, #96	@ 0x60
 80013c0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	2200      	movs	r2, #0
 80013d2:	4619      	mov	r1, r3
 80013d4:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <MX_TIM13_Init+0x94>)
 80013d6:	f006 ff73 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 80013e0:	f000 fbc6 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 80013e4:	4803      	ldr	r0, [pc, #12]	@ (80013f4 <MX_TIM13_Init+0x94>)
 80013e6:	f000 fe45 	bl	8002074 <HAL_TIM_MspPostInit>

}
 80013ea:	bf00      	nop
 80013ec:	3720      	adds	r7, #32
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	24000360 	.word	0x24000360
 80013f8:	40001c00 	.word	0x40001c00

080013fc <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]
 800140e:	611a      	str	r2, [r3, #16]
 8001410:	615a      	str	r2, [r3, #20]
 8001412:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001414:	4b1e      	ldr	r3, [pc, #120]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001416:	4a1f      	ldr	r2, [pc, #124]	@ (8001494 <MX_TIM14_Init+0x98>)
 8001418:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 800141a:	4b1d      	ldr	r3, [pc, #116]	@ (8001490 <MX_TIM14_Init+0x94>)
 800141c:	2200      	movs	r2, #0
 800141e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001420:	4b1b      	ldr	r3, [pc, #108]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001422:	2200      	movs	r2, #0
 8001424:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 24000-1;
 8001426:	4b1a      	ldr	r3, [pc, #104]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001428:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 800142c:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142e:	4b18      	ldr	r3, [pc, #96]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001430:	2200      	movs	r2, #0
 8001432:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001434:	4b16      	ldr	r3, [pc, #88]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001436:	2280      	movs	r2, #128	@ 0x80
 8001438:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800143a:	4815      	ldr	r0, [pc, #84]	@ (8001490 <MX_TIM14_Init+0x94>)
 800143c:	f006 fc02 	bl	8007c44 <HAL_TIM_Base_Init>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	d001      	beq.n	800144a <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 8001446:	f000 fb93 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800144a:	4811      	ldr	r0, [pc, #68]	@ (8001490 <MX_TIM14_Init+0x94>)
 800144c:	f006 fcca 	bl	8007de4 <HAL_TIM_PWM_Init>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 8001456:	f000 fb8b 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800145a:	2360      	movs	r3, #96	@ 0x60
 800145c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800145e:	2300      	movs	r3, #0
 8001460:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	2200      	movs	r2, #0
 800146e:	4619      	mov	r1, r3
 8001470:	4807      	ldr	r0, [pc, #28]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001472:	f006 ff25 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d001      	beq.n	8001480 <MX_TIM14_Init+0x84>
  {
    Error_Handler();
 800147c:	f000 fb78 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001480:	4803      	ldr	r0, [pc, #12]	@ (8001490 <MX_TIM14_Init+0x94>)
 8001482:	f000 fdf7 	bl	8002074 <HAL_TIM_MspPostInit>

}
 8001486:	bf00      	nop
 8001488:	3720      	adds	r7, #32
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	240003ac 	.word	0x240003ac
 8001494:	40002000 	.word	0x40002000

08001498 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b09a      	sub	sp, #104	@ 0x68
 800149c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
 80014a6:	605a      	str	r2, [r3, #4]
 80014a8:	609a      	str	r2, [r3, #8]
 80014aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014ac:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
 80014c0:	605a      	str	r2, [r3, #4]
 80014c2:	609a      	str	r2, [r3, #8]
 80014c4:	60da      	str	r2, [r3, #12]
 80014c6:	611a      	str	r2, [r3, #16]
 80014c8:	615a      	str	r2, [r3, #20]
 80014ca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	222c      	movs	r2, #44	@ 0x2c
 80014d0:	2100      	movs	r1, #0
 80014d2:	4618      	mov	r0, r3
 80014d4:	f009 fc54 	bl	800ad80 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 80014d8:	4b45      	ldr	r3, [pc, #276]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80014da:	4a46      	ldr	r2, [pc, #280]	@ (80015f4 <MX_TIM15_Init+0x15c>)
 80014dc:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 80014de:	4b44      	ldr	r3, [pc, #272]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e4:	4b42      	ldr	r3, [pc, #264]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 24000-1;
 80014ea:	4b41      	ldr	r3, [pc, #260]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80014ec:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 80014f0:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f2:	4b3f      	ldr	r3, [pc, #252]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80014f8:	4b3d      	ldr	r3, [pc, #244]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014fe:	4b3c      	ldr	r3, [pc, #240]	@ (80015f0 <MX_TIM15_Init+0x158>)
 8001500:	2280      	movs	r2, #128	@ 0x80
 8001502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8001504:	483a      	ldr	r0, [pc, #232]	@ (80015f0 <MX_TIM15_Init+0x158>)
 8001506:	f006 fb9d 	bl	8007c44 <HAL_TIM_Base_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8001510:	f000 fb2e 	bl	8001b70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001514:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001518:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800151a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800151e:	4619      	mov	r1, r3
 8001520:	4833      	ldr	r0, [pc, #204]	@ (80015f0 <MX_TIM15_Init+0x158>)
 8001522:	f006 ffe1 	bl	80084e8 <HAL_TIM_ConfigClockSource>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM15_Init+0x98>
  {
    Error_Handler();
 800152c:	f000 fb20 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8001530:	482f      	ldr	r0, [pc, #188]	@ (80015f0 <MX_TIM15_Init+0x158>)
 8001532:	f006 fc57 	bl	8007de4 <HAL_TIM_PWM_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM15_Init+0xa8>
  {
    Error_Handler();
 800153c:	f000 fb18 	bl	8001b70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001548:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800154c:	4619      	mov	r1, r3
 800154e:	4828      	ldr	r0, [pc, #160]	@ (80015f0 <MX_TIM15_Init+0x158>)
 8001550:	f007 fd2a 	bl	8008fa8 <HAL_TIMEx_MasterConfigSynchronization>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM15_Init+0xc6>
  {
    Error_Handler();
 800155a:	f000 fb09 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800155e:	2360      	movs	r3, #96	@ 0x60
 8001560:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001566:	2300      	movs	r3, #0
 8001568:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800156a:	2300      	movs	r3, #0
 800156c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800156e:	2300      	movs	r3, #0
 8001570:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001572:	2300      	movs	r3, #0
 8001574:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001576:	2300      	movs	r3, #0
 8001578:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800157a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800157e:	2200      	movs	r2, #0
 8001580:	4619      	mov	r1, r3
 8001582:	481b      	ldr	r0, [pc, #108]	@ (80015f0 <MX_TIM15_Init+0x158>)
 8001584:	f006 fe9c 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM15_Init+0xfa>
  {
    Error_Handler();
 800158e:	f000 faef 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001592:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001596:	2204      	movs	r2, #4
 8001598:	4619      	mov	r1, r3
 800159a:	4815      	ldr	r0, [pc, #84]	@ (80015f0 <MX_TIM15_Init+0x158>)
 800159c:	f006 fe90 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <MX_TIM15_Init+0x112>
  {
    Error_Handler();
 80015a6:	f000 fae3 	bl	8001b70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80015aa:	2300      	movs	r3, #0
 80015ac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80015b2:	2300      	movs	r3, #0
 80015b4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80015ba:	2300      	movs	r3, #0
 80015bc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80015be:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015c2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80015c8:	2300      	movs	r3, #0
 80015ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80015cc:	1d3b      	adds	r3, r7, #4
 80015ce:	4619      	mov	r1, r3
 80015d0:	4807      	ldr	r0, [pc, #28]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80015d2:	f007 fd77 	bl	80090c4 <HAL_TIMEx_ConfigBreakDeadTime>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM15_Init+0x148>
  {
    Error_Handler();
 80015dc:	f000 fac8 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80015e0:	4803      	ldr	r0, [pc, #12]	@ (80015f0 <MX_TIM15_Init+0x158>)
 80015e2:	f000 fd47 	bl	8002074 <HAL_TIM_MspPostInit>

}
 80015e6:	bf00      	nop
 80015e8:	3768      	adds	r7, #104	@ 0x68
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	240003f8 	.word	0x240003f8
 80015f4:	40014000 	.word	0x40014000

080015f8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b092      	sub	sp, #72	@ 0x48
 80015fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80015fe:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]
 800160e:	615a      	str	r2, [r3, #20]
 8001610:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001612:	463b      	mov	r3, r7
 8001614:	222c      	movs	r2, #44	@ 0x2c
 8001616:	2100      	movs	r1, #0
 8001618:	4618      	mov	r0, r3
 800161a:	f009 fbb1 	bl	800ad80 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800161e:	4b31      	ldr	r3, [pc, #196]	@ (80016e4 <MX_TIM16_Init+0xec>)
 8001620:	4a31      	ldr	r2, [pc, #196]	@ (80016e8 <MX_TIM16_Init+0xf0>)
 8001622:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001624:	4b2f      	ldr	r3, [pc, #188]	@ (80016e4 <MX_TIM16_Init+0xec>)
 8001626:	2200      	movs	r2, #0
 8001628:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800162a:	4b2e      	ldr	r3, [pc, #184]	@ (80016e4 <MX_TIM16_Init+0xec>)
 800162c:	2200      	movs	r2, #0
 800162e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 24000-1;
 8001630:	4b2c      	ldr	r3, [pc, #176]	@ (80016e4 <MX_TIM16_Init+0xec>)
 8001632:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8001636:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001638:	4b2a      	ldr	r3, [pc, #168]	@ (80016e4 <MX_TIM16_Init+0xec>)
 800163a:	2200      	movs	r2, #0
 800163c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800163e:	4b29      	ldr	r3, [pc, #164]	@ (80016e4 <MX_TIM16_Init+0xec>)
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001644:	4b27      	ldr	r3, [pc, #156]	@ (80016e4 <MX_TIM16_Init+0xec>)
 8001646:	2280      	movs	r2, #128	@ 0x80
 8001648:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800164a:	4826      	ldr	r0, [pc, #152]	@ (80016e4 <MX_TIM16_Init+0xec>)
 800164c:	f006 fafa 	bl	8007c44 <HAL_TIM_Base_Init>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001656:	f000 fa8b 	bl	8001b70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 800165a:	4822      	ldr	r0, [pc, #136]	@ (80016e4 <MX_TIM16_Init+0xec>)
 800165c:	f006 fbc2 	bl	8007de4 <HAL_TIM_PWM_Init>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d001      	beq.n	800166a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001666:	f000 fa83 	bl	8001b70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800166a:	2360      	movs	r3, #96	@ 0x60
 800166c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001672:	2300      	movs	r3, #0
 8001674:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001676:	2300      	movs	r3, #0
 8001678:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800167a:	2300      	movs	r3, #0
 800167c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800167e:	2300      	movs	r3, #0
 8001680:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001682:	2300      	movs	r3, #0
 8001684:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001686:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800168a:	2200      	movs	r2, #0
 800168c:	4619      	mov	r1, r3
 800168e:	4815      	ldr	r0, [pc, #84]	@ (80016e4 <MX_TIM16_Init+0xec>)
 8001690:	f006 fe16 	bl	80082c0 <HAL_TIM_PWM_ConfigChannel>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 800169a:	f000 fa69 	bl	8001b70 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80016b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80016b8:	2300      	movs	r3, #0
 80016ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80016bc:	2300      	movs	r3, #0
 80016be:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80016c0:	463b      	mov	r3, r7
 80016c2:	4619      	mov	r1, r3
 80016c4:	4807      	ldr	r0, [pc, #28]	@ (80016e4 <MX_TIM16_Init+0xec>)
 80016c6:	f007 fcfd 	bl	80090c4 <HAL_TIMEx_ConfigBreakDeadTime>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d001      	beq.n	80016d4 <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 80016d0:	f000 fa4e 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80016d4:	4803      	ldr	r0, [pc, #12]	@ (80016e4 <MX_TIM16_Init+0xec>)
 80016d6:	f000 fccd 	bl	8002074 <HAL_TIM_MspPostInit>

}
 80016da:	bf00      	nop
 80016dc:	3748      	adds	r7, #72	@ 0x48
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	24000444 	.word	0x24000444
 80016e8:	40014400 	.word	0x40014400

080016ec <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80016f0:	4b22      	ldr	r3, [pc, #136]	@ (800177c <MX_UART4_Init+0x90>)
 80016f2:	4a23      	ldr	r2, [pc, #140]	@ (8001780 <MX_UART4_Init+0x94>)
 80016f4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_UART4_Init+0x90>)
 80016f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80016fc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80016fe:	4b1f      	ldr	r3, [pc, #124]	@ (800177c <MX_UART4_Init+0x90>)
 8001700:	2200      	movs	r2, #0
 8001702:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001704:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_UART4_Init+0x90>)
 8001706:	2200      	movs	r2, #0
 8001708:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800170a:	4b1c      	ldr	r3, [pc, #112]	@ (800177c <MX_UART4_Init+0x90>)
 800170c:	2200      	movs	r2, #0
 800170e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001710:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_UART4_Init+0x90>)
 8001712:	220c      	movs	r2, #12
 8001714:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001716:	4b19      	ldr	r3, [pc, #100]	@ (800177c <MX_UART4_Init+0x90>)
 8001718:	2200      	movs	r2, #0
 800171a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800171c:	4b17      	ldr	r3, [pc, #92]	@ (800177c <MX_UART4_Init+0x90>)
 800171e:	2200      	movs	r2, #0
 8001720:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001722:	4b16      	ldr	r3, [pc, #88]	@ (800177c <MX_UART4_Init+0x90>)
 8001724:	2200      	movs	r2, #0
 8001726:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <MX_UART4_Init+0x90>)
 800172a:	2200      	movs	r2, #0
 800172c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800172e:	4b13      	ldr	r3, [pc, #76]	@ (800177c <MX_UART4_Init+0x90>)
 8001730:	2200      	movs	r2, #0
 8001732:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001734:	4811      	ldr	r0, [pc, #68]	@ (800177c <MX_UART4_Init+0x90>)
 8001736:	f007 fd61 	bl	80091fc <HAL_UART_Init>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001740:	f000 fa16 	bl	8001b70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001744:	2100      	movs	r1, #0
 8001746:	480d      	ldr	r0, [pc, #52]	@ (800177c <MX_UART4_Init+0x90>)
 8001748:	f009 fa30 	bl	800abac <HAL_UARTEx_SetTxFifoThreshold>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001752:	f000 fa0d 	bl	8001b70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001756:	2100      	movs	r1, #0
 8001758:	4808      	ldr	r0, [pc, #32]	@ (800177c <MX_UART4_Init+0x90>)
 800175a:	f009 fa65 	bl	800ac28 <HAL_UARTEx_SetRxFifoThreshold>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001764:	f000 fa04 	bl	8001b70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001768:	4804      	ldr	r0, [pc, #16]	@ (800177c <MX_UART4_Init+0x90>)
 800176a:	f009 f9e6 	bl	800ab3a <HAL_UARTEx_DisableFifoMode>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001774:	f000 f9fc 	bl	8001b70 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	24000490 	.word	0x24000490
 8001780:	40004c00 	.word	0x40004c00

08001784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b08c      	sub	sp, #48	@ 0x30
 8001788:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178a:	f107 031c 	add.w	r3, r7, #28
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]
 8001792:	605a      	str	r2, [r3, #4]
 8001794:	609a      	str	r2, [r3, #8]
 8001796:	60da      	str	r2, [r3, #12]
 8001798:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800179a:	4b59      	ldr	r3, [pc, #356]	@ (8001900 <MX_GPIO_Init+0x17c>)
 800179c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017a0:	4a57      	ldr	r2, [pc, #348]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017a2:	f043 0310 	orr.w	r3, r3, #16
 80017a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017aa:	4b55      	ldr	r3, [pc, #340]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b0:	f003 0310 	and.w	r3, r3, #16
 80017b4:	61bb      	str	r3, [r7, #24]
 80017b6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b8:	4b51      	ldr	r3, [pc, #324]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017be:	4a50      	ldr	r2, [pc, #320]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017c0:	f043 0304 	orr.w	r3, r3, #4
 80017c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017c8:	4b4d      	ldr	r3, [pc, #308]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ce:	f003 0304 	and.w	r3, r3, #4
 80017d2:	617b      	str	r3, [r7, #20]
 80017d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017d6:	4b4a      	ldr	r3, [pc, #296]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017dc:	4a48      	ldr	r2, [pc, #288]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017e6:	4b46      	ldr	r3, [pc, #280]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f0:	613b      	str	r3, [r7, #16]
 80017f2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017f4:	4b42      	ldr	r3, [pc, #264]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017fa:	4a41      	ldr	r2, [pc, #260]	@ (8001900 <MX_GPIO_Init+0x17c>)
 80017fc:	f043 0301 	orr.w	r3, r3, #1
 8001800:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001804:	4b3e      	ldr	r3, [pc, #248]	@ (8001900 <MX_GPIO_Init+0x17c>)
 8001806:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	60fb      	str	r3, [r7, #12]
 8001810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001812:	4b3b      	ldr	r3, [pc, #236]	@ (8001900 <MX_GPIO_Init+0x17c>)
 8001814:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001818:	4a39      	ldr	r2, [pc, #228]	@ (8001900 <MX_GPIO_Init+0x17c>)
 800181a:	f043 0302 	orr.w	r3, r3, #2
 800181e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001822:	4b37      	ldr	r3, [pc, #220]	@ (8001900 <MX_GPIO_Init+0x17c>)
 8001824:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	60bb      	str	r3, [r7, #8]
 800182e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001830:	4b33      	ldr	r3, [pc, #204]	@ (8001900 <MX_GPIO_Init+0x17c>)
 8001832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001836:	4a32      	ldr	r2, [pc, #200]	@ (8001900 <MX_GPIO_Init+0x17c>)
 8001838:	f043 0308 	orr.w	r3, r3, #8
 800183c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001840:	4b2f      	ldr	r3, [pc, #188]	@ (8001900 <MX_GPIO_Init+0x17c>)
 8001842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001846:	f003 0308 	and.w	r3, r3, #8
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, TIM1_CH3_PH_Pin|TIM1_CH4_PH_Pin|TIM2_CH1_PH_Pin|TIM8_CH4_PH_Pin
 800184e:	2200      	movs	r2, #0
 8001850:	f249 519f 	movw	r1, #38303	@ 0x959f
 8001854:	482b      	ldr	r0, [pc, #172]	@ (8001904 <MX_GPIO_Init+0x180>)
 8001856:	f002 f915 	bl	8003a84 <HAL_GPIO_WritePin>
                          |TIM12_CH2_PH_Pin|TIM13_CH1_PH_Pin|TIM14_CH1_PH_Pin|TIM15_CH1_PH_Pin
                          |TIM1_CH1_PH_Pin|TIM1_CH2_PH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIM4_CH4_PH_Pin|TIM5_CH2_PH_Pin|TIM5_CH3_PH_Pin|TIM4_CH3_PH_Pin, GPIO_PIN_RESET);
 800185a:	2200      	movs	r2, #0
 800185c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001860:	4829      	ldr	r0, [pc, #164]	@ (8001908 <MX_GPIO_Init+0x184>)
 8001862:	f002 f90f 	bl	8003a84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, TIM4_CH1_PH_Pin|TIM4_CH2_PH_Pin|SPI2_NSS_Pin|QUADSPI_BK1_NCS_Pin, GPIO_PIN_RESET);
 8001866:	2200      	movs	r2, #0
 8001868:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
 800186c:	4827      	ldr	r0, [pc, #156]	@ (800190c <MX_GPIO_Init+0x188>)
 800186e:	f002 f909 	bl	8003a84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, HRTIM_CHC1_PH_Pin|HRTIM_CHC2_PH_Pin|HRTIM_CHD1_PH_Pin|HRTIM_CHD2_PH_Pin
 8001872:	2200      	movs	r2, #0
 8001874:	f640 71f7 	movw	r1, #4087	@ 0xff7
 8001878:	4825      	ldr	r0, [pc, #148]	@ (8001910 <MX_GPIO_Init+0x18c>)
 800187a:	f002 f903 	bl	8003a84 <HAL_GPIO_WritePin>
                          |HRTIM_CHA2_PH_Pin|HRTIM_CHB1_PH_Pin|HRTIM_CHB2_PH_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : TIM1_CH3_PH_Pin TIM1_CH4_PH_Pin TIM2_CH1_PH_Pin TIM8_CH4_PH_Pin
                           TIM12_CH2_PH_Pin TIM13_CH1_PH_Pin TIM14_CH1_PH_Pin TIM15_CH1_PH_Pin
                           TIM1_CH1_PH_Pin TIM1_CH2_PH_Pin */
  GPIO_InitStruct.Pin = TIM1_CH3_PH_Pin|TIM1_CH4_PH_Pin|TIM2_CH1_PH_Pin|TIM8_CH4_PH_Pin
 800187e:	f249 539f 	movw	r3, #38303	@ 0x959f
 8001882:	61fb      	str	r3, [r7, #28]
                          |TIM12_CH2_PH_Pin|TIM13_CH1_PH_Pin|TIM14_CH1_PH_Pin|TIM15_CH1_PH_Pin
                          |TIM1_CH1_PH_Pin|TIM1_CH2_PH_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	2301      	movs	r3, #1
 8001886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001888:	2300      	movs	r3, #0
 800188a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001890:	f107 031c 	add.w	r3, r7, #28
 8001894:	4619      	mov	r1, r3
 8001896:	481b      	ldr	r0, [pc, #108]	@ (8001904 <MX_GPIO_Init+0x180>)
 8001898:	f001 ff44 	bl	8003724 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIM4_CH4_PH_Pin TIM5_CH2_PH_Pin TIM5_CH3_PH_Pin TIM4_CH3_PH_Pin */
  GPIO_InitStruct.Pin = TIM4_CH4_PH_Pin|TIM5_CH2_PH_Pin|TIM5_CH3_PH_Pin|TIM4_CH3_PH_Pin;
 800189c:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80018a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a2:	2301      	movs	r3, #1
 80018a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	2300      	movs	r3, #0
 80018ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ae:	f107 031c 	add.w	r3, r7, #28
 80018b2:	4619      	mov	r1, r3
 80018b4:	4814      	ldr	r0, [pc, #80]	@ (8001908 <MX_GPIO_Init+0x184>)
 80018b6:	f001 ff35 	bl	8003724 <HAL_GPIO_Init>

  /*Configure GPIO pins : TIM4_CH1_PH_Pin TIM4_CH2_PH_Pin SPI2_NSS_Pin QUADSPI_BK1_NCS_Pin */
  GPIO_InitStruct.Pin = TIM4_CH1_PH_Pin|TIM4_CH2_PH_Pin|SPI2_NSS_Pin|QUADSPI_BK1_NCS_Pin;
 80018ba:	f44f 6345 	mov.w	r3, #3152	@ 0xc50
 80018be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c0:	2301      	movs	r3, #1
 80018c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c8:	2300      	movs	r3, #0
 80018ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018cc:	f107 031c 	add.w	r3, r7, #28
 80018d0:	4619      	mov	r1, r3
 80018d2:	480e      	ldr	r0, [pc, #56]	@ (800190c <MX_GPIO_Init+0x188>)
 80018d4:	f001 ff26 	bl	8003724 <HAL_GPIO_Init>

  /*Configure GPIO pins : HRTIM_CHC1_PH_Pin HRTIM_CHC2_PH_Pin HRTIM_CHD1_PH_Pin HRTIM_CHD2_PH_Pin
                           TIM15_CH2_PH_Pin TIM16_CH1_PH_Pin LPTIM1_OUT_PH_Pin HRTIM_CHA1_PH_Pin
                           HRTIM_CHA2_PH_Pin HRTIM_CHB1_PH_Pin HRTIM_CHB2_PH_Pin */
  GPIO_InitStruct.Pin = HRTIM_CHC1_PH_Pin|HRTIM_CHC2_PH_Pin|HRTIM_CHD1_PH_Pin|HRTIM_CHD2_PH_Pin
 80018d8:	f640 73f7 	movw	r3, #4087	@ 0xff7
 80018dc:	61fb      	str	r3, [r7, #28]
                          |TIM15_CH2_PH_Pin|TIM16_CH1_PH_Pin|LPTIM1_OUT_PH_Pin|HRTIM_CHA1_PH_Pin
                          |HRTIM_CHA2_PH_Pin|HRTIM_CHB1_PH_Pin|HRTIM_CHB2_PH_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018de:	2301      	movs	r3, #1
 80018e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	4619      	mov	r1, r3
 80018f0:	4807      	ldr	r0, [pc, #28]	@ (8001910 <MX_GPIO_Init+0x18c>)
 80018f2:	f001 ff17 	bl	8003724 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018f6:	bf00      	nop
 80018f8:	3730      	adds	r7, #48	@ 0x30
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	58024400 	.word	0x58024400
 8001904:	58021000 	.word	0x58021000
 8001908:	58020800 	.word	0x58020800
 800190c:	58020400 	.word	0x58020400
 8001910:	58020c00 	.word	0x58020c00
 8001914:	00000000 	.word	0x00000000

08001918 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
		static int i=0;
		static int dir=1;
		static int phase = 1;
		const double step = 0.0075;// reference (arbitrary units)
 8001920:	a321      	add	r3, pc, #132	@ (adr r3, 80019a8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001926:	e9c7 2302 	strd	r2, r3, [r7, #8]

		if (htim==&htim1){
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a18      	ldr	r2, [pc, #96]	@ (8001990 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d128      	bne.n	8001984 <HAL_TIM_PeriodElapsedCallback+0x6c>
		  i+=1;
 8001932:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	3301      	adds	r3, #1
 8001938:	4a16      	ldr	r2, [pc, #88]	@ (8001994 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800193a:	6013      	str	r3, [r2, #0]
		  if(i%ONESEC == TRUE)
 800193c:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b15      	ldr	r3, [pc, #84]	@ (8001998 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001942:	fb83 1302 	smull	r1, r3, r3, r2
 8001946:	1319      	asrs	r1, r3, #12
 8001948:	17d3      	asrs	r3, r2, #31
 800194a:	1acb      	subs	r3, r1, r3
 800194c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001950:	fb01 f303 	mul.w	r3, r1, r3
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b01      	cmp	r3, #1
 8001958:	d104      	bne.n	8001964 <HAL_TIM_PeriodElapsedCallback+0x4c>
		  {
			phase = -phase;
 800195a:	4b10      	ldr	r3, [pc, #64]	@ (800199c <HAL_TIM_PeriodElapsedCallback+0x84>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	425b      	negs	r3, r3
 8001960:	4a0e      	ldr	r2, [pc, #56]	@ (800199c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001962:	6013      	str	r3, [r2, #0]
		  }
		  ref = phase*step;
 8001964:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	ee07 3a90 	vmov	s15, r3
 800196c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001970:	ed97 7b02 	vldr	d7, [r7, #8]
 8001974:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001978:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800197a:	ed83 7b00 	vstr	d7, [r3]
		  ctrl_tmr_expired = TRUE;
 800197e:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
	  }

}
 8001984:	bf00      	nop
 8001986:	3714      	adds	r7, #20
 8001988:	46bd      	mov	sp, r7
 800198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800198e:	4770      	bx	lr
 8001990:	24000198 	.word	0x24000198
 8001994:	24000570 	.word	0x24000570
 8001998:	68db8bad 	.word	0x68db8bad
 800199c:	24000000 	.word	0x24000000
 80019a0:	24000528 	.word	0x24000528
 80019a4:	24000524 	.word	0x24000524
 80019a8:	eb851eb8 	.word	0xeb851eb8
 80019ac:	3f7eb851 	.word	0x3f7eb851

080019b0 <control_update>:

static void control_update(double ref)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	ed87 0b00 	vstr	d0, [r7]
	  // output value of the lead filter
	  double out = 0;
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	f04f 0300 	mov.w	r3, #0
 80019c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	  // sign bit of the command fed to phase input on the h-bridge
	  int phase=0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	61fb      	str	r3, [r7, #28]
	  uint16_t dutycycle=0;
 80019ca:	2300      	movs	r3, #0
 80019cc:	81fb      	strh	r3, [r7, #14]
	  const double a[2] = {1.00,-0.9596};
	  // lead filter denominator coefficients
	  const double b[2]={1.00,-0.7304};

	  // compute filter output
	  u[0] = ref;
 80019ce:	4934      	ldr	r1, [pc, #208]	@ (8001aa0 <control_update+0xf0>)
 80019d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019d4:	e9c1 2300 	strd	r2, r3, [r1]
	  y[0] = -a[1]*y[1] +  b[0]*u[0] + b[1]*u[1];
 80019d8:	4b32      	ldr	r3, [pc, #200]	@ (8001aa4 <control_update+0xf4>)
 80019da:	ed93 7b02 	vldr	d7, [r3, #8]
 80019de:	eeb1 6b47 	vneg.f64	d6, d7
 80019e2:	4b31      	ldr	r3, [pc, #196]	@ (8001aa8 <control_update+0xf8>)
 80019e4:	ed93 7b02 	vldr	d7, [r3, #8]
 80019e8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80019ec:	4b2f      	ldr	r3, [pc, #188]	@ (8001aac <control_update+0xfc>)
 80019ee:	ed93 5b00 	vldr	d5, [r3]
 80019f2:	4b2b      	ldr	r3, [pc, #172]	@ (8001aa0 <control_update+0xf0>)
 80019f4:	ed93 7b00 	vldr	d7, [r3]
 80019f8:	ee25 7b07 	vmul.f64	d7, d5, d7
 80019fc:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001a00:	4b2a      	ldr	r3, [pc, #168]	@ (8001aac <control_update+0xfc>)
 8001a02:	ed93 5b02 	vldr	d5, [r3, #8]
 8001a06:	4b26      	ldr	r3, [pc, #152]	@ (8001aa0 <control_update+0xf0>)
 8001a08:	ed93 7b02 	vldr	d7, [r3, #8]
 8001a0c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001a10:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001a14:	4b24      	ldr	r3, [pc, #144]	@ (8001aa8 <control_update+0xf8>)
 8001a16:	ed83 7b00 	vstr	d7, [r3]
	  out = y[0];
 8001a1a:	4b23      	ldr	r3, [pc, #140]	@ (8001aa8 <control_update+0xf8>)
 8001a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a20:	e9c7 2304 	strd	r2, r3, [r7, #16]

	  // set the sign of the move (phase)
	  if(out <0)
 8001a24:	ed97 7b04 	vldr	d7, [r7, #16]
 8001a28:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	d502      	bpl.n	8001a38 <control_update+0x88>
	  {
		phase = GPIO_PIN_RESET; // reverse direction
 8001a32:	2300      	movs	r3, #0
 8001a34:	61fb      	str	r3, [r7, #28]
 8001a36:	e001      	b.n	8001a3c <control_update+0x8c>
	  } else {
		phase = GPIO_PIN_SET; //forward direction
 8001a38:	2301      	movs	r3, #1
 8001a3a:	61fb      	str	r3, [r7, #28]
	  }
	  HAL_GPIO_WritePin(TIM1_CH1_PH_GPIO_Port, TIM1_CH1_PH_Pin, phase);
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	b2db      	uxtb	r3, r3
 8001a40:	461a      	mov	r2, r3
 8001a42:	2101      	movs	r1, #1
 8001a44:	481a      	ldr	r0, [pc, #104]	@ (8001ab0 <control_update+0x100>)
 8001a46:	f002 f81d 	bl	8003a84 <HAL_GPIO_WritePin>

	  // calculate the dutycycle
	  out = fabs(out); // duty cycle must be positive
 8001a4a:	ed97 7b04 	vldr	d7, [r7, #16]
 8001a4e:	eeb0 7bc7 	vabs.f64	d7, d7
 8001a52:	ed87 7b04 	vstr	d7, [r7, #16]
	  dutycycle = calc_dutycycle(out,VSS);
 8001a56:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8001a98 <control_update+0xe8>
 8001a5a:	eeb0 1b47 	vmov.f64	d1, d7
 8001a5e:	ed97 0b04 	vldr	d0, [r7, #16]
 8001a62:	f000 f82d 	bl	8001ac0 <calc_dutycycle>
 8001a66:	4603      	mov	r3, r0
 8001a68:	81fb      	strh	r3, [r7, #14]
	  TIM1->CCR1 = dutycycle; //set the new timer duty cycle
 8001a6a:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <control_update+0x104>)
 8001a6c:	89fb      	ldrh	r3, [r7, #14]
 8001a6e:	6353      	str	r3, [r2, #52]	@ 0x34

	  // update state
	  y[1] = y[0];
 8001a70:	4b0d      	ldr	r3, [pc, #52]	@ (8001aa8 <control_update+0xf8>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	490c      	ldr	r1, [pc, #48]	@ (8001aa8 <control_update+0xf8>)
 8001a78:	e9c1 2302 	strd	r2, r3, [r1, #8]
	  u[1] = u[0];
 8001a7c:	4b08      	ldr	r3, [pc, #32]	@ (8001aa0 <control_update+0xf0>)
 8001a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a82:	4907      	ldr	r1, [pc, #28]	@ (8001aa0 <control_update+0xf0>)
 8001a84:	e9c1 2302 	strd	r2, r3, [r1, #8]

	  // reset timer flag
	  ctrl_tmr_expired = FALSE;
 8001a88:	4b0b      	ldr	r3, [pc, #44]	@ (8001ab8 <control_update+0x108>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	701a      	strb	r2, [r3, #0]
}
 8001a8e:	bf00      	nop
 8001a90:	3720      	adds	r7, #32
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	cccccccd 	.word	0xcccccccd
 8001a9c:	3ffccccc 	.word	0x3ffccccc
 8001aa0:	24000578 	.word	0x24000578
 8001aa4:	0800b6c0 	.word	0x0800b6c0
 8001aa8:	24000588 	.word	0x24000588
 8001aac:	0800b6d0 	.word	0x0800b6d0
 8001ab0:	58021000 	.word	0x58021000
 8001ab4:	40010000 	.word	0x40010000
 8001ab8:	24000524 	.word	0x24000524
 8001abc:	00000000 	.word	0x00000000

08001ac0 <calc_dutycycle>:
	ctrl_tmr_expired = FALSE;
}
*/

static uint16_t calc_dutycycle(double cmd, double vss)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b087      	sub	sp, #28
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	ed87 0b02 	vstr	d0, [r7, #8]
 8001aca:	ed87 1b00 	vstr	d1, [r7]
	//	@ param cmd command voltage
	//	@ param vss supply voltage
	//	@ return dutycycle

	// duty cycle variable
	uint16_t dc={0};
 8001ace:	2300      	movs	r3, #0
 8001ad0:	82fb      	strh	r3, [r7, #22]

	dc = (uint16_t)(cmd/vss * (double)PERIOD);
 8001ad2:	ed97 5b02 	vldr	d5, [r7, #8]
 8001ad6:	ed97 6b00 	vldr	d6, [r7]
 8001ada:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001ade:	ed9f 6b0c 	vldr	d6, [pc, #48]	@ 8001b10 <calc_dutycycle+0x50>
 8001ae2:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001ae6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001aea:	ee17 3a90 	vmov	r3, s15
 8001aee:	82fb      	strh	r3, [r7, #22]
	// keep the dutycycle within the period of the PWM signal
	if(dc>PERIOD) dc = PERIOD;
 8001af0:	8afb      	ldrh	r3, [r7, #22]
 8001af2:	f645 52bf 	movw	r2, #23999	@ 0x5dbf
 8001af6:	4293      	cmp	r3, r2
 8001af8:	d902      	bls.n	8001b00 <calc_dutycycle+0x40>
 8001afa:	f645 53bf 	movw	r3, #23999	@ 0x5dbf
 8001afe:	82fb      	strh	r3, [r7, #22]

	return dc;
 8001b00:	8afb      	ldrh	r3, [r7, #22]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	371c      	adds	r7, #28
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	00000000 	.word	0x00000000
 8001b14:	40d76fc0 	.word	0x40d76fc0

08001b18 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001b1e:	463b      	mov	r3, r7
 8001b20:	2200      	movs	r2, #0
 8001b22:	601a      	str	r2, [r3, #0]
 8001b24:	605a      	str	r2, [r3, #4]
 8001b26:	609a      	str	r2, [r3, #8]
 8001b28:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001b2a:	f001 f81f 	bl	8002b6c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001b3a:	231f      	movs	r3, #31
 8001b3c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001b3e:	2387      	movs	r3, #135	@ 0x87
 8001b40:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001b46:	2300      	movs	r3, #0
 8001b48:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001b52:	2300      	movs	r3, #0
 8001b54:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f001 f83d 	bl	8002bdc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001b62:	2004      	movs	r0, #4
 8001b64:	f001 f81a 	bl	8002b9c <HAL_MPU_Enable>

}
 8001b68:	bf00      	nop
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b74:	b672      	cpsid	i
}
 8001b76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b78:	bf00      	nop
 8001b7a:	e7fd      	b.n	8001b78 <Error_Handler+0x8>

08001b7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                                                                                                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b82:	4b0a      	ldr	r3, [pc, #40]	@ (8001bac <HAL_MspInit+0x30>)
 8001b84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b88:	4a08      	ldr	r2, [pc, #32]	@ (8001bac <HAL_MspInit+0x30>)
 8001b8a:	f043 0302 	orr.w	r3, r3, #2
 8001b8e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_MspInit+0x30>)
 8001b94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	607b      	str	r3, [r7, #4]
 8001b9e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	370c      	adds	r7, #12
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	58024400 	.word	0x58024400

08001bb0 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b0b4      	sub	sp, #208	@ 0xd0
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	22c0      	movs	r2, #192	@ 0xc0
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f009 f8dd 	bl	800ad80 <memset>
  if(hhrtim->Instance==HRTIM1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a14      	ldr	r2, [pc, #80]	@ (8001c1c <HAL_HRTIM_MspInit+0x6c>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d121      	bne.n	8001c14 <HAL_HRTIM_MspInit+0x64>

  /* USER CODE END HRTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1;
 8001bd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bd4:	f04f 0300 	mov.w	r3, #0
 8001bd8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Hrtim1ClockSelection = RCC_HRTIM1CLK_TIMCLK;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001be2:	f107 0310 	add.w	r3, r7, #16
 8001be6:	4618      	mov	r0, r3
 8001be8:	f004 fa00 	bl	8005fec <HAL_RCCEx_PeriphCLKConfig>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <HAL_HRTIM_MspInit+0x46>
    {
      Error_Handler();
 8001bf2:	f7ff ffbd 	bl	8001b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 8001bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8001c20 <HAL_HRTIM_MspInit+0x70>)
 8001bf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bfc:	4a08      	ldr	r2, [pc, #32]	@ (8001c20 <HAL_HRTIM_MspInit+0x70>)
 8001bfe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001c02:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001c06:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <HAL_HRTIM_MspInit+0x70>)
 8001c08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001c0c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c10:	60fb      	str	r3, [r7, #12]
 8001c12:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 8001c14:	bf00      	nop
 8001c16:	37d0      	adds	r7, #208	@ 0xd0
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40017400 	.word	0x40017400
 8001c20:	58024400 	.word	0x58024400

08001c24 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b08a      	sub	sp, #40	@ 0x28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	605a      	str	r2, [r3, #4]
 8001c36:	609a      	str	r2, [r3, #8]
 8001c38:	60da      	str	r2, [r3, #12]
 8001c3a:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a23      	ldr	r2, [pc, #140]	@ (8001cd0 <HAL_HRTIM_MspPostInit+0xac>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d13f      	bne.n	8001cc6 <HAL_HRTIM_MspPostInit+0xa2>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c46:	4b23      	ldr	r3, [pc, #140]	@ (8001cd4 <HAL_HRTIM_MspPostInit+0xb0>)
 8001c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c4c:	4a21      	ldr	r2, [pc, #132]	@ (8001cd4 <HAL_HRTIM_MspPostInit+0xb0>)
 8001c4e:	f043 0304 	orr.w	r3, r3, #4
 8001c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c56:	4b1f      	ldr	r3, [pc, #124]	@ (8001cd4 <HAL_HRTIM_MspPostInit+0xb0>)
 8001c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c5c:	f003 0304 	and.w	r3, r3, #4
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c64:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd4 <HAL_HRTIM_MspPostInit+0xb0>)
 8001c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001cd4 <HAL_HRTIM_MspPostInit+0xb0>)
 8001c6c:	f043 0301 	orr.w	r3, r3, #1
 8001c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c74:	4b17      	ldr	r3, [pc, #92]	@ (8001cd4 <HAL_HRTIM_MspPostInit+0xb0>)
 8001c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]
    PA9     ------> HRTIM_CHC1
    PA10     ------> HRTIM_CHC2
    PA11     ------> HRTIM_CHD1
    PA12     ------> HRTIM_CHD2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001c82:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8001c86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c90:	2303      	movs	r3, #3
 8001c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_HRTIM1;
 8001c94:	2301      	movs	r3, #1
 8001c96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c98:	f107 0314 	add.w	r3, r7, #20
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	480e      	ldr	r0, [pc, #56]	@ (8001cd8 <HAL_HRTIM_MspPostInit+0xb4>)
 8001ca0:	f001 fd40 	bl	8003724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001ca4:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8001ca8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_HRTIM1;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cba:	f107 0314 	add.w	r3, r7, #20
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4806      	ldr	r0, [pc, #24]	@ (8001cdc <HAL_HRTIM_MspPostInit+0xb8>)
 8001cc2:	f001 fd2f 	bl	8003724 <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8001cc6:	bf00      	nop
 8001cc8:	3728      	adds	r7, #40	@ 0x28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40017400 	.word	0x40017400
 8001cd4:	58024400 	.word	0x58024400
 8001cd8:	58020800 	.word	0x58020800
 8001cdc:	58020000 	.word	0x58020000

08001ce0 <HAL_LPTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hlptim: LPTIM handle pointer
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b0ba      	sub	sp, #232	@ 0xe8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cf8:	f107 0310 	add.w	r3, r7, #16
 8001cfc:	22c0      	movs	r2, #192	@ 0xc0
 8001cfe:	2100      	movs	r1, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	f009 f83d 	bl	800ad80 <memset>
  if(hlptim->Instance==LPTIM1)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4a2b      	ldr	r2, [pc, #172]	@ (8001db8 <HAL_LPTIM_MspInit+0xd8>)
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d14e      	bne.n	8001dae <HAL_LPTIM_MspInit+0xce>

  /* USER CODE END LPTIM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPTIM1;
 8001d10:	f04f 0220 	mov.w	r2, #32
 8001d14:	f04f 0300 	mov.w	r3, #0
 8001d18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Lptim1ClockSelection = RCC_LPTIM1CLKSOURCE_D2PCLK1;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d22:	f107 0310 	add.w	r3, r7, #16
 8001d26:	4618      	mov	r0, r3
 8001d28:	f004 f960 	bl	8005fec <HAL_RCCEx_PeriphCLKConfig>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <HAL_LPTIM_MspInit+0x56>
    {
      Error_Handler();
 8001d32:	f7ff ff1d 	bl	8001b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM1_CLK_ENABLE();
 8001d36:	4b21      	ldr	r3, [pc, #132]	@ (8001dbc <HAL_LPTIM_MspInit+0xdc>)
 8001d38:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d3c:	4a1f      	ldr	r2, [pc, #124]	@ (8001dbc <HAL_LPTIM_MspInit+0xdc>)
 8001d3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d42:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001d46:	4b1d      	ldr	r3, [pc, #116]	@ (8001dbc <HAL_LPTIM_MspInit+0xdc>)
 8001d48:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001d4c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d50:	60fb      	str	r3, [r7, #12]
 8001d52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d54:	4b19      	ldr	r3, [pc, #100]	@ (8001dbc <HAL_LPTIM_MspInit+0xdc>)
 8001d56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d5a:	4a18      	ldr	r2, [pc, #96]	@ (8001dbc <HAL_LPTIM_MspInit+0xdc>)
 8001d5c:	f043 0308 	orr.w	r3, r3, #8
 8001d60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d64:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <HAL_LPTIM_MspInit+0xdc>)
 8001d66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d6a:	f003 0308 	and.w	r3, r3, #8
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM1 GPIO Configuration
    PD13     ------> LPTIM1_OUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001d72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d76:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d7a:	2302      	movs	r3, #2
 8001d7c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d80:	2300      	movs	r3, #0
 8001d82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d86:	2300      	movs	r3, #0
 8001d88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF1_LPTIM1;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d92:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d96:	4619      	mov	r1, r3
 8001d98:	4809      	ldr	r0, [pc, #36]	@ (8001dc0 <HAL_LPTIM_MspInit+0xe0>)
 8001d9a:	f001 fcc3 	bl	8003724 <HAL_GPIO_Init>

    /* LPTIM1 interrupt Init */
    HAL_NVIC_SetPriority(LPTIM1_IRQn, 0, 0);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2100      	movs	r1, #0
 8001da2:	205d      	movs	r0, #93	@ 0x5d
 8001da4:	f000 fead 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPTIM1_IRQn);
 8001da8:	205d      	movs	r0, #93	@ 0x5d
 8001daa:	f000 fec4 	bl	8002b36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPTIM1_MspInit 1 */

  /* USER CODE END LPTIM1_MspInit 1 */
  }

}
 8001dae:	bf00      	nop
 8001db0:	37e8      	adds	r7, #232	@ 0xe8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	40002400 	.word	0x40002400
 8001dbc:	58024400 	.word	0x58024400
 8001dc0:	58020c00 	.word	0x58020c00

08001dc4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b08a      	sub	sp, #40	@ 0x28
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a74      	ldr	r2, [pc, #464]	@ (8001fa4 <HAL_TIM_Base_MspInit+0x1e0>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d117      	bne.n	8001e06 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001dd6:	4b74      	ldr	r3, [pc, #464]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001dd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ddc:	4a72      	ldr	r2, [pc, #456]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001dde:	f043 0301 	orr.w	r3, r3, #1
 8001de2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001de6:	4b70      	ldr	r3, [pc, #448]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001de8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dec:	f003 0301 	and.w	r3, r3, #1
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001df4:	2200      	movs	r2, #0
 8001df6:	2100      	movs	r1, #0
 8001df8:	2019      	movs	r0, #25
 8001dfa:	f000 fe82 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001dfe:	2019      	movs	r0, #25
 8001e00:	f000 fe99 	bl	8002b36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001e04:	e0c9      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM4)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a68      	ldr	r2, [pc, #416]	@ (8001fac <HAL_TIM_Base_MspInit+0x1e8>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d117      	bne.n	8001e40 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e10:	4b65      	ldr	r3, [pc, #404]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e16:	4a64      	ldr	r2, [pc, #400]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e18:	f043 0304 	orr.w	r3, r3, #4
 8001e1c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e20:	4b61      	ldr	r3, [pc, #388]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	623b      	str	r3, [r7, #32]
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e2e:	2200      	movs	r2, #0
 8001e30:	2100      	movs	r1, #0
 8001e32:	201e      	movs	r0, #30
 8001e34:	f000 fe65 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e38:	201e      	movs	r0, #30
 8001e3a:	f000 fe7c 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001e3e:	e0ac      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM5)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a5a      	ldr	r2, [pc, #360]	@ (8001fb0 <HAL_TIM_Base_MspInit+0x1ec>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d117      	bne.n	8001e7a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e4a:	4b57      	ldr	r3, [pc, #348]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e4c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e50:	4a55      	ldr	r2, [pc, #340]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e52:	f043 0308 	orr.w	r3, r3, #8
 8001e56:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e5a:	4b53      	ldr	r3, [pc, #332]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e60:	f003 0308 	and.w	r3, r3, #8
 8001e64:	61fb      	str	r3, [r7, #28]
 8001e66:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001e68:	2200      	movs	r2, #0
 8001e6a:	2100      	movs	r1, #0
 8001e6c:	2032      	movs	r0, #50	@ 0x32
 8001e6e:	f000 fe48 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001e72:	2032      	movs	r0, #50	@ 0x32
 8001e74:	f000 fe5f 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001e78:	e08f      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM12)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a4d      	ldr	r2, [pc, #308]	@ (8001fb4 <HAL_TIM_Base_MspInit+0x1f0>)
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d117      	bne.n	8001eb4 <HAL_TIM_Base_MspInit+0xf0>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8001e84:	4b48      	ldr	r3, [pc, #288]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e86:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e8a:	4a47      	ldr	r2, [pc, #284]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e90:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001e94:	4b44      	ldr	r3, [pc, #272]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001e96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e9e:	61bb      	str	r3, [r7, #24]
 8001ea0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	202b      	movs	r0, #43	@ 0x2b
 8001ea8:	f000 fe2b 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8001eac:	202b      	movs	r0, #43	@ 0x2b
 8001eae:	f000 fe42 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001eb2:	e072      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM13)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb8 <HAL_TIM_Base_MspInit+0x1f4>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d117      	bne.n	8001eee <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001ebe:	4b3a      	ldr	r3, [pc, #232]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001ec0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ec4:	4a38      	ldr	r2, [pc, #224]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001ece:	4b36      	ldr	r3, [pc, #216]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001ed0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ed8:	617b      	str	r3, [r7, #20]
 8001eda:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2100      	movs	r1, #0
 8001ee0:	202c      	movs	r0, #44	@ 0x2c
 8001ee2:	f000 fe0e 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8001ee6:	202c      	movs	r0, #44	@ 0x2c
 8001ee8:	f000 fe25 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001eec:	e055      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM14)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a32      	ldr	r2, [pc, #200]	@ (8001fbc <HAL_TIM_Base_MspInit+0x1f8>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d117      	bne.n	8001f28 <HAL_TIM_Base_MspInit+0x164>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001efa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001efe:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f04:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001f08:	4b27      	ldr	r3, [pc, #156]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f0a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001f0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8001f16:	2200      	movs	r2, #0
 8001f18:	2100      	movs	r1, #0
 8001f1a:	202d      	movs	r0, #45	@ 0x2d
 8001f1c:	f000 fdf1 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8001f20:	202d      	movs	r0, #45	@ 0x2d
 8001f22:	f000 fe08 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001f26:	e038      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM15)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a24      	ldr	r2, [pc, #144]	@ (8001fc0 <HAL_TIM_Base_MspInit+0x1fc>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d117      	bne.n	8001f62 <HAL_TIM_Base_MspInit+0x19e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8001f32:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f34:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f38:	4a1b      	ldr	r2, [pc, #108]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f3e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f42:	4b19      	ldr	r3, [pc, #100]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8001f50:	2200      	movs	r2, #0
 8001f52:	2100      	movs	r1, #0
 8001f54:	2074      	movs	r0, #116	@ 0x74
 8001f56:	f000 fdd4 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 8001f5a:	2074      	movs	r0, #116	@ 0x74
 8001f5c:	f000 fdeb 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001f60:	e01b      	b.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
  else if(htim_base->Instance==TIM16)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a17      	ldr	r2, [pc, #92]	@ (8001fc4 <HAL_TIM_Base_MspInit+0x200>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d116      	bne.n	8001f9a <HAL_TIM_Base_MspInit+0x1d6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f72:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001fa8 <HAL_TIM_Base_MspInit+0x1e4>)
 8001f7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	2075      	movs	r0, #117	@ 0x75
 8001f90:	f000 fdb7 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 8001f94:	2075      	movs	r0, #117	@ 0x75
 8001f96:	f000 fdce 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8001f9a:	bf00      	nop
 8001f9c:	3728      	adds	r7, #40	@ 0x28
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40010000 	.word	0x40010000
 8001fa8:	58024400 	.word	0x58024400
 8001fac:	40000800 	.word	0x40000800
 8001fb0:	40000c00 	.word	0x40000c00
 8001fb4:	40001800 	.word	0x40001800
 8001fb8:	40001c00 	.word	0x40001c00
 8001fbc:	40002000 	.word	0x40002000
 8001fc0:	40014000 	.word	0x40014000
 8001fc4:	40014400 	.word	0x40014400

08001fc8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fd8:	d117      	bne.n	800200a <HAL_TIM_PWM_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fda:	4b24      	ldr	r3, [pc, #144]	@ (800206c <HAL_TIM_PWM_MspInit+0xa4>)
 8001fdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fe0:	4a22      	ldr	r2, [pc, #136]	@ (800206c <HAL_TIM_PWM_MspInit+0xa4>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fea:	4b20      	ldr	r3, [pc, #128]	@ (800206c <HAL_TIM_PWM_MspInit+0xa4>)
 8001fec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	60fb      	str	r3, [r7, #12]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	2100      	movs	r1, #0
 8001ffc:	201c      	movs	r0, #28
 8001ffe:	f000 fd80 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002002:	201c      	movs	r0, #28
 8002004:	f000 fd97 	bl	8002b36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002008:	e02b      	b.n	8002062 <HAL_TIM_PWM_MspInit+0x9a>
  else if(htim_pwm->Instance==TIM8)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	4a18      	ldr	r2, [pc, #96]	@ (8002070 <HAL_TIM_PWM_MspInit+0xa8>)
 8002010:	4293      	cmp	r3, r2
 8002012:	d126      	bne.n	8002062 <HAL_TIM_PWM_MspInit+0x9a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002014:	4b15      	ldr	r3, [pc, #84]	@ (800206c <HAL_TIM_PWM_MspInit+0xa4>)
 8002016:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800201a:	4a14      	ldr	r2, [pc, #80]	@ (800206c <HAL_TIM_PWM_MspInit+0xa4>)
 800201c:	f043 0302 	orr.w	r3, r3, #2
 8002020:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002024:	4b11      	ldr	r3, [pc, #68]	@ (800206c <HAL_TIM_PWM_MspInit+0xa4>)
 8002026:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	60bb      	str	r3, [r7, #8]
 8002030:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 0, 0);
 8002032:	2200      	movs	r2, #0
 8002034:	2100      	movs	r1, #0
 8002036:	202b      	movs	r0, #43	@ 0x2b
 8002038:	f000 fd63 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800203c:	202b      	movs	r0, #43	@ 0x2b
 800203e:	f000 fd7a 	bl	8002b36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8002042:	2200      	movs	r2, #0
 8002044:	2100      	movs	r1, #0
 8002046:	202c      	movs	r0, #44	@ 0x2c
 8002048:	f000 fd5b 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800204c:	202c      	movs	r0, #44	@ 0x2c
 800204e:	f000 fd72 	bl	8002b36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 0, 0);
 8002052:	2200      	movs	r2, #0
 8002054:	2100      	movs	r1, #0
 8002056:	202d      	movs	r0, #45	@ 0x2d
 8002058:	f000 fd53 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800205c:	202d      	movs	r0, #45	@ 0x2d
 800205e:	f000 fd6a 	bl	8002b36 <HAL_NVIC_EnableIRQ>
}
 8002062:	bf00      	nop
 8002064:	3710      	adds	r7, #16
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	58024400 	.word	0x58024400
 8002070:	40010400 	.word	0x40010400

08002074 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b092      	sub	sp, #72	@ 0x48
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4aa4      	ldr	r2, [pc, #656]	@ (8002324 <HAL_TIM_MspPostInit+0x2b0>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d120      	bne.n	80020d8 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002096:	4ba4      	ldr	r3, [pc, #656]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002098:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800209c:	4aa2      	ldr	r2, [pc, #648]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800209e:	f043 0310 	orr.w	r3, r3, #16
 80020a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020a6:	4ba0      	ldr	r3, [pc, #640]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80020a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020ac:	f003 0310 	and.w	r3, r3, #16
 80020b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80020b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 80020b4:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 80020b8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ba:	2302      	movs	r3, #2
 80020bc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020be:	2300      	movs	r3, #0
 80020c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c2:	2300      	movs	r3, #0
 80020c4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80020c6:	2301      	movs	r3, #1
 80020c8:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80020ce:	4619      	mov	r1, r3
 80020d0:	4896      	ldr	r0, [pc, #600]	@ (800232c <HAL_TIM_MspPostInit+0x2b8>)
 80020d2:	f001 fb27 	bl	8003724 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80020d6:	e189      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM2)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020e0:	d11f      	bne.n	8002122 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	4b91      	ldr	r3, [pc, #580]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80020e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e8:	4a8f      	ldr	r2, [pc, #572]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020f2:	4b8d      	ldr	r3, [pc, #564]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80020f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f8:	f003 0301 	and.w	r3, r3, #1
 80020fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002100:	2301      	movs	r3, #1
 8002102:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002104:	2302      	movs	r3, #2
 8002106:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002108:	2300      	movs	r3, #0
 800210a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210c:	2300      	movs	r3, #0
 800210e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002110:	2301      	movs	r3, #1
 8002112:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002114:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002118:	4619      	mov	r1, r3
 800211a:	4885      	ldr	r0, [pc, #532]	@ (8002330 <HAL_TIM_MspPostInit+0x2bc>)
 800211c:	f001 fb02 	bl	8003724 <HAL_GPIO_Init>
}
 8002120:	e164      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM4)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a83      	ldr	r2, [pc, #524]	@ (8002334 <HAL_TIM_MspPostInit+0x2c0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d13f      	bne.n	80021ac <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800212c:	4b7e      	ldr	r3, [pc, #504]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800212e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002132:	4a7d      	ldr	r2, [pc, #500]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002134:	f043 0308 	orr.w	r3, r3, #8
 8002138:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800213c:	4b7a      	ldr	r3, [pc, #488]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800213e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800214a:	4b77      	ldr	r3, [pc, #476]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800214c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002150:	4a75      	ldr	r2, [pc, #468]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002152:	f043 0302 	orr.w	r3, r3, #2
 8002156:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800215a:	4b73      	ldr	r3, [pc, #460]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800215c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
 8002166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 8002168:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 800216c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216e:	2302      	movs	r3, #2
 8002170:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2300      	movs	r3, #0
 8002178:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800217a:	2302      	movs	r3, #2
 800217c:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800217e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002182:	4619      	mov	r1, r3
 8002184:	486c      	ldr	r0, [pc, #432]	@ (8002338 <HAL_TIM_MspPostInit+0x2c4>)
 8002186:	f001 facd 	bl	8003724 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800218a:	2380      	movs	r3, #128	@ 0x80
 800218c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218e:	2302      	movs	r3, #2
 8002190:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002192:	2300      	movs	r3, #0
 8002194:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002196:	2300      	movs	r3, #0
 8002198:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800219a:	2302      	movs	r3, #2
 800219c:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800219e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80021a2:	4619      	mov	r1, r3
 80021a4:	4865      	ldr	r0, [pc, #404]	@ (800233c <HAL_TIM_MspPostInit+0x2c8>)
 80021a6:	f001 fabd 	bl	8003724 <HAL_GPIO_Init>
}
 80021aa:	e11f      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM5)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a63      	ldr	r2, [pc, #396]	@ (8002340 <HAL_TIM_MspPostInit+0x2cc>)
 80021b2:	4293      	cmp	r3, r2
 80021b4:	d11f      	bne.n	80021f6 <HAL_TIM_MspPostInit+0x182>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	4b5c      	ldr	r3, [pc, #368]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80021b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021bc:	4a5a      	ldr	r2, [pc, #360]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021c6:	4b58      	ldr	r3, [pc, #352]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80021c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021cc:	f003 0301 	and.w	r3, r3, #1
 80021d0:	623b      	str	r3, [r7, #32]
 80021d2:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 80021d4:	2306      	movs	r3, #6
 80021d6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d8:	2302      	movs	r3, #2
 80021da:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021dc:	2300      	movs	r3, #0
 80021de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80021e4:	2302      	movs	r3, #2
 80021e6:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021e8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80021ec:	4619      	mov	r1, r3
 80021ee:	4850      	ldr	r0, [pc, #320]	@ (8002330 <HAL_TIM_MspPostInit+0x2bc>)
 80021f0:	f001 fa98 	bl	8003724 <HAL_GPIO_Init>
}
 80021f4:	e0fa      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM8)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a52      	ldr	r2, [pc, #328]	@ (8002344 <HAL_TIM_MspPostInit+0x2d0>)
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d120      	bne.n	8002242 <HAL_TIM_MspPostInit+0x1ce>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002200:	4b49      	ldr	r3, [pc, #292]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002202:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002206:	4a48      	ldr	r2, [pc, #288]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002208:	f043 0304 	orr.w	r3, r3, #4
 800220c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002210:	4b45      	ldr	r3, [pc, #276]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002212:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002216:	f003 0304 	and.w	r3, r3, #4
 800221a:	61fb      	str	r3, [r7, #28]
 800221c:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800221e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002222:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002224:	2302      	movs	r3, #2
 8002226:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2300      	movs	r3, #0
 800222e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002230:	2303      	movs	r3, #3
 8002232:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002234:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002238:	4619      	mov	r1, r3
 800223a:	4843      	ldr	r0, [pc, #268]	@ (8002348 <HAL_TIM_MspPostInit+0x2d4>)
 800223c:	f001 fa72 	bl	8003724 <HAL_GPIO_Init>
}
 8002240:	e0d4      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM12)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4a41      	ldr	r2, [pc, #260]	@ (800234c <HAL_TIM_MspPostInit+0x2d8>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d120      	bne.n	800228e <HAL_TIM_MspPostInit+0x21a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800224c:	4b36      	ldr	r3, [pc, #216]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800224e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002252:	4a35      	ldr	r2, [pc, #212]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 8002254:	f043 0302 	orr.w	r3, r3, #2
 8002258:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800225c:	4b32      	ldr	r3, [pc, #200]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800225e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002262:	f003 0302 	and.w	r3, r3, #2
 8002266:	61bb      	str	r3, [r7, #24]
 8002268:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800226a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800226e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002270:	2302      	movs	r3, #2
 8002272:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002274:	2300      	movs	r3, #0
 8002276:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002278:	2300      	movs	r3, #0
 800227a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 800227c:	2302      	movs	r3, #2
 800227e:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002280:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002284:	4619      	mov	r1, r3
 8002286:	482d      	ldr	r0, [pc, #180]	@ (800233c <HAL_TIM_MspPostInit+0x2c8>)
 8002288:	f001 fa4c 	bl	8003724 <HAL_GPIO_Init>
}
 800228c:	e0ae      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM13)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a2f      	ldr	r2, [pc, #188]	@ (8002350 <HAL_TIM_MspPostInit+0x2dc>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d11f      	bne.n	80022d8 <HAL_TIM_MspPostInit+0x264>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	4b23      	ldr	r3, [pc, #140]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 800229a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800229e:	4a22      	ldr	r2, [pc, #136]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80022aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022b6:	2340      	movs	r3, #64	@ 0x40
 80022b8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ba:	2302      	movs	r3, #2
 80022bc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022be:	2300      	movs	r3, #0
 80022c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c2:	2300      	movs	r3, #0
 80022c4:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80022c6:	2309      	movs	r3, #9
 80022c8:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80022ce:	4619      	mov	r1, r3
 80022d0:	4817      	ldr	r0, [pc, #92]	@ (8002330 <HAL_TIM_MspPostInit+0x2bc>)
 80022d2:	f001 fa27 	bl	8003724 <HAL_GPIO_Init>
}
 80022d6:	e089      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM14)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002354 <HAL_TIM_MspPostInit+0x2e0>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d13a      	bne.n	8002358 <HAL_TIM_MspPostInit+0x2e4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80022e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022e8:	4a0f      	ldr	r2, [pc, #60]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80022ea:	f043 0301 	orr.w	r3, r3, #1
 80022ee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022f2:	4b0d      	ldr	r3, [pc, #52]	@ (8002328 <HAL_TIM_MspPostInit+0x2b4>)
 80022f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	613b      	str	r3, [r7, #16]
 80022fe:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002300:	2380      	movs	r3, #128	@ 0x80
 8002302:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002304:	2302      	movs	r3, #2
 8002306:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2300      	movs	r3, #0
 800230e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8002310:	2309      	movs	r3, #9
 8002312:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002314:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002318:	4619      	mov	r1, r3
 800231a:	4805      	ldr	r0, [pc, #20]	@ (8002330 <HAL_TIM_MspPostInit+0x2bc>)
 800231c:	f001 fa02 	bl	8003724 <HAL_GPIO_Init>
}
 8002320:	e064      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
 8002322:	bf00      	nop
 8002324:	40010000 	.word	0x40010000
 8002328:	58024400 	.word	0x58024400
 800232c:	58021000 	.word	0x58021000
 8002330:	58020000 	.word	0x58020000
 8002334:	40000800 	.word	0x40000800
 8002338:	58020c00 	.word	0x58020c00
 800233c:	58020400 	.word	0x58020400
 8002340:	40000c00 	.word	0x40000c00
 8002344:	40010400 	.word	0x40010400
 8002348:	58020800 	.word	0x58020800
 800234c:	40001800 	.word	0x40001800
 8002350:	40001c00 	.word	0x40001c00
 8002354:	40002000 	.word	0x40002000
  else if(htim->Instance==TIM15)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4a25      	ldr	r2, [pc, #148]	@ (80023f4 <HAL_TIM_MspPostInit+0x380>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d11f      	bne.n	80023a2 <HAL_TIM_MspPostInit+0x32e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002362:	4b25      	ldr	r3, [pc, #148]	@ (80023f8 <HAL_TIM_MspPostInit+0x384>)
 8002364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002368:	4a23      	ldr	r2, [pc, #140]	@ (80023f8 <HAL_TIM_MspPostInit+0x384>)
 800236a:	f043 0310 	orr.w	r3, r3, #16
 800236e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002372:	4b21      	ldr	r3, [pc, #132]	@ (80023f8 <HAL_TIM_MspPostInit+0x384>)
 8002374:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002378:	f003 0310 	and.w	r3, r3, #16
 800237c:	60fb      	str	r3, [r7, #12]
 800237e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002380:	2360      	movs	r3, #96	@ 0x60
 8002382:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002384:	2302      	movs	r3, #2
 8002386:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238c:	2300      	movs	r3, #0
 800238e:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002390:	2304      	movs	r3, #4
 8002392:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002394:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002398:	4619      	mov	r1, r3
 800239a:	4818      	ldr	r0, [pc, #96]	@ (80023fc <HAL_TIM_MspPostInit+0x388>)
 800239c:	f001 f9c2 	bl	8003724 <HAL_GPIO_Init>
}
 80023a0:	e024      	b.n	80023ec <HAL_TIM_MspPostInit+0x378>
  else if(htim->Instance==TIM16)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4a16      	ldr	r2, [pc, #88]	@ (8002400 <HAL_TIM_MspPostInit+0x38c>)
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d11f      	bne.n	80023ec <HAL_TIM_MspPostInit+0x378>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ac:	4b12      	ldr	r3, [pc, #72]	@ (80023f8 <HAL_TIM_MspPostInit+0x384>)
 80023ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023b2:	4a11      	ldr	r2, [pc, #68]	@ (80023f8 <HAL_TIM_MspPostInit+0x384>)
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80023bc:	4b0e      	ldr	r3, [pc, #56]	@ (80023f8 <HAL_TIM_MspPostInit+0x384>)
 80023be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80023c2:	f003 0302 	and.w	r3, r3, #2
 80023c6:	60bb      	str	r3, [r7, #8]
 80023c8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80023ca:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023ce:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023d0:	2302      	movs	r3, #2
 80023d2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d4:	2300      	movs	r3, #0
 80023d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d8:	2300      	movs	r3, #0
 80023da:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80023dc:	2301      	movs	r3, #1
 80023de:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80023e4:	4619      	mov	r1, r3
 80023e6:	4807      	ldr	r0, [pc, #28]	@ (8002404 <HAL_TIM_MspPostInit+0x390>)
 80023e8:	f001 f99c 	bl	8003724 <HAL_GPIO_Init>
}
 80023ec:	bf00      	nop
 80023ee:	3748      	adds	r7, #72	@ 0x48
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	40014000 	.word	0x40014000
 80023f8:	58024400 	.word	0x58024400
 80023fc:	58021000 	.word	0x58021000
 8002400:	40014400 	.word	0x40014400
 8002404:	58020400 	.word	0x58020400

08002408 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b0ba      	sub	sp, #232	@ 0xe8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002420:	f107 0310 	add.w	r3, r7, #16
 8002424:	22c0      	movs	r2, #192	@ 0xc0
 8002426:	2100      	movs	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f008 fca9 	bl	800ad80 <memset>
  if(huart->Instance==UART4)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a2b      	ldr	r2, [pc, #172]	@ (80024e0 <HAL_UART_MspInit+0xd8>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d14e      	bne.n	80024d6 <HAL_UART_MspInit+0xce>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002438:	f04f 0202 	mov.w	r2, #2
 800243c:	f04f 0300 	mov.w	r3, #0
 8002440:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8002444:	2300      	movs	r3, #0
 8002446:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800244a:	f107 0310 	add.w	r3, r7, #16
 800244e:	4618      	mov	r0, r3
 8002450:	f003 fdcc 	bl	8005fec <HAL_RCCEx_PeriphCLKConfig>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800245a:	f7ff fb89 	bl	8001b70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800245e:	4b21      	ldr	r3, [pc, #132]	@ (80024e4 <HAL_UART_MspInit+0xdc>)
 8002460:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002464:	4a1f      	ldr	r2, [pc, #124]	@ (80024e4 <HAL_UART_MspInit+0xdc>)
 8002466:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800246a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800246e:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <HAL_UART_MspInit+0xdc>)
 8002470:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002474:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800247c:	4b19      	ldr	r3, [pc, #100]	@ (80024e4 <HAL_UART_MspInit+0xdc>)
 800247e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002482:	4a18      	ldr	r2, [pc, #96]	@ (80024e4 <HAL_UART_MspInit+0xdc>)
 8002484:	f043 0304 	orr.w	r3, r3, #4
 8002488:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800248c:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <HAL_UART_MspInit+0xdc>)
 800248e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	60bb      	str	r3, [r7, #8]
 8002498:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800249a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800249e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a8:	2300      	movs	r3, #0
 80024aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ae:	2300      	movs	r3, #0
 80024b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80024b4:	2308      	movs	r3, #8
 80024b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024ba:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80024be:	4619      	mov	r1, r3
 80024c0:	4809      	ldr	r0, [pc, #36]	@ (80024e8 <HAL_UART_MspInit+0xe0>)
 80024c2:	f001 f92f 	bl	8003724 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80024c6:	2200      	movs	r2, #0
 80024c8:	2100      	movs	r1, #0
 80024ca:	2034      	movs	r0, #52	@ 0x34
 80024cc:	f000 fb19 	bl	8002b02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80024d0:	2034      	movs	r0, #52	@ 0x34
 80024d2:	f000 fb30 	bl	8002b36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80024d6:	bf00      	nop
 80024d8:	37e8      	adds	r7, #232	@ 0xe8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40004c00 	.word	0x40004c00
 80024e4:	58024400 	.word	0x58024400
 80024e8:	58020800 	.word	0x58020800

080024ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024f0:	bf00      	nop
 80024f2:	e7fd      	b.n	80024f0 <NMI_Handler+0x4>

080024f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024f8:	bf00      	nop
 80024fa:	e7fd      	b.n	80024f8 <HardFault_Handler+0x4>

080024fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024fc:	b480      	push	{r7}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002500:	bf00      	nop
 8002502:	e7fd      	b.n	8002500 <MemManage_Handler+0x4>

08002504 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002508:	bf00      	nop
 800250a:	e7fd      	b.n	8002508 <BusFault_Handler+0x4>

0800250c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002510:	bf00      	nop
 8002512:	e7fd      	b.n	8002510 <UsageFault_Handler+0x4>

08002514 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr

08002522 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002522:	b480      	push	{r7}
 8002524:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002526:	bf00      	nop
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr

0800253e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002542:	f000 f9d7 	bl	80028f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002550:	4802      	ldr	r0, [pc, #8]	@ (800255c <TIM1_UP_IRQHandler+0x10>)
 8002552:	f005 fdad 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002556:	bf00      	nop
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	24000198 	.word	0x24000198

08002560 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002564:	4802      	ldr	r0, [pc, #8]	@ (8002570 <TIM2_IRQHandler+0x10>)
 8002566:	f005 fda3 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800256a:	bf00      	nop
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	240001e4 	.word	0x240001e4

08002574 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002578:	4802      	ldr	r0, [pc, #8]	@ (8002584 <TIM4_IRQHandler+0x10>)
 800257a:	f005 fd99 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	24000230 	.word	0x24000230

08002588 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800258c:	4803      	ldr	r0, [pc, #12]	@ (800259c <TIM8_BRK_TIM12_IRQHandler+0x14>)
 800258e:	f005 fd8f 	bl	80080b0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 8002592:	4803      	ldr	r0, [pc, #12]	@ (80025a0 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 8002594:	f005 fd8c 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 8002598:	bf00      	nop
 800259a:	bd80      	pop	{r7, pc}
 800259c:	240002c8 	.word	0x240002c8
 80025a0:	24000314 	.word	0x24000314

080025a4 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80025a8:	4803      	ldr	r0, [pc, #12]	@ (80025b8 <TIM8_UP_TIM13_IRQHandler+0x14>)
 80025aa:	f005 fd81 	bl	80080b0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim13);
 80025ae:	4803      	ldr	r0, [pc, #12]	@ (80025bc <TIM8_UP_TIM13_IRQHandler+0x18>)
 80025b0:	f005 fd7e 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80025b4:	bf00      	nop
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	240002c8 	.word	0x240002c8
 80025bc:	24000360 	.word	0x24000360

080025c0 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80025c4:	4803      	ldr	r0, [pc, #12]	@ (80025d4 <TIM8_TRG_COM_TIM14_IRQHandler+0x14>)
 80025c6:	f005 fd73 	bl	80080b0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim14);
 80025ca:	4803      	ldr	r0, [pc, #12]	@ (80025d8 <TIM8_TRG_COM_TIM14_IRQHandler+0x18>)
 80025cc:	f005 fd70 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 80025d0:	bf00      	nop
 80025d2:	bd80      	pop	{r7, pc}
 80025d4:	240002c8 	.word	0x240002c8
 80025d8:	240003ac 	.word	0x240003ac

080025dc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80025e0:	4802      	ldr	r0, [pc, #8]	@ (80025ec <TIM5_IRQHandler+0x10>)
 80025e2:	f005 fd65 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80025e6:	bf00      	nop
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	2400027c 	.word	0x2400027c

080025f0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80025f4:	4802      	ldr	r0, [pc, #8]	@ (8002600 <UART4_IRQHandler+0x10>)
 80025f6:	f006 fedf 	bl	80093b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80025fa:	bf00      	nop
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	24000490 	.word	0x24000490

08002604 <LPTIM1_IRQHandler>:

/**
  * @brief This function handles LPTIM1 global interrupt.
  */
void LPTIM1_IRQHandler(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPTIM1_IRQn 0 */

  /* USER CODE END LPTIM1_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim1);
 8002608:	4802      	ldr	r0, [pc, #8]	@ (8002614 <LPTIM1_IRQHandler+0x10>)
 800260a:	f002 fbed 	bl	8004de8 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN LPTIM1_IRQn 1 */

  /* USER CODE END LPTIM1_IRQn 1 */
}
 800260e:	bf00      	nop
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	24000160 	.word	0x24000160

08002618 <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 800261c:	4802      	ldr	r0, [pc, #8]	@ (8002628 <TIM15_IRQHandler+0x10>)
 800261e:	f005 fd47 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	240003f8 	.word	0x240003f8

0800262c <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8002630:	4802      	ldr	r0, [pc, #8]	@ (800263c <TIM16_IRQHandler+0x10>)
 8002632:	f005 fd3d 	bl	80080b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	24000444 	.word	0x24000444

08002640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002648:	4a14      	ldr	r2, [pc, #80]	@ (800269c <_sbrk+0x5c>)
 800264a:	4b15      	ldr	r3, [pc, #84]	@ (80026a0 <_sbrk+0x60>)
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002654:	4b13      	ldr	r3, [pc, #76]	@ (80026a4 <_sbrk+0x64>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d102      	bne.n	8002662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800265c:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <_sbrk+0x64>)
 800265e:	4a12      	ldr	r2, [pc, #72]	@ (80026a8 <_sbrk+0x68>)
 8002660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002662:	4b10      	ldr	r3, [pc, #64]	@ (80026a4 <_sbrk+0x64>)
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	4413      	add	r3, r2
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	429a      	cmp	r2, r3
 800266e:	d207      	bcs.n	8002680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002670:	f008 fb8e 	bl	800ad90 <__errno>
 8002674:	4603      	mov	r3, r0
 8002676:	220c      	movs	r2, #12
 8002678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800267a:	f04f 33ff 	mov.w	r3, #4294967295
 800267e:	e009      	b.n	8002694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002680:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <_sbrk+0x64>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002686:	4b07      	ldr	r3, [pc, #28]	@ (80026a4 <_sbrk+0x64>)
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	4413      	add	r3, r2
 800268e:	4a05      	ldr	r2, [pc, #20]	@ (80026a4 <_sbrk+0x64>)
 8002690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002692:	68fb      	ldr	r3, [r7, #12]
}
 8002694:	4618      	mov	r0, r3
 8002696:	3718      	adds	r7, #24
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	24080000 	.word	0x24080000
 80026a0:	00000400 	.word	0x00000400
 80026a4:	24000598 	.word	0x24000598
 80026a8:	240006e8 	.word	0x240006e8

080026ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80026b0:	4b37      	ldr	r3, [pc, #220]	@ (8002790 <SystemInit+0xe4>)
 80026b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026b6:	4a36      	ldr	r2, [pc, #216]	@ (8002790 <SystemInit+0xe4>)
 80026b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80026c0:	4b34      	ldr	r3, [pc, #208]	@ (8002794 <SystemInit+0xe8>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f003 030f 	and.w	r3, r3, #15
 80026c8:	2b06      	cmp	r3, #6
 80026ca:	d807      	bhi.n	80026dc <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80026cc:	4b31      	ldr	r3, [pc, #196]	@ (8002794 <SystemInit+0xe8>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f023 030f 	bic.w	r3, r3, #15
 80026d4:	4a2f      	ldr	r2, [pc, #188]	@ (8002794 <SystemInit+0xe8>)
 80026d6:	f043 0307 	orr.w	r3, r3, #7
 80026da:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80026dc:	4b2e      	ldr	r3, [pc, #184]	@ (8002798 <SystemInit+0xec>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a2d      	ldr	r2, [pc, #180]	@ (8002798 <SystemInit+0xec>)
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80026e8:	4b2b      	ldr	r3, [pc, #172]	@ (8002798 <SystemInit+0xec>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80026ee:	4b2a      	ldr	r3, [pc, #168]	@ (8002798 <SystemInit+0xec>)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	4929      	ldr	r1, [pc, #164]	@ (8002798 <SystemInit+0xec>)
 80026f4:	4b29      	ldr	r3, [pc, #164]	@ (800279c <SystemInit+0xf0>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80026fa:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <SystemInit+0xe8>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b00      	cmp	r3, #0
 8002704:	d007      	beq.n	8002716 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002706:	4b23      	ldr	r3, [pc, #140]	@ (8002794 <SystemInit+0xe8>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f023 030f 	bic.w	r3, r3, #15
 800270e:	4a21      	ldr	r2, [pc, #132]	@ (8002794 <SystemInit+0xe8>)
 8002710:	f043 0307 	orr.w	r3, r3, #7
 8002714:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002716:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <SystemInit+0xec>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800271c:	4b1e      	ldr	r3, [pc, #120]	@ (8002798 <SystemInit+0xec>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002722:	4b1d      	ldr	r3, [pc, #116]	@ (8002798 <SystemInit+0xec>)
 8002724:	2200      	movs	r2, #0
 8002726:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002728:	4b1b      	ldr	r3, [pc, #108]	@ (8002798 <SystemInit+0xec>)
 800272a:	4a1d      	ldr	r2, [pc, #116]	@ (80027a0 <SystemInit+0xf4>)
 800272c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800272e:	4b1a      	ldr	r3, [pc, #104]	@ (8002798 <SystemInit+0xec>)
 8002730:	4a1c      	ldr	r2, [pc, #112]	@ (80027a4 <SystemInit+0xf8>)
 8002732:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002734:	4b18      	ldr	r3, [pc, #96]	@ (8002798 <SystemInit+0xec>)
 8002736:	4a1c      	ldr	r2, [pc, #112]	@ (80027a8 <SystemInit+0xfc>)
 8002738:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800273a:	4b17      	ldr	r3, [pc, #92]	@ (8002798 <SystemInit+0xec>)
 800273c:	2200      	movs	r2, #0
 800273e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002740:	4b15      	ldr	r3, [pc, #84]	@ (8002798 <SystemInit+0xec>)
 8002742:	4a19      	ldr	r2, [pc, #100]	@ (80027a8 <SystemInit+0xfc>)
 8002744:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002746:	4b14      	ldr	r3, [pc, #80]	@ (8002798 <SystemInit+0xec>)
 8002748:	2200      	movs	r2, #0
 800274a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800274c:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <SystemInit+0xec>)
 800274e:	4a16      	ldr	r2, [pc, #88]	@ (80027a8 <SystemInit+0xfc>)
 8002750:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002752:	4b11      	ldr	r3, [pc, #68]	@ (8002798 <SystemInit+0xec>)
 8002754:	2200      	movs	r2, #0
 8002756:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002758:	4b0f      	ldr	r3, [pc, #60]	@ (8002798 <SystemInit+0xec>)
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a0e      	ldr	r2, [pc, #56]	@ (8002798 <SystemInit+0xec>)
 800275e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002762:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <SystemInit+0xec>)
 8002766:	2200      	movs	r2, #0
 8002768:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800276a:	4b10      	ldr	r3, [pc, #64]	@ (80027ac <SystemInit+0x100>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <SystemInit+0x104>)
 8002770:	4013      	ands	r3, r2
 8002772:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002776:	d202      	bcs.n	800277e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8002778:	4b0e      	ldr	r3, [pc, #56]	@ (80027b4 <SystemInit+0x108>)
 800277a:	2201      	movs	r2, #1
 800277c:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800277e:	4b0e      	ldr	r3, [pc, #56]	@ (80027b8 <SystemInit+0x10c>)
 8002780:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8002784:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8002786:	bf00      	nop
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	e000ed00 	.word	0xe000ed00
 8002794:	52002000 	.word	0x52002000
 8002798:	58024400 	.word	0x58024400
 800279c:	eaf6ed7f 	.word	0xeaf6ed7f
 80027a0:	02020200 	.word	0x02020200
 80027a4:	01ff0000 	.word	0x01ff0000
 80027a8:	01010280 	.word	0x01010280
 80027ac:	5c001000 	.word	0x5c001000
 80027b0:	ffff0000 	.word	0xffff0000
 80027b4:	51008108 	.word	0x51008108
 80027b8:	52004000 	.word	0x52004000

080027bc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80027bc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027f4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80027c0:	f7ff ff74 	bl	80026ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027c4:	480c      	ldr	r0, [pc, #48]	@ (80027f8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027c6:	490d      	ldr	r1, [pc, #52]	@ (80027fc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027c8:	4a0d      	ldr	r2, [pc, #52]	@ (8002800 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027cc:	e002      	b.n	80027d4 <LoopCopyDataInit>

080027ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027d2:	3304      	adds	r3, #4

080027d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027d8:	d3f9      	bcc.n	80027ce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027da:	4a0a      	ldr	r2, [pc, #40]	@ (8002804 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027dc:	4c0a      	ldr	r4, [pc, #40]	@ (8002808 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027e0:	e001      	b.n	80027e6 <LoopFillZerobss>

080027e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027e4:	3204      	adds	r2, #4

080027e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027e8:	d3fb      	bcc.n	80027e2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ea:	f008 fad7 	bl	800ad9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ee:	f7fd ff4b 	bl	8000688 <main>
  bx  lr
 80027f2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027f4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80027f8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80027fc:	24000064 	.word	0x24000064
  ldr r2, =_sidata
 8002800:	0800b75c 	.word	0x0800b75c
  ldr r2, =_sbss
 8002804:	24000068 	.word	0x24000068
  ldr r4, =_ebss
 8002808:	240006e8 	.word	0x240006e8

0800280c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800280c:	e7fe      	b.n	800280c <ADC3_IRQHandler>
	...

08002810 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b082      	sub	sp, #8
 8002814:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002816:	2003      	movs	r0, #3
 8002818:	f000 f968 	bl	8002aec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800281c:	f003 fa10 	bl	8005c40 <HAL_RCC_GetSysClockFreq>
 8002820:	4602      	mov	r2, r0
 8002822:	4b15      	ldr	r3, [pc, #84]	@ (8002878 <HAL_Init+0x68>)
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	0a1b      	lsrs	r3, r3, #8
 8002828:	f003 030f 	and.w	r3, r3, #15
 800282c:	4913      	ldr	r1, [pc, #76]	@ (800287c <HAL_Init+0x6c>)
 800282e:	5ccb      	ldrb	r3, [r1, r3]
 8002830:	f003 031f 	and.w	r3, r3, #31
 8002834:	fa22 f303 	lsr.w	r3, r2, r3
 8002838:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800283a:	4b0f      	ldr	r3, [pc, #60]	@ (8002878 <HAL_Init+0x68>)
 800283c:	699b      	ldr	r3, [r3, #24]
 800283e:	f003 030f 	and.w	r3, r3, #15
 8002842:	4a0e      	ldr	r2, [pc, #56]	@ (800287c <HAL_Init+0x6c>)
 8002844:	5cd3      	ldrb	r3, [r2, r3]
 8002846:	f003 031f 	and.w	r3, r3, #31
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	fa22 f303 	lsr.w	r3, r2, r3
 8002850:	4a0b      	ldr	r2, [pc, #44]	@ (8002880 <HAL_Init+0x70>)
 8002852:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002854:	4a0b      	ldr	r2, [pc, #44]	@ (8002884 <HAL_Init+0x74>)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800285a:	200f      	movs	r0, #15
 800285c:	f000 f814 	bl	8002888 <HAL_InitTick>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e002      	b.n	8002870 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800286a:	f7ff f987 	bl	8001b7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}
 8002878:	58024400 	.word	0x58024400
 800287c:	0800b6e0 	.word	0x0800b6e0
 8002880:	24000008 	.word	0x24000008
 8002884:	24000004 	.word	0x24000004

08002888 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8002890:	4b15      	ldr	r3, [pc, #84]	@ (80028e8 <HAL_InitTick+0x60>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e021      	b.n	80028e0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800289c:	4b13      	ldr	r3, [pc, #76]	@ (80028ec <HAL_InitTick+0x64>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <HAL_InitTick+0x60>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	4619      	mov	r1, r3
 80028a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b2:	4618      	mov	r0, r3
 80028b4:	f000 f94d 	bl	8002b52 <HAL_SYSTICK_Config>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e00e      	b.n	80028e0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2b0f      	cmp	r3, #15
 80028c6:	d80a      	bhi.n	80028de <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028c8:	2200      	movs	r2, #0
 80028ca:	6879      	ldr	r1, [r7, #4]
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	f000 f917 	bl	8002b02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028d4:	4a06      	ldr	r2, [pc, #24]	@ (80028f0 <HAL_InitTick+0x68>)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	e000      	b.n	80028e0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80028de:	2301      	movs	r3, #1
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	3708      	adds	r7, #8
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	24000010 	.word	0x24000010
 80028ec:	24000004 	.word	0x24000004
 80028f0:	2400000c 	.word	0x2400000c

080028f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <HAL_IncTick+0x20>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	461a      	mov	r2, r3
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <HAL_IncTick+0x24>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4413      	add	r3, r2
 8002904:	4a04      	ldr	r2, [pc, #16]	@ (8002918 <HAL_IncTick+0x24>)
 8002906:	6013      	str	r3, [r2, #0]
}
 8002908:	bf00      	nop
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	24000010 	.word	0x24000010
 8002918:	2400059c 	.word	0x2400059c

0800291c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
  return uwTick;
 8002920:	4b03      	ldr	r3, [pc, #12]	@ (8002930 <HAL_GetTick+0x14>)
 8002922:	681b      	ldr	r3, [r3, #0]
}
 8002924:	4618      	mov	r0, r3
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	2400059c 	.word	0x2400059c

08002934 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002934:	b480      	push	{r7}
 8002936:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002938:	4b03      	ldr	r3, [pc, #12]	@ (8002948 <HAL_GetREVID+0x14>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	0c1b      	lsrs	r3, r3, #16
}
 800293e:	4618      	mov	r0, r3
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	5c001000 	.word	0x5c001000

0800294c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800294c:	b480      	push	{r7}
 800294e:	b085      	sub	sp, #20
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f003 0307 	and.w	r3, r3, #7
 800295a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800295c:	4b0b      	ldr	r3, [pc, #44]	@ (800298c <__NVIC_SetPriorityGrouping+0x40>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002962:	68ba      	ldr	r2, [r7, #8]
 8002964:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002968:	4013      	ands	r3, r2
 800296a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002974:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <__NVIC_SetPriorityGrouping+0x44>)
 8002976:	4313      	orrs	r3, r2
 8002978:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800297a:	4a04      	ldr	r2, [pc, #16]	@ (800298c <__NVIC_SetPriorityGrouping+0x40>)
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	60d3      	str	r3, [r2, #12]
}
 8002980:	bf00      	nop
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	e000ed00 	.word	0xe000ed00
 8002990:	05fa0000 	.word	0x05fa0000

08002994 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002998:	4b04      	ldr	r3, [pc, #16]	@ (80029ac <__NVIC_GetPriorityGrouping+0x18>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	0a1b      	lsrs	r3, r3, #8
 800299e:	f003 0307 	and.w	r3, r3, #7
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029aa:	4770      	bx	lr
 80029ac:	e000ed00 	.word	0xe000ed00

080029b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80029ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	db0b      	blt.n	80029da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029c2:	88fb      	ldrh	r3, [r7, #6]
 80029c4:	f003 021f 	and.w	r2, r3, #31
 80029c8:	4907      	ldr	r1, [pc, #28]	@ (80029e8 <__NVIC_EnableIRQ+0x38>)
 80029ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029ce:	095b      	lsrs	r3, r3, #5
 80029d0:	2001      	movs	r0, #1
 80029d2:	fa00 f202 	lsl.w	r2, r0, r2
 80029d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80029da:	bf00      	nop
 80029dc:	370c      	adds	r7, #12
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000e100 	.word	0xe000e100

080029ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b083      	sub	sp, #12
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	4603      	mov	r3, r0
 80029f4:	6039      	str	r1, [r7, #0]
 80029f6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80029f8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	db0a      	blt.n	8002a16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	b2da      	uxtb	r2, r3
 8002a04:	490c      	ldr	r1, [pc, #48]	@ (8002a38 <__NVIC_SetPriority+0x4c>)
 8002a06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a0a:	0112      	lsls	r2, r2, #4
 8002a0c:	b2d2      	uxtb	r2, r2
 8002a0e:	440b      	add	r3, r1
 8002a10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a14:	e00a      	b.n	8002a2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	b2da      	uxtb	r2, r3
 8002a1a:	4908      	ldr	r1, [pc, #32]	@ (8002a3c <__NVIC_SetPriority+0x50>)
 8002a1c:	88fb      	ldrh	r3, [r7, #6]
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	3b04      	subs	r3, #4
 8002a24:	0112      	lsls	r2, r2, #4
 8002a26:	b2d2      	uxtb	r2, r2
 8002a28:	440b      	add	r3, r1
 8002a2a:	761a      	strb	r2, [r3, #24]
}
 8002a2c:	bf00      	nop
 8002a2e:	370c      	adds	r7, #12
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	e000e100 	.word	0xe000e100
 8002a3c:	e000ed00 	.word	0xe000ed00

08002a40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b089      	sub	sp, #36	@ 0x24
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	60f8      	str	r0, [r7, #12]
 8002a48:	60b9      	str	r1, [r7, #8]
 8002a4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a54:	69fb      	ldr	r3, [r7, #28]
 8002a56:	f1c3 0307 	rsb	r3, r3, #7
 8002a5a:	2b04      	cmp	r3, #4
 8002a5c:	bf28      	it	cs
 8002a5e:	2304      	movcs	r3, #4
 8002a60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	3304      	adds	r3, #4
 8002a66:	2b06      	cmp	r3, #6
 8002a68:	d902      	bls.n	8002a70 <NVIC_EncodePriority+0x30>
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	3b03      	subs	r3, #3
 8002a6e:	e000      	b.n	8002a72 <NVIC_EncodePriority+0x32>
 8002a70:	2300      	movs	r3, #0
 8002a72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a74:	f04f 32ff 	mov.w	r2, #4294967295
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43da      	mvns	r2, r3
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	401a      	ands	r2, r3
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a88:	f04f 31ff 	mov.w	r1, #4294967295
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a92:	43d9      	mvns	r1, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a98:	4313      	orrs	r3, r2
         );
}
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	3724      	adds	r7, #36	@ 0x24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
	...

08002aa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	3b01      	subs	r3, #1
 8002ab4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ab8:	d301      	bcc.n	8002abe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aba:	2301      	movs	r3, #1
 8002abc:	e00f      	b.n	8002ade <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002abe:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae8 <SysTick_Config+0x40>)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3b01      	subs	r3, #1
 8002ac4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ac6:	210f      	movs	r1, #15
 8002ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8002acc:	f7ff ff8e 	bl	80029ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ad0:	4b05      	ldr	r3, [pc, #20]	@ (8002ae8 <SysTick_Config+0x40>)
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ad6:	4b04      	ldr	r3, [pc, #16]	@ (8002ae8 <SysTick_Config+0x40>)
 8002ad8:	2207      	movs	r2, #7
 8002ada:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002adc:	2300      	movs	r3, #0
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	e000e010 	.word	0xe000e010

08002aec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f7ff ff29 	bl	800294c <__NVIC_SetPriorityGrouping>
}
 8002afa:	bf00      	nop
 8002afc:	3708      	adds	r7, #8
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}

08002b02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b02:	b580      	push	{r7, lr}
 8002b04:	b086      	sub	sp, #24
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	4603      	mov	r3, r0
 8002b0a:	60b9      	str	r1, [r7, #8]
 8002b0c:	607a      	str	r2, [r7, #4]
 8002b0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b10:	f7ff ff40 	bl	8002994 <__NVIC_GetPriorityGrouping>
 8002b14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b16:	687a      	ldr	r2, [r7, #4]
 8002b18:	68b9      	ldr	r1, [r7, #8]
 8002b1a:	6978      	ldr	r0, [r7, #20]
 8002b1c:	f7ff ff90 	bl	8002a40 <NVIC_EncodePriority>
 8002b20:	4602      	mov	r2, r0
 8002b22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b26:	4611      	mov	r1, r2
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f7ff ff5f 	bl	80029ec <__NVIC_SetPriority>
}
 8002b2e:	bf00      	nop
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}

08002b36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff ff33 	bl	80029b0 <__NVIC_EnableIRQ>
}
 8002b4a:	bf00      	nop
 8002b4c:	3708      	adds	r7, #8
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b082      	sub	sp, #8
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b5a:	6878      	ldr	r0, [r7, #4]
 8002b5c:	f7ff ffa4 	bl	8002aa8 <SysTick_Config>
 8002b60:	4603      	mov	r3, r0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
	...

08002b6c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8002b70:	f3bf 8f5f 	dmb	sy
}
 8002b74:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002b76:	4b07      	ldr	r3, [pc, #28]	@ (8002b94 <HAL_MPU_Disable+0x28>)
 8002b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b7a:	4a06      	ldr	r2, [pc, #24]	@ (8002b94 <HAL_MPU_Disable+0x28>)
 8002b7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b80:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002b82:	4b05      	ldr	r3, [pc, #20]	@ (8002b98 <HAL_MPU_Disable+0x2c>)
 8002b84:	2200      	movs	r2, #0
 8002b86:	605a      	str	r2, [r3, #4]
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
 8002b92:	bf00      	nop
 8002b94:	e000ed00 	.word	0xe000ed00
 8002b98:	e000ed90 	.word	0xe000ed90

08002b9c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002ba4:	4a0b      	ldr	r2, [pc, #44]	@ (8002bd4 <HAL_MPU_Enable+0x38>)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002bae:	4b0a      	ldr	r3, [pc, #40]	@ (8002bd8 <HAL_MPU_Enable+0x3c>)
 8002bb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb2:	4a09      	ldr	r2, [pc, #36]	@ (8002bd8 <HAL_MPU_Enable+0x3c>)
 8002bb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002bba:	f3bf 8f4f 	dsb	sy
}
 8002bbe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002bc0:	f3bf 8f6f 	isb	sy
}
 8002bc4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	e000ed90 	.word	0xe000ed90
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	785a      	ldrb	r2, [r3, #1]
 8002be8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c58 <HAL_MPU_ConfigRegion+0x7c>)
 8002bea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002bec:	4b1a      	ldr	r3, [pc, #104]	@ (8002c58 <HAL_MPU_ConfigRegion+0x7c>)
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	4a19      	ldr	r2, [pc, #100]	@ (8002c58 <HAL_MPU_ConfigRegion+0x7c>)
 8002bf2:	f023 0301 	bic.w	r3, r3, #1
 8002bf6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002bf8:	4a17      	ldr	r2, [pc, #92]	@ (8002c58 <HAL_MPU_ConfigRegion+0x7c>)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	7b1b      	ldrb	r3, [r3, #12]
 8002c04:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	7adb      	ldrb	r3, [r3, #11]
 8002c0a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c0c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	7a9b      	ldrb	r3, [r3, #10]
 8002c12:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002c14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	7b5b      	ldrb	r3, [r3, #13]
 8002c1a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002c1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	7b9b      	ldrb	r3, [r3, #14]
 8002c22:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002c24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	7bdb      	ldrb	r3, [r3, #15]
 8002c2a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002c2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	7a5b      	ldrb	r3, [r3, #9]
 8002c32:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002c34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	7a1b      	ldrb	r3, [r3, #8]
 8002c3a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002c3c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	7812      	ldrb	r2, [r2, #0]
 8002c42:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c44:	4a04      	ldr	r2, [pc, #16]	@ (8002c58 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002c46:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002c48:	6113      	str	r3, [r2, #16]
}
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000ed90 	.word	0xe000ed90

08002c5c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b086      	sub	sp, #24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002c64:	f7ff fe5a 	bl	800291c <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d101      	bne.n	8002c74 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	e2dc      	b.n	800322e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d008      	beq.n	8002c92 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2280      	movs	r2, #128	@ 0x80
 8002c84:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e2cd      	b.n	800322e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a76      	ldr	r2, [pc, #472]	@ (8002e70 <HAL_DMA_Abort+0x214>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d04a      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a74      	ldr	r2, [pc, #464]	@ (8002e74 <HAL_DMA_Abort+0x218>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d045      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a73      	ldr	r2, [pc, #460]	@ (8002e78 <HAL_DMA_Abort+0x21c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d040      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a71      	ldr	r2, [pc, #452]	@ (8002e7c <HAL_DMA_Abort+0x220>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d03b      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a70      	ldr	r2, [pc, #448]	@ (8002e80 <HAL_DMA_Abort+0x224>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d036      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a6e      	ldr	r2, [pc, #440]	@ (8002e84 <HAL_DMA_Abort+0x228>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d031      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a6d      	ldr	r2, [pc, #436]	@ (8002e88 <HAL_DMA_Abort+0x22c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d02c      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a6b      	ldr	r2, [pc, #428]	@ (8002e8c <HAL_DMA_Abort+0x230>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d027      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a6a      	ldr	r2, [pc, #424]	@ (8002e90 <HAL_DMA_Abort+0x234>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d022      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a68      	ldr	r2, [pc, #416]	@ (8002e94 <HAL_DMA_Abort+0x238>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d01d      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a67      	ldr	r2, [pc, #412]	@ (8002e98 <HAL_DMA_Abort+0x23c>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d018      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a65      	ldr	r2, [pc, #404]	@ (8002e9c <HAL_DMA_Abort+0x240>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d013      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a64      	ldr	r2, [pc, #400]	@ (8002ea0 <HAL_DMA_Abort+0x244>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d00e      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a62      	ldr	r2, [pc, #392]	@ (8002ea4 <HAL_DMA_Abort+0x248>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d009      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a61      	ldr	r2, [pc, #388]	@ (8002ea8 <HAL_DMA_Abort+0x24c>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d004      	beq.n	8002d32 <HAL_DMA_Abort+0xd6>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a5f      	ldr	r2, [pc, #380]	@ (8002eac <HAL_DMA_Abort+0x250>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d101      	bne.n	8002d36 <HAL_DMA_Abort+0xda>
 8002d32:	2301      	movs	r3, #1
 8002d34:	e000      	b.n	8002d38 <HAL_DMA_Abort+0xdc>
 8002d36:	2300      	movs	r3, #0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d013      	beq.n	8002d64 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 021e 	bic.w	r2, r2, #30
 8002d4a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695a      	ldr	r2, [r3, #20]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002d5a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	e00a      	b.n	8002d7a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 020e 	bic.w	r2, r2, #14
 8002d72:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	4a3c      	ldr	r2, [pc, #240]	@ (8002e70 <HAL_DMA_Abort+0x214>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d072      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a3a      	ldr	r2, [pc, #232]	@ (8002e74 <HAL_DMA_Abort+0x218>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d06d      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a39      	ldr	r2, [pc, #228]	@ (8002e78 <HAL_DMA_Abort+0x21c>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d068      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a37      	ldr	r2, [pc, #220]	@ (8002e7c <HAL_DMA_Abort+0x220>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d063      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a36      	ldr	r2, [pc, #216]	@ (8002e80 <HAL_DMA_Abort+0x224>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d05e      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a34      	ldr	r2, [pc, #208]	@ (8002e84 <HAL_DMA_Abort+0x228>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d059      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a33      	ldr	r2, [pc, #204]	@ (8002e88 <HAL_DMA_Abort+0x22c>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d054      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a31      	ldr	r2, [pc, #196]	@ (8002e8c <HAL_DMA_Abort+0x230>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d04f      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a30      	ldr	r2, [pc, #192]	@ (8002e90 <HAL_DMA_Abort+0x234>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d04a      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a2e      	ldr	r2, [pc, #184]	@ (8002e94 <HAL_DMA_Abort+0x238>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d045      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a2d      	ldr	r2, [pc, #180]	@ (8002e98 <HAL_DMA_Abort+0x23c>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d040      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a2b      	ldr	r2, [pc, #172]	@ (8002e9c <HAL_DMA_Abort+0x240>)
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d03b      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a2a      	ldr	r2, [pc, #168]	@ (8002ea0 <HAL_DMA_Abort+0x244>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d036      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a28      	ldr	r2, [pc, #160]	@ (8002ea4 <HAL_DMA_Abort+0x248>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d031      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a27      	ldr	r2, [pc, #156]	@ (8002ea8 <HAL_DMA_Abort+0x24c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d02c      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a25      	ldr	r2, [pc, #148]	@ (8002eac <HAL_DMA_Abort+0x250>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d027      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a24      	ldr	r2, [pc, #144]	@ (8002eb0 <HAL_DMA_Abort+0x254>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d022      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a22      	ldr	r2, [pc, #136]	@ (8002eb4 <HAL_DMA_Abort+0x258>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d01d      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a21      	ldr	r2, [pc, #132]	@ (8002eb8 <HAL_DMA_Abort+0x25c>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d018      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8002ebc <HAL_DMA_Abort+0x260>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d013      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a1e      	ldr	r2, [pc, #120]	@ (8002ec0 <HAL_DMA_Abort+0x264>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d00e      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a1c      	ldr	r2, [pc, #112]	@ (8002ec4 <HAL_DMA_Abort+0x268>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d009      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8002ec8 <HAL_DMA_Abort+0x26c>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d004      	beq.n	8002e6a <HAL_DMA_Abort+0x20e>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a19      	ldr	r2, [pc, #100]	@ (8002ecc <HAL_DMA_Abort+0x270>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d132      	bne.n	8002ed0 <HAL_DMA_Abort+0x274>
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e031      	b.n	8002ed2 <HAL_DMA_Abort+0x276>
 8002e6e:	bf00      	nop
 8002e70:	40020010 	.word	0x40020010
 8002e74:	40020028 	.word	0x40020028
 8002e78:	40020040 	.word	0x40020040
 8002e7c:	40020058 	.word	0x40020058
 8002e80:	40020070 	.word	0x40020070
 8002e84:	40020088 	.word	0x40020088
 8002e88:	400200a0 	.word	0x400200a0
 8002e8c:	400200b8 	.word	0x400200b8
 8002e90:	40020410 	.word	0x40020410
 8002e94:	40020428 	.word	0x40020428
 8002e98:	40020440 	.word	0x40020440
 8002e9c:	40020458 	.word	0x40020458
 8002ea0:	40020470 	.word	0x40020470
 8002ea4:	40020488 	.word	0x40020488
 8002ea8:	400204a0 	.word	0x400204a0
 8002eac:	400204b8 	.word	0x400204b8
 8002eb0:	58025408 	.word	0x58025408
 8002eb4:	5802541c 	.word	0x5802541c
 8002eb8:	58025430 	.word	0x58025430
 8002ebc:	58025444 	.word	0x58025444
 8002ec0:	58025458 	.word	0x58025458
 8002ec4:	5802546c 	.word	0x5802546c
 8002ec8:	58025480 	.word	0x58025480
 8002ecc:	58025494 	.word	0x58025494
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d007      	beq.n	8002ee6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ee4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a6d      	ldr	r2, [pc, #436]	@ (80030a0 <HAL_DMA_Abort+0x444>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d04a      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a6b      	ldr	r2, [pc, #428]	@ (80030a4 <HAL_DMA_Abort+0x448>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d045      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a6a      	ldr	r2, [pc, #424]	@ (80030a8 <HAL_DMA_Abort+0x44c>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d040      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a68      	ldr	r2, [pc, #416]	@ (80030ac <HAL_DMA_Abort+0x450>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d03b      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a67      	ldr	r2, [pc, #412]	@ (80030b0 <HAL_DMA_Abort+0x454>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d036      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a65      	ldr	r2, [pc, #404]	@ (80030b4 <HAL_DMA_Abort+0x458>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d031      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a64      	ldr	r2, [pc, #400]	@ (80030b8 <HAL_DMA_Abort+0x45c>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d02c      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a62      	ldr	r2, [pc, #392]	@ (80030bc <HAL_DMA_Abort+0x460>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d027      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a61      	ldr	r2, [pc, #388]	@ (80030c0 <HAL_DMA_Abort+0x464>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d022      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a5f      	ldr	r2, [pc, #380]	@ (80030c4 <HAL_DMA_Abort+0x468>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d01d      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a5e      	ldr	r2, [pc, #376]	@ (80030c8 <HAL_DMA_Abort+0x46c>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d018      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a5c      	ldr	r2, [pc, #368]	@ (80030cc <HAL_DMA_Abort+0x470>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d013      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a5b      	ldr	r2, [pc, #364]	@ (80030d0 <HAL_DMA_Abort+0x474>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d00e      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a59      	ldr	r2, [pc, #356]	@ (80030d4 <HAL_DMA_Abort+0x478>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d009      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a58      	ldr	r2, [pc, #352]	@ (80030d8 <HAL_DMA_Abort+0x47c>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d004      	beq.n	8002f86 <HAL_DMA_Abort+0x32a>
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a56      	ldr	r2, [pc, #344]	@ (80030dc <HAL_DMA_Abort+0x480>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d108      	bne.n	8002f98 <HAL_DMA_Abort+0x33c>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f022 0201 	bic.w	r2, r2, #1
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	e007      	b.n	8002fa8 <HAL_DMA_Abort+0x34c>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 0201 	bic.w	r2, r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002fa8:	e013      	b.n	8002fd2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002faa:	f7ff fcb7 	bl	800291c <HAL_GetTick>
 8002fae:	4602      	mov	r2, r0
 8002fb0:	693b      	ldr	r3, [r7, #16]
 8002fb2:	1ad3      	subs	r3, r2, r3
 8002fb4:	2b05      	cmp	r3, #5
 8002fb6:	d90c      	bls.n	8002fd2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2220      	movs	r2, #32
 8002fbc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	2203      	movs	r2, #3
 8002fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e12d      	b.n	800322e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0301 	and.w	r3, r3, #1
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d1e5      	bne.n	8002faa <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a2f      	ldr	r2, [pc, #188]	@ (80030a0 <HAL_DMA_Abort+0x444>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d04a      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a2d      	ldr	r2, [pc, #180]	@ (80030a4 <HAL_DMA_Abort+0x448>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d045      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a2c      	ldr	r2, [pc, #176]	@ (80030a8 <HAL_DMA_Abort+0x44c>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d040      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a2a      	ldr	r2, [pc, #168]	@ (80030ac <HAL_DMA_Abort+0x450>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d03b      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a29      	ldr	r2, [pc, #164]	@ (80030b0 <HAL_DMA_Abort+0x454>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d036      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a27      	ldr	r2, [pc, #156]	@ (80030b4 <HAL_DMA_Abort+0x458>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d031      	beq.n	800307e <HAL_DMA_Abort+0x422>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a26      	ldr	r2, [pc, #152]	@ (80030b8 <HAL_DMA_Abort+0x45c>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d02c      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a24      	ldr	r2, [pc, #144]	@ (80030bc <HAL_DMA_Abort+0x460>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d027      	beq.n	800307e <HAL_DMA_Abort+0x422>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a23      	ldr	r2, [pc, #140]	@ (80030c0 <HAL_DMA_Abort+0x464>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d022      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a21      	ldr	r2, [pc, #132]	@ (80030c4 <HAL_DMA_Abort+0x468>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d01d      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a20      	ldr	r2, [pc, #128]	@ (80030c8 <HAL_DMA_Abort+0x46c>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d018      	beq.n	800307e <HAL_DMA_Abort+0x422>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a1e      	ldr	r2, [pc, #120]	@ (80030cc <HAL_DMA_Abort+0x470>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d013      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a1d      	ldr	r2, [pc, #116]	@ (80030d0 <HAL_DMA_Abort+0x474>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d00e      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a1b      	ldr	r2, [pc, #108]	@ (80030d4 <HAL_DMA_Abort+0x478>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d009      	beq.n	800307e <HAL_DMA_Abort+0x422>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a1a      	ldr	r2, [pc, #104]	@ (80030d8 <HAL_DMA_Abort+0x47c>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d004      	beq.n	800307e <HAL_DMA_Abort+0x422>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a18      	ldr	r2, [pc, #96]	@ (80030dc <HAL_DMA_Abort+0x480>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d101      	bne.n	8003082 <HAL_DMA_Abort+0x426>
 800307e:	2301      	movs	r3, #1
 8003080:	e000      	b.n	8003084 <HAL_DMA_Abort+0x428>
 8003082:	2300      	movs	r3, #0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d02b      	beq.n	80030e0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800308c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003092:	f003 031f 	and.w	r3, r3, #31
 8003096:	223f      	movs	r2, #63	@ 0x3f
 8003098:	409a      	lsls	r2, r3
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	609a      	str	r2, [r3, #8]
 800309e:	e02a      	b.n	80030f6 <HAL_DMA_Abort+0x49a>
 80030a0:	40020010 	.word	0x40020010
 80030a4:	40020028 	.word	0x40020028
 80030a8:	40020040 	.word	0x40020040
 80030ac:	40020058 	.word	0x40020058
 80030b0:	40020070 	.word	0x40020070
 80030b4:	40020088 	.word	0x40020088
 80030b8:	400200a0 	.word	0x400200a0
 80030bc:	400200b8 	.word	0x400200b8
 80030c0:	40020410 	.word	0x40020410
 80030c4:	40020428 	.word	0x40020428
 80030c8:	40020440 	.word	0x40020440
 80030cc:	40020458 	.word	0x40020458
 80030d0:	40020470 	.word	0x40020470
 80030d4:	40020488 	.word	0x40020488
 80030d8:	400204a0 	.word	0x400204a0
 80030dc:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ea:	f003 031f 	and.w	r3, r3, #31
 80030ee:	2201      	movs	r2, #1
 80030f0:	409a      	lsls	r2, r3
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a4f      	ldr	r2, [pc, #316]	@ (8003238 <HAL_DMA_Abort+0x5dc>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d072      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a4d      	ldr	r2, [pc, #308]	@ (800323c <HAL_DMA_Abort+0x5e0>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d06d      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a4c      	ldr	r2, [pc, #304]	@ (8003240 <HAL_DMA_Abort+0x5e4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d068      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a4a      	ldr	r2, [pc, #296]	@ (8003244 <HAL_DMA_Abort+0x5e8>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d063      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a49      	ldr	r2, [pc, #292]	@ (8003248 <HAL_DMA_Abort+0x5ec>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d05e      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a47      	ldr	r2, [pc, #284]	@ (800324c <HAL_DMA_Abort+0x5f0>)
 800312e:	4293      	cmp	r3, r2
 8003130:	d059      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4a46      	ldr	r2, [pc, #280]	@ (8003250 <HAL_DMA_Abort+0x5f4>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d054      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	4a44      	ldr	r2, [pc, #272]	@ (8003254 <HAL_DMA_Abort+0x5f8>)
 8003142:	4293      	cmp	r3, r2
 8003144:	d04f      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a43      	ldr	r2, [pc, #268]	@ (8003258 <HAL_DMA_Abort+0x5fc>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d04a      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	4a41      	ldr	r2, [pc, #260]	@ (800325c <HAL_DMA_Abort+0x600>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d045      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4a40      	ldr	r2, [pc, #256]	@ (8003260 <HAL_DMA_Abort+0x604>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d040      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a3e      	ldr	r2, [pc, #248]	@ (8003264 <HAL_DMA_Abort+0x608>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d03b      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a3d      	ldr	r2, [pc, #244]	@ (8003268 <HAL_DMA_Abort+0x60c>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d036      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a3b      	ldr	r2, [pc, #236]	@ (800326c <HAL_DMA_Abort+0x610>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d031      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a3a      	ldr	r2, [pc, #232]	@ (8003270 <HAL_DMA_Abort+0x614>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d02c      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a38      	ldr	r2, [pc, #224]	@ (8003274 <HAL_DMA_Abort+0x618>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d027      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a37      	ldr	r2, [pc, #220]	@ (8003278 <HAL_DMA_Abort+0x61c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d022      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	4a35      	ldr	r2, [pc, #212]	@ (800327c <HAL_DMA_Abort+0x620>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d01d      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a34      	ldr	r2, [pc, #208]	@ (8003280 <HAL_DMA_Abort+0x624>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d018      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a32      	ldr	r2, [pc, #200]	@ (8003284 <HAL_DMA_Abort+0x628>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d013      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a31      	ldr	r2, [pc, #196]	@ (8003288 <HAL_DMA_Abort+0x62c>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00e      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a2f      	ldr	r2, [pc, #188]	@ (800328c <HAL_DMA_Abort+0x630>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d009      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a2e      	ldr	r2, [pc, #184]	@ (8003290 <HAL_DMA_Abort+0x634>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d004      	beq.n	80031e6 <HAL_DMA_Abort+0x58a>
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003294 <HAL_DMA_Abort+0x638>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d101      	bne.n	80031ea <HAL_DMA_Abort+0x58e>
 80031e6:	2301      	movs	r3, #1
 80031e8:	e000      	b.n	80031ec <HAL_DMA_Abort+0x590>
 80031ea:	2300      	movs	r3, #0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d015      	beq.n	800321c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031f4:	687a      	ldr	r2, [r7, #4]
 80031f6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80031f8:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d00c      	beq.n	800321c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800320c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003210:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800321a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3718      	adds	r7, #24
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40020010 	.word	0x40020010
 800323c:	40020028 	.word	0x40020028
 8003240:	40020040 	.word	0x40020040
 8003244:	40020058 	.word	0x40020058
 8003248:	40020070 	.word	0x40020070
 800324c:	40020088 	.word	0x40020088
 8003250:	400200a0 	.word	0x400200a0
 8003254:	400200b8 	.word	0x400200b8
 8003258:	40020410 	.word	0x40020410
 800325c:	40020428 	.word	0x40020428
 8003260:	40020440 	.word	0x40020440
 8003264:	40020458 	.word	0x40020458
 8003268:	40020470 	.word	0x40020470
 800326c:	40020488 	.word	0x40020488
 8003270:	400204a0 	.word	0x400204a0
 8003274:	400204b8 	.word	0x400204b8
 8003278:	58025408 	.word	0x58025408
 800327c:	5802541c 	.word	0x5802541c
 8003280:	58025430 	.word	0x58025430
 8003284:	58025444 	.word	0x58025444
 8003288:	58025458 	.word	0x58025458
 800328c:	5802546c 	.word	0x5802546c
 8003290:	58025480 	.word	0x58025480
 8003294:	58025494 	.word	0x58025494

08003298 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b084      	sub	sp, #16
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d101      	bne.n	80032aa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e237      	b.n	800371a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d004      	beq.n	80032c0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2280      	movs	r2, #128	@ 0x80
 80032ba:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	e22c      	b.n	800371a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a5c      	ldr	r2, [pc, #368]	@ (8003438 <HAL_DMA_Abort_IT+0x1a0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d04a      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a5b      	ldr	r2, [pc, #364]	@ (800343c <HAL_DMA_Abort_IT+0x1a4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d045      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a59      	ldr	r2, [pc, #356]	@ (8003440 <HAL_DMA_Abort_IT+0x1a8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d040      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a58      	ldr	r2, [pc, #352]	@ (8003444 <HAL_DMA_Abort_IT+0x1ac>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d03b      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a56      	ldr	r2, [pc, #344]	@ (8003448 <HAL_DMA_Abort_IT+0x1b0>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d036      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a55      	ldr	r2, [pc, #340]	@ (800344c <HAL_DMA_Abort_IT+0x1b4>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d031      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a53      	ldr	r2, [pc, #332]	@ (8003450 <HAL_DMA_Abort_IT+0x1b8>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d02c      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a52      	ldr	r2, [pc, #328]	@ (8003454 <HAL_DMA_Abort_IT+0x1bc>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d027      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a50      	ldr	r2, [pc, #320]	@ (8003458 <HAL_DMA_Abort_IT+0x1c0>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d022      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a4f      	ldr	r2, [pc, #316]	@ (800345c <HAL_DMA_Abort_IT+0x1c4>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d01d      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a4d      	ldr	r2, [pc, #308]	@ (8003460 <HAL_DMA_Abort_IT+0x1c8>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d018      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a4c      	ldr	r2, [pc, #304]	@ (8003464 <HAL_DMA_Abort_IT+0x1cc>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d013      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	4a4a      	ldr	r2, [pc, #296]	@ (8003468 <HAL_DMA_Abort_IT+0x1d0>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d00e      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	4a49      	ldr	r2, [pc, #292]	@ (800346c <HAL_DMA_Abort_IT+0x1d4>)
 8003348:	4293      	cmp	r3, r2
 800334a:	d009      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a47      	ldr	r2, [pc, #284]	@ (8003470 <HAL_DMA_Abort_IT+0x1d8>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d004      	beq.n	8003360 <HAL_DMA_Abort_IT+0xc8>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a46      	ldr	r2, [pc, #280]	@ (8003474 <HAL_DMA_Abort_IT+0x1dc>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d101      	bne.n	8003364 <HAL_DMA_Abort_IT+0xcc>
 8003360:	2301      	movs	r3, #1
 8003362:	e000      	b.n	8003366 <HAL_DMA_Abort_IT+0xce>
 8003364:	2300      	movs	r3, #0
 8003366:	2b00      	cmp	r3, #0
 8003368:	f000 8086 	beq.w	8003478 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2204      	movs	r2, #4
 8003370:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a2f      	ldr	r2, [pc, #188]	@ (8003438 <HAL_DMA_Abort_IT+0x1a0>)
 800337a:	4293      	cmp	r3, r2
 800337c:	d04a      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4a2e      	ldr	r2, [pc, #184]	@ (800343c <HAL_DMA_Abort_IT+0x1a4>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d045      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a2c      	ldr	r2, [pc, #176]	@ (8003440 <HAL_DMA_Abort_IT+0x1a8>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d040      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a2b      	ldr	r2, [pc, #172]	@ (8003444 <HAL_DMA_Abort_IT+0x1ac>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d03b      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a29      	ldr	r2, [pc, #164]	@ (8003448 <HAL_DMA_Abort_IT+0x1b0>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d036      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a28      	ldr	r2, [pc, #160]	@ (800344c <HAL_DMA_Abort_IT+0x1b4>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d031      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a26      	ldr	r2, [pc, #152]	@ (8003450 <HAL_DMA_Abort_IT+0x1b8>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d02c      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a25      	ldr	r2, [pc, #148]	@ (8003454 <HAL_DMA_Abort_IT+0x1bc>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d027      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4a23      	ldr	r2, [pc, #140]	@ (8003458 <HAL_DMA_Abort_IT+0x1c0>)
 80033ca:	4293      	cmp	r3, r2
 80033cc:	d022      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a22      	ldr	r2, [pc, #136]	@ (800345c <HAL_DMA_Abort_IT+0x1c4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d01d      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a20      	ldr	r2, [pc, #128]	@ (8003460 <HAL_DMA_Abort_IT+0x1c8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d018      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003464 <HAL_DMA_Abort_IT+0x1cc>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d013      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003468 <HAL_DMA_Abort_IT+0x1d0>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d00e      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1c      	ldr	r2, [pc, #112]	@ (800346c <HAL_DMA_Abort_IT+0x1d4>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d009      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1a      	ldr	r2, [pc, #104]	@ (8003470 <HAL_DMA_Abort_IT+0x1d8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d004      	beq.n	8003414 <HAL_DMA_Abort_IT+0x17c>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a19      	ldr	r2, [pc, #100]	@ (8003474 <HAL_DMA_Abort_IT+0x1dc>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d108      	bne.n	8003426 <HAL_DMA_Abort_IT+0x18e>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f022 0201 	bic.w	r2, r2, #1
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	e178      	b.n	8003718 <HAL_DMA_Abort_IT+0x480>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 0201 	bic.w	r2, r2, #1
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	e16f      	b.n	8003718 <HAL_DMA_Abort_IT+0x480>
 8003438:	40020010 	.word	0x40020010
 800343c:	40020028 	.word	0x40020028
 8003440:	40020040 	.word	0x40020040
 8003444:	40020058 	.word	0x40020058
 8003448:	40020070 	.word	0x40020070
 800344c:	40020088 	.word	0x40020088
 8003450:	400200a0 	.word	0x400200a0
 8003454:	400200b8 	.word	0x400200b8
 8003458:	40020410 	.word	0x40020410
 800345c:	40020428 	.word	0x40020428
 8003460:	40020440 	.word	0x40020440
 8003464:	40020458 	.word	0x40020458
 8003468:	40020470 	.word	0x40020470
 800346c:	40020488 	.word	0x40020488
 8003470:	400204a0 	.word	0x400204a0
 8003474:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f022 020e 	bic.w	r2, r2, #14
 8003486:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a6c      	ldr	r2, [pc, #432]	@ (8003640 <HAL_DMA_Abort_IT+0x3a8>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d04a      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a6b      	ldr	r2, [pc, #428]	@ (8003644 <HAL_DMA_Abort_IT+0x3ac>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d045      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a69      	ldr	r2, [pc, #420]	@ (8003648 <HAL_DMA_Abort_IT+0x3b0>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d040      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a68      	ldr	r2, [pc, #416]	@ (800364c <HAL_DMA_Abort_IT+0x3b4>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d03b      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a66      	ldr	r2, [pc, #408]	@ (8003650 <HAL_DMA_Abort_IT+0x3b8>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d036      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a65      	ldr	r2, [pc, #404]	@ (8003654 <HAL_DMA_Abort_IT+0x3bc>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d031      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a63      	ldr	r2, [pc, #396]	@ (8003658 <HAL_DMA_Abort_IT+0x3c0>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d02c      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a62      	ldr	r2, [pc, #392]	@ (800365c <HAL_DMA_Abort_IT+0x3c4>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d027      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a60      	ldr	r2, [pc, #384]	@ (8003660 <HAL_DMA_Abort_IT+0x3c8>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d022      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a5f      	ldr	r2, [pc, #380]	@ (8003664 <HAL_DMA_Abort_IT+0x3cc>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d01d      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a5d      	ldr	r2, [pc, #372]	@ (8003668 <HAL_DMA_Abort_IT+0x3d0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d018      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a5c      	ldr	r2, [pc, #368]	@ (800366c <HAL_DMA_Abort_IT+0x3d4>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d013      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a5a      	ldr	r2, [pc, #360]	@ (8003670 <HAL_DMA_Abort_IT+0x3d8>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d00e      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a59      	ldr	r2, [pc, #356]	@ (8003674 <HAL_DMA_Abort_IT+0x3dc>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d009      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a57      	ldr	r2, [pc, #348]	@ (8003678 <HAL_DMA_Abort_IT+0x3e0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d004      	beq.n	8003528 <HAL_DMA_Abort_IT+0x290>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a56      	ldr	r2, [pc, #344]	@ (800367c <HAL_DMA_Abort_IT+0x3e4>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d108      	bne.n	800353a <HAL_DMA_Abort_IT+0x2a2>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681a      	ldr	r2, [r3, #0]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f022 0201 	bic.w	r2, r2, #1
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	e007      	b.n	800354a <HAL_DMA_Abort_IT+0x2b2>
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0201 	bic.w	r2, r2, #1
 8003548:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a3c      	ldr	r2, [pc, #240]	@ (8003640 <HAL_DMA_Abort_IT+0x3a8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d072      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a3a      	ldr	r2, [pc, #232]	@ (8003644 <HAL_DMA_Abort_IT+0x3ac>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d06d      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a39      	ldr	r2, [pc, #228]	@ (8003648 <HAL_DMA_Abort_IT+0x3b0>)
 8003564:	4293      	cmp	r3, r2
 8003566:	d068      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a37      	ldr	r2, [pc, #220]	@ (800364c <HAL_DMA_Abort_IT+0x3b4>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d063      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a36      	ldr	r2, [pc, #216]	@ (8003650 <HAL_DMA_Abort_IT+0x3b8>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d05e      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4a34      	ldr	r2, [pc, #208]	@ (8003654 <HAL_DMA_Abort_IT+0x3bc>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d059      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4a33      	ldr	r2, [pc, #204]	@ (8003658 <HAL_DMA_Abort_IT+0x3c0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d054      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a31      	ldr	r2, [pc, #196]	@ (800365c <HAL_DMA_Abort_IT+0x3c4>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d04f      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a30      	ldr	r2, [pc, #192]	@ (8003660 <HAL_DMA_Abort_IT+0x3c8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d04a      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a2e      	ldr	r2, [pc, #184]	@ (8003664 <HAL_DMA_Abort_IT+0x3cc>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d045      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003668 <HAL_DMA_Abort_IT+0x3d0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d040      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a2b      	ldr	r2, [pc, #172]	@ (800366c <HAL_DMA_Abort_IT+0x3d4>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d03b      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a2a      	ldr	r2, [pc, #168]	@ (8003670 <HAL_DMA_Abort_IT+0x3d8>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d036      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a28      	ldr	r2, [pc, #160]	@ (8003674 <HAL_DMA_Abort_IT+0x3dc>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d031      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a27      	ldr	r2, [pc, #156]	@ (8003678 <HAL_DMA_Abort_IT+0x3e0>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d02c      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a25      	ldr	r2, [pc, #148]	@ (800367c <HAL_DMA_Abort_IT+0x3e4>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d027      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a24      	ldr	r2, [pc, #144]	@ (8003680 <HAL_DMA_Abort_IT+0x3e8>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d022      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a22      	ldr	r2, [pc, #136]	@ (8003684 <HAL_DMA_Abort_IT+0x3ec>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d01d      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a21      	ldr	r2, [pc, #132]	@ (8003688 <HAL_DMA_Abort_IT+0x3f0>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d018      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a1f      	ldr	r2, [pc, #124]	@ (800368c <HAL_DMA_Abort_IT+0x3f4>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d013      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a1e      	ldr	r2, [pc, #120]	@ (8003690 <HAL_DMA_Abort_IT+0x3f8>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d00e      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a1c      	ldr	r2, [pc, #112]	@ (8003694 <HAL_DMA_Abort_IT+0x3fc>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d009      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a1b      	ldr	r2, [pc, #108]	@ (8003698 <HAL_DMA_Abort_IT+0x400>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d004      	beq.n	800363a <HAL_DMA_Abort_IT+0x3a2>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a19      	ldr	r2, [pc, #100]	@ (800369c <HAL_DMA_Abort_IT+0x404>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d132      	bne.n	80036a0 <HAL_DMA_Abort_IT+0x408>
 800363a:	2301      	movs	r3, #1
 800363c:	e031      	b.n	80036a2 <HAL_DMA_Abort_IT+0x40a>
 800363e:	bf00      	nop
 8003640:	40020010 	.word	0x40020010
 8003644:	40020028 	.word	0x40020028
 8003648:	40020040 	.word	0x40020040
 800364c:	40020058 	.word	0x40020058
 8003650:	40020070 	.word	0x40020070
 8003654:	40020088 	.word	0x40020088
 8003658:	400200a0 	.word	0x400200a0
 800365c:	400200b8 	.word	0x400200b8
 8003660:	40020410 	.word	0x40020410
 8003664:	40020428 	.word	0x40020428
 8003668:	40020440 	.word	0x40020440
 800366c:	40020458 	.word	0x40020458
 8003670:	40020470 	.word	0x40020470
 8003674:	40020488 	.word	0x40020488
 8003678:	400204a0 	.word	0x400204a0
 800367c:	400204b8 	.word	0x400204b8
 8003680:	58025408 	.word	0x58025408
 8003684:	5802541c 	.word	0x5802541c
 8003688:	58025430 	.word	0x58025430
 800368c:	58025444 	.word	0x58025444
 8003690:	58025458 	.word	0x58025458
 8003694:	5802546c 	.word	0x5802546c
 8003698:	58025480 	.word	0x58025480
 800369c:	58025494 	.word	0x58025494
 80036a0:	2300      	movs	r3, #0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d028      	beq.n	80036f8 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036b4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ba:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036c0:	f003 031f 	and.w	r3, r3, #31
 80036c4:	2201      	movs	r2, #1
 80036c6:	409a      	lsls	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80036d4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00c      	beq.n	80036f8 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036e2:	681a      	ldr	r2, [r3, #0]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80036ec:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80036f6:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800370c:	2b00      	cmp	r3, #0
 800370e:	d003      	beq.n	8003718 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003718:	2300      	movs	r3, #0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop

08003724 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003724:	b480      	push	{r7}
 8003726:	b089      	sub	sp, #36	@ 0x24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800372e:	2300      	movs	r3, #0
 8003730:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003732:	4b89      	ldr	r3, [pc, #548]	@ (8003958 <HAL_GPIO_Init+0x234>)
 8003734:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003736:	e194      	b.n	8003a62 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	2101      	movs	r1, #1
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	fa01 f303 	lsl.w	r3, r1, r3
 8003744:	4013      	ands	r3, r2
 8003746:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 8186 	beq.w	8003a5c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	2b01      	cmp	r3, #1
 800375a:	d005      	beq.n	8003768 <HAL_GPIO_Init+0x44>
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 0303 	and.w	r3, r3, #3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d130      	bne.n	80037ca <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800376e:	69fb      	ldr	r3, [r7, #28]
 8003770:	005b      	lsls	r3, r3, #1
 8003772:	2203      	movs	r2, #3
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	69ba      	ldr	r2, [r7, #24]
 800377c:	4013      	ands	r3, r2
 800377e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	005b      	lsls	r3, r3, #1
 8003788:	fa02 f303 	lsl.w	r3, r2, r3
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	4313      	orrs	r3, r2
 8003790:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	69ba      	ldr	r2, [r7, #24]
 8003796:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800379e:	2201      	movs	r2, #1
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	fa02 f303 	lsl.w	r3, r2, r3
 80037a6:	43db      	mvns	r3, r3
 80037a8:	69ba      	ldr	r2, [r7, #24]
 80037aa:	4013      	ands	r3, r2
 80037ac:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	091b      	lsrs	r3, r3, #4
 80037b4:	f003 0201 	and.w	r2, r3, #1
 80037b8:	69fb      	ldr	r3, [r7, #28]
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	69ba      	ldr	r2, [r7, #24]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f003 0303 	and.w	r3, r3, #3
 80037d2:	2b03      	cmp	r3, #3
 80037d4:	d017      	beq.n	8003806 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	2203      	movs	r2, #3
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	689a      	ldr	r2, [r3, #8]
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	69ba      	ldr	r2, [r7, #24]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	69ba      	ldr	r2, [r7, #24]
 8003804:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b02      	cmp	r3, #2
 8003810:	d123      	bne.n	800385a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	08da      	lsrs	r2, r3, #3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	3208      	adds	r2, #8
 800381a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800381e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f003 0307 	and.w	r3, r3, #7
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	220f      	movs	r2, #15
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	691a      	ldr	r2, [r3, #16]
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	f003 0307 	and.w	r3, r3, #7
 8003840:	009b      	lsls	r3, r3, #2
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4313      	orrs	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800384c:	69fb      	ldr	r3, [r7, #28]
 800384e:	08da      	lsrs	r2, r3, #3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3208      	adds	r2, #8
 8003854:	69b9      	ldr	r1, [r7, #24]
 8003856:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003860:	69fb      	ldr	r3, [r7, #28]
 8003862:	005b      	lsls	r3, r3, #1
 8003864:	2203      	movs	r2, #3
 8003866:	fa02 f303 	lsl.w	r3, r2, r3
 800386a:	43db      	mvns	r3, r3
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	4013      	ands	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	f003 0203 	and.w	r2, r3, #3
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4313      	orrs	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 80e0 	beq.w	8003a5c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800389c:	4b2f      	ldr	r3, [pc, #188]	@ (800395c <HAL_GPIO_Init+0x238>)
 800389e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038a2:	4a2e      	ldr	r2, [pc, #184]	@ (800395c <HAL_GPIO_Init+0x238>)
 80038a4:	f043 0302 	orr.w	r3, r3, #2
 80038a8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80038ac:	4b2b      	ldr	r3, [pc, #172]	@ (800395c <HAL_GPIO_Init+0x238>)
 80038ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038ba:	4a29      	ldr	r2, [pc, #164]	@ (8003960 <HAL_GPIO_Init+0x23c>)
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	3302      	adds	r3, #2
 80038c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	f003 0303 	and.w	r3, r3, #3
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	220f      	movs	r2, #15
 80038d2:	fa02 f303 	lsl.w	r3, r2, r3
 80038d6:	43db      	mvns	r3, r3
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	4013      	ands	r3, r2
 80038dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a20      	ldr	r2, [pc, #128]	@ (8003964 <HAL_GPIO_Init+0x240>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d052      	beq.n	800398c <HAL_GPIO_Init+0x268>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003968 <HAL_GPIO_Init+0x244>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d031      	beq.n	8003952 <HAL_GPIO_Init+0x22e>
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	4a1e      	ldr	r2, [pc, #120]	@ (800396c <HAL_GPIO_Init+0x248>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d02b      	beq.n	800394e <HAL_GPIO_Init+0x22a>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	4a1d      	ldr	r2, [pc, #116]	@ (8003970 <HAL_GPIO_Init+0x24c>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d025      	beq.n	800394a <HAL_GPIO_Init+0x226>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	4a1c      	ldr	r2, [pc, #112]	@ (8003974 <HAL_GPIO_Init+0x250>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d01f      	beq.n	8003946 <HAL_GPIO_Init+0x222>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a1b      	ldr	r2, [pc, #108]	@ (8003978 <HAL_GPIO_Init+0x254>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d019      	beq.n	8003942 <HAL_GPIO_Init+0x21e>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a1a      	ldr	r2, [pc, #104]	@ (800397c <HAL_GPIO_Init+0x258>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d013      	beq.n	800393e <HAL_GPIO_Init+0x21a>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a19      	ldr	r2, [pc, #100]	@ (8003980 <HAL_GPIO_Init+0x25c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d00d      	beq.n	800393a <HAL_GPIO_Init+0x216>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a18      	ldr	r2, [pc, #96]	@ (8003984 <HAL_GPIO_Init+0x260>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d007      	beq.n	8003936 <HAL_GPIO_Init+0x212>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a17      	ldr	r2, [pc, #92]	@ (8003988 <HAL_GPIO_Init+0x264>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d101      	bne.n	8003932 <HAL_GPIO_Init+0x20e>
 800392e:	2309      	movs	r3, #9
 8003930:	e02d      	b.n	800398e <HAL_GPIO_Init+0x26a>
 8003932:	230a      	movs	r3, #10
 8003934:	e02b      	b.n	800398e <HAL_GPIO_Init+0x26a>
 8003936:	2308      	movs	r3, #8
 8003938:	e029      	b.n	800398e <HAL_GPIO_Init+0x26a>
 800393a:	2307      	movs	r3, #7
 800393c:	e027      	b.n	800398e <HAL_GPIO_Init+0x26a>
 800393e:	2306      	movs	r3, #6
 8003940:	e025      	b.n	800398e <HAL_GPIO_Init+0x26a>
 8003942:	2305      	movs	r3, #5
 8003944:	e023      	b.n	800398e <HAL_GPIO_Init+0x26a>
 8003946:	2304      	movs	r3, #4
 8003948:	e021      	b.n	800398e <HAL_GPIO_Init+0x26a>
 800394a:	2303      	movs	r3, #3
 800394c:	e01f      	b.n	800398e <HAL_GPIO_Init+0x26a>
 800394e:	2302      	movs	r3, #2
 8003950:	e01d      	b.n	800398e <HAL_GPIO_Init+0x26a>
 8003952:	2301      	movs	r3, #1
 8003954:	e01b      	b.n	800398e <HAL_GPIO_Init+0x26a>
 8003956:	bf00      	nop
 8003958:	58000080 	.word	0x58000080
 800395c:	58024400 	.word	0x58024400
 8003960:	58000400 	.word	0x58000400
 8003964:	58020000 	.word	0x58020000
 8003968:	58020400 	.word	0x58020400
 800396c:	58020800 	.word	0x58020800
 8003970:	58020c00 	.word	0x58020c00
 8003974:	58021000 	.word	0x58021000
 8003978:	58021400 	.word	0x58021400
 800397c:	58021800 	.word	0x58021800
 8003980:	58021c00 	.word	0x58021c00
 8003984:	58022000 	.word	0x58022000
 8003988:	58022400 	.word	0x58022400
 800398c:	2300      	movs	r3, #0
 800398e:	69fa      	ldr	r2, [r7, #28]
 8003990:	f002 0203 	and.w	r2, r2, #3
 8003994:	0092      	lsls	r2, r2, #2
 8003996:	4093      	lsls	r3, r2
 8003998:	69ba      	ldr	r2, [r7, #24]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800399e:	4938      	ldr	r1, [pc, #224]	@ (8003a80 <HAL_GPIO_Init+0x35c>)
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	3302      	adds	r3, #2
 80039a6:	69ba      	ldr	r2, [r7, #24]
 80039a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	43db      	mvns	r3, r3
 80039b8:	69ba      	ldr	r2, [r7, #24]
 80039ba:	4013      	ands	r3, r2
 80039bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d003      	beq.n	80039d2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80039ca:	69ba      	ldr	r2, [r7, #24]
 80039cc:	693b      	ldr	r3, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80039d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	43db      	mvns	r3, r3
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	4013      	ands	r3, r2
 8003a16:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d003      	beq.n	8003a2c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	4313      	orrs	r3, r2
 8003a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	43db      	mvns	r3, r3
 8003a3c:	69ba      	ldr	r2, [r7, #24]
 8003a3e:	4013      	ands	r3, r2
 8003a40:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d003      	beq.n	8003a56 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	4313      	orrs	r3, r2
 8003a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	3301      	adds	r3, #1
 8003a60:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	f47f ae63 	bne.w	8003738 <HAL_GPIO_Init+0x14>
  }
}
 8003a72:	bf00      	nop
 8003a74:	bf00      	nop
 8003a76:	3724      	adds	r7, #36	@ 0x24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr
 8003a80:	58000400 	.word	0x58000400

08003a84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	807b      	strh	r3, [r7, #2]
 8003a90:	4613      	mov	r3, r2
 8003a92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a94:	787b      	ldrb	r3, [r7, #1]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d003      	beq.n	8003aa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a9a:	887a      	ldrh	r2, [r7, #2]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003aa0:	e003      	b.n	8003aaa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003aa2:	887b      	ldrh	r3, [r7, #2]
 8003aa4:	041a      	lsls	r2, r3, #16
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	619a      	str	r2, [r3, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	370c      	adds	r7, #12
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e0bd      	b.n	8003c46 <HAL_HRTIM_Init+0x18e>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2202      	movs	r2, #2
 8003ace:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	2200      	movs	r2, #0
 8003aee:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2200      	movs	r2, #0
 8003afe:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	689b      	ldr	r3, [r3, #8]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d031      	beq.n	8003b72 <HAL_HRTIM_Init+0xba>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	4a4f      	ldr	r2, [pc, #316]	@ (8003c50 <HAL_HRTIM_Init+0x198>)
 8003b14:	4293      	cmp	r3, r2
 8003b16:	d10e      	bne.n	8003b36 <HAL_HRTIM_Init+0x7e>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8003b18:	4b4e      	ldr	r3, [pc, #312]	@ (8003c54 <HAL_HRTIM_Init+0x19c>)
 8003b1a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b1e:	4a4d      	ldr	r2, [pc, #308]	@ (8003c54 <HAL_HRTIM_Init+0x19c>)
 8003b20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003b24:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003b28:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <HAL_HRTIM_Init+0x19c>)
 8003b2a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003b2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b32:	60fb      	str	r3, [r7, #12]
 8003b34:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003b44:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003b4e:	693a      	ldr	r2, [r7, #16]
 8003b50:	4313      	orrs	r3, r2
 8003b52:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003b5a:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	695b      	ldr	r3, [r3, #20]
 8003b60:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	4313      	orrs	r3, r2
 8003b68:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fe f81c 	bl	8001bb0 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d012      	beq.n	8003baa <HAL_HRTIM_Init+0xf2>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b92:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b9c:	693a      	ldr	r2, [r7, #16]
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 8003bba:	2300      	movs	r3, #0
 8003bbc:	75fb      	strb	r3, [r7, #23]
 8003bbe:	e03e      	b.n	8003c3e <HAL_HRTIM_Init+0x186>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 8003bc0:	7dfa      	ldrb	r2, [r7, #23]
 8003bc2:	6879      	ldr	r1, [r7, #4]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	00db      	lsls	r3, r3, #3
 8003bc8:	1a9b      	subs	r3, r3, r2
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	440b      	add	r3, r1
 8003bce:	3318      	adds	r3, #24
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 8003bd4:	7dfa      	ldrb	r2, [r7, #23]
 8003bd6:	6879      	ldr	r1, [r7, #4]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	1a9b      	subs	r3, r3, r2
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	440b      	add	r3, r1
 8003be2:	331c      	adds	r3, #28
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 8003be8:	7dfa      	ldrb	r2, [r7, #23]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	3320      	adds	r3, #32
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 8003bfc:	7dfa      	ldrb	r2, [r7, #23]
 8003bfe:	6879      	ldr	r1, [r7, #4]
 8003c00:	4613      	mov	r3, r2
 8003c02:	00db      	lsls	r3, r3, #3
 8003c04:	1a9b      	subs	r3, r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	3324      	adds	r3, #36	@ 0x24
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8003c10:	7dfa      	ldrb	r2, [r7, #23]
 8003c12:	6879      	ldr	r1, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	440b      	add	r3, r1
 8003c1e:	3328      	adds	r3, #40	@ 0x28
 8003c20:	2200      	movs	r2, #0
 8003c22:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8003c24:	7dfa      	ldrb	r2, [r7, #23]
 8003c26:	6879      	ldr	r1, [r7, #4]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	00db      	lsls	r3, r3, #3
 8003c2c:	1a9b      	subs	r3, r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	3330      	adds	r3, #48	@ 0x30
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]
       timer_idx++)
 8003c38:	7dfb      	ldrb	r3, [r7, #23]
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8003c3e:	7dfb      	ldrb	r3, [r7, #23]
 8003c40:	2b05      	cmp	r3, #5
 8003c42:	d9bd      	bls.n	8003bc0 <HAL_HRTIM_Init+0x108>
  }

  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3718      	adds	r7, #24
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40017400 	.word	0x40017400
 8003c54:	58024400 	.word	0x58024400

08003c58 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d101      	bne.n	8003c74 <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8003c70:	2302      	movs	r3, #2
 8003c72:	e015      	b.n	8003ca0 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2202      	movs	r2, #2
 8003c78:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2b05      	cmp	r3, #5
 8003c80:	d104      	bne.n	8003c8c <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 8003c82:	6879      	ldr	r1, [r7, #4]
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 fa88 	bl	800419a <HRTIM_MasterBase_Config>
 8003c8a:	e004      	b.n	8003c96 <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 8003c8c:	687a      	ldr	r2, [r7, #4]
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 fab1 	bl	80041f8 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3710      	adds	r7, #16
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <HAL_HRTIM_EventConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_EventConfig(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t Event,
                                        const HRTIM_EventCfgTypeDef* pEventCfg)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_EVENTPOLARITY(pEventCfg->Sensitivity, pEventCfg->Polarity));
  assert_param(IS_HRTIM_EVENTSENSITIVITY(pEventCfg->Sensitivity));
  assert_param(IS_HRTIM_EVENTFASTMODE(Event, pEventCfg->FastMode));
  assert_param(IS_HRTIM_EVENTFILTER(Event, pEventCfg->Filter));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d101      	bne.n	8003cc4 <HAL_HRTIM_EventConfig+0x1c>
  {
     return HAL_BUSY;
 8003cc0:	2302      	movs	r3, #2
 8003cc2:	e01c      	b.n	8003cfe <HAL_HRTIM_EventConfig+0x56>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d101      	bne.n	8003cd2 <HAL_HRTIM_EventConfig+0x2a>
 8003cce:	2302      	movs	r3, #2
 8003cd0:	e015      	b.n	8003cfe <HAL_HRTIM_EventConfig+0x56>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2202      	movs	r2, #2
 8003cde:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the event channel */
  HRTIM_EventConfig(hhrtim, Event, pEventCfg);
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	68b9      	ldr	r1, [r7, #8]
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 fd44 	bl	8004774 <HRTIM_EventConfig>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	3710      	adds	r7, #16
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <HAL_HRTIM_EventPrescalerConfig>:
  * @note This function must be called before starting the timer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_EventPrescalerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Prescaler)
{
 8003d06:	b480      	push	{r7}
 8003d08:	b083      	sub	sp, #12
 8003d0a:	af00      	add	r7, sp, #0
 8003d0c:	6078      	str	r0, [r7, #4]
 8003d0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_EVENTPRESCALER(Prescaler));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d101      	bne.n	8003d20 <HAL_HRTIM_EventPrescalerConfig+0x1a>
  {
     return HAL_BUSY;
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e025      	b.n	8003d6c <HAL_HRTIM_EventPrescalerConfig+0x66>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d101      	bne.n	8003d2e <HAL_HRTIM_EventPrescalerConfig+0x28>
 8003d2a:	2302      	movs	r3, #2
 8003d2c:	e01e      	b.n	8003d6c <HAL_HRTIM_EventPrescalerConfig+0x66>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2202      	movs	r2, #2
 8003d3a:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Set the external event prescaler */
  MODIFY_REG(hhrtim->Instance->sCommonRegs.EECR3, HRTIM_EECR3_EEVSD, (Prescaler & HRTIM_EECR3_EEVSD));
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f8d3 33b8 	ldr.w	r3, [r3, #952]	@ 0x3b8
 8003d46:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	430a      	orrs	r2, r1
 8003d56:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	60f8      	str	r0, [r7, #12]
 8003d80:	60b9      	str	r1, [r7, #8]
 8003d82:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	d101      	bne.n	8003d94 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 8003d90:	2302      	movs	r3, #2
 8003d92:	e05f      	b.n	8003e54 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <HAL_HRTIM_WaveformTimerConfig+0x2a>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e058      	b.n	8003e54 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	2202      	movs	r2, #2
 8003dae:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003db2:	68bb      	ldr	r3, [r7, #8]
 8003db4:	2b05      	cmp	r3, #5
 8003db6:	d104      	bne.n	8003dc2 <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8003db8:	6879      	ldr	r1, [r7, #4]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 fa5c 	bl	8004278 <HRTIM_MasterWaveform_Config>
 8003dc0:	e004      	b.n	8003dcc <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	68b9      	ldr	r1, [r7, #8]
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 fabc 	bl	8004344 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6819      	ldr	r1, [r3, #0]
 8003dd0:	68f8      	ldr	r0, [r7, #12]
 8003dd2:	68ba      	ldr	r2, [r7, #8]
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	00db      	lsls	r3, r3, #3
 8003dd8:	1a9b      	subs	r3, r3, r2
 8003dda:	009b      	lsls	r3, r3, #2
 8003ddc:	4403      	add	r3, r0
 8003dde:	3320      	adds	r3, #32
 8003de0:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6859      	ldr	r1, [r3, #4]
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	4613      	mov	r3, r2
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	1a9b      	subs	r3, r3, r2
 8003df0:	009b      	lsls	r3, r3, #2
 8003df2:	4403      	add	r3, r0
 8003df4:	3324      	adds	r3, #36	@ 0x24
 8003df6:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6899      	ldr	r1, [r3, #8]
 8003dfc:	68f8      	ldr	r0, [r7, #12]
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	4613      	mov	r3, r2
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	1a9b      	subs	r3, r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4403      	add	r3, r0
 8003e0a:	3328      	adds	r3, #40	@ 0x28
 8003e0c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68d9      	ldr	r1, [r3, #12]
 8003e12:	68f8      	ldr	r0, [r7, #12]
 8003e14:	68ba      	ldr	r2, [r7, #8]
 8003e16:	4613      	mov	r3, r2
 8003e18:	00db      	lsls	r3, r3, #3
 8003e1a:	1a9b      	subs	r3, r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	4403      	add	r3, r0
 8003e20:	332c      	adds	r3, #44	@ 0x2c
 8003e22:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6919      	ldr	r1, [r3, #16]
 8003e28:	68f8      	ldr	r0, [r7, #12]
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	4613      	mov	r3, r2
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	1a9b      	subs	r3, r3, r2
 8003e32:	009b      	lsls	r3, r3, #2
 8003e34:	4403      	add	r3, r0
 8003e36:	3330      	adds	r3, #48	@ 0x30
 8003e38:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 8003e3a:	68b9      	ldr	r1, [r7, #8]
 8003e3c:	68f8      	ldr	r0, [r7, #12]
 8003e3e:	f000 fec1 	bl	8004bc4 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8003e52:	2300      	movs	r3, #0
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3710      	adds	r7, #16
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b085      	sub	sp, #20
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
 8003e68:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003e70:	b2db      	uxtb	r3, r3
 8003e72:	2b02      	cmp	r3, #2
 8003e74:	d101      	bne.n	8003e7a <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8003e76:	2302      	movs	r3, #2
 8003e78:	e157      	b.n	800412a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d101      	bne.n	8003e88 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8003e84:	2302      	movs	r3, #2
 8003e86:	e150      	b.n	800412a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2202      	movs	r2, #2
 8003e94:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b05      	cmp	r3, #5
 8003e9c:	d140      	bne.n	8003f20 <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	2b07      	cmp	r3, #7
 8003ea4:	d82a      	bhi.n	8003efc <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8003ea6:	a201      	add	r2, pc, #4	@ (adr r2, 8003eac <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8003ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eac:	08003ecd 	.word	0x08003ecd
 8003eb0:	08003ed9 	.word	0x08003ed9
 8003eb4:	08003efd 	.word	0x08003efd
 8003eb8:	08003ee5 	.word	0x08003ee5
 8003ebc:	08003efd 	.word	0x08003efd
 8003ec0:	08003efd 	.word	0x08003efd
 8003ec4:	08003efd 	.word	0x08003efd
 8003ec8:	08003ef1 	.word	0x08003ef1
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	683a      	ldr	r2, [r7, #0]
 8003ed2:	6812      	ldr	r2, [r2, #0]
 8003ed4:	61da      	str	r2, [r3, #28]
        break;
 8003ed6:	e01a      	b.n	8003f0e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	683a      	ldr	r2, [r7, #0]
 8003ede:	6812      	ldr	r2, [r2, #0]
 8003ee0:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8003ee2:	e014      	b.n	8003f0e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	683a      	ldr	r2, [r7, #0]
 8003eea:	6812      	ldr	r2, [r2, #0]
 8003eec:	629a      	str	r2, [r3, #40]	@ 0x28
        break;
 8003eee:	e00e      	b.n	8003f0e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	6812      	ldr	r2, [r2, #0]
 8003ef8:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 8003efa:	e008      	b.n	8003f0e <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2207      	movs	r2, #7
 8003f00:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2200      	movs	r2, #0
 8003f08:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

        break;
 8003f0c:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b07      	cmp	r3, #7
 8003f18:	f040 80fe 	bne.w	8004118 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	e104      	b.n	800412a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	2b07      	cmp	r3, #7
 8003f26:	f200 80e3 	bhi.w	80040f0 <HAL_HRTIM_WaveformCompareConfig+0x294>
 8003f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f30 <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 8003f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f30:	08003f51 	.word	0x08003f51
 8003f34:	08003f65 	.word	0x08003f65
 8003f38:	080040f1 	.word	0x080040f1
 8003f3c:	08004021 	.word	0x08004021
 8003f40:	080040f1 	.word	0x080040f1
 8003f44:	080040f1 	.word	0x080040f1
 8003f48:	080040f1 	.word	0x080040f1
 8003f4c:	08004035 	.word	0x08004035
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6819      	ldr	r1, [r3, #0]
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	01db      	lsls	r3, r3, #7
 8003f5c:	440b      	add	r3, r1
 8003f5e:	339c      	adds	r3, #156	@ 0x9c
 8003f60:	601a      	str	r2, [r3, #0]
        break;
 8003f62:	e0d1      	b.n	8004108 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6819      	ldr	r1, [r3, #0]
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	01db      	lsls	r3, r3, #7
 8003f70:	440b      	add	r3, r1
 8003f72:	33a4      	adds	r3, #164	@ 0xa4
 8003f74:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d03f      	beq.n	8003ffe <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681a      	ldr	r2, [r3, #0]
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	3301      	adds	r3, #1
 8003f86:	01db      	lsls	r3, r3, #7
 8003f88:	4413      	add	r3, r2
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68fa      	ldr	r2, [r7, #12]
 8003f8e:	6811      	ldr	r1, [r2, #0]
 8003f90:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	3301      	adds	r3, #1
 8003f98:	01db      	lsls	r3, r3, #7
 8003f9a:	440b      	add	r3, r1
 8003f9c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	01db      	lsls	r3, r3, #7
 8003fa8:	4413      	add	r3, r2
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	68f9      	ldr	r1, [r7, #12]
 8003fb2:	6809      	ldr	r1, [r1, #0]
 8003fb4:	431a      	orrs	r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	3301      	adds	r3, #1
 8003fba:	01db      	lsls	r3, r3, #7
 8003fbc:	440b      	add	r3, r1
 8003fbe:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fc8:	d109      	bne.n	8003fde <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6819      	ldr	r1, [r3, #0]
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	01db      	lsls	r3, r3, #7
 8003fd6:	440b      	add	r3, r1
 8003fd8:	339c      	adds	r3, #156	@ 0x9c
 8003fda:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8003fdc:	e091      	b.n	8004102 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fe6:	f040 808c 	bne.w	8004102 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	6819      	ldr	r1, [r3, #0]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	01db      	lsls	r3, r3, #7
 8003ff6:	440b      	add	r3, r1
 8003ff8:	33a8      	adds	r3, #168	@ 0xa8
 8003ffa:	601a      	str	r2, [r3, #0]
         break;
 8003ffc:	e081      	b.n	8004102 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	3301      	adds	r3, #1
 8004006:	01db      	lsls	r3, r3, #7
 8004008:	4413      	add	r3, r2
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	6811      	ldr	r1, [r2, #0]
 8004010:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004014:	68bb      	ldr	r3, [r7, #8]
 8004016:	3301      	adds	r3, #1
 8004018:	01db      	lsls	r3, r3, #7
 800401a:	440b      	add	r3, r1
 800401c:	601a      	str	r2, [r3, #0]
         break;
 800401e:	e070      	b.n	8004102 <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6819      	ldr	r1, [r3, #0]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	01db      	lsls	r3, r3, #7
 800402c:	440b      	add	r3, r1
 800402e:	33a8      	adds	r3, #168	@ 0xa8
 8004030:	601a      	str	r2, [r3, #0]
        break;
 8004032:	e069      	b.n	8004108 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6819      	ldr	r1, [r3, #0]
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	01db      	lsls	r3, r3, #7
 8004040:	440b      	add	r3, r1
 8004042:	33ac      	adds	r3, #172	@ 0xac
 8004044:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d03f      	beq.n	80040ce <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	3301      	adds	r3, #1
 8004056:	01db      	lsls	r3, r3, #7
 8004058:	4413      	add	r3, r2
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	6811      	ldr	r1, [r2, #0]
 8004060:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	3301      	adds	r3, #1
 8004068:	01db      	lsls	r3, r3, #7
 800406a:	440b      	add	r3, r1
 800406c:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68bb      	ldr	r3, [r7, #8]
 8004074:	3301      	adds	r3, #1
 8004076:	01db      	lsls	r3, r3, #7
 8004078:	4413      	add	r3, r2
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	68f9      	ldr	r1, [r7, #12]
 8004084:	6809      	ldr	r1, [r1, #0]
 8004086:	431a      	orrs	r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	3301      	adds	r3, #1
 800408c:	01db      	lsls	r3, r3, #7
 800408e:	440b      	add	r3, r1
 8004090:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800409a:	d109      	bne.n	80040b0 <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	6819      	ldr	r1, [r3, #0]
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	689a      	ldr	r2, [r3, #8]
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	01db      	lsls	r3, r3, #7
 80040a8:	440b      	add	r3, r1
 80040aa:	339c      	adds	r3, #156	@ 0x9c
 80040ac:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 80040ae:	e02a      	b.n	8004106 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80040b8:	d125      	bne.n	8004106 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6819      	ldr	r1, [r3, #0]
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	689a      	ldr	r2, [r3, #8]
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	01db      	lsls	r3, r3, #7
 80040c6:	440b      	add	r3, r1
 80040c8:	33a8      	adds	r3, #168	@ 0xa8
 80040ca:	601a      	str	r2, [r3, #0]
         break;
 80040cc:	e01b      	b.n	8004106 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681a      	ldr	r2, [r3, #0]
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	3301      	adds	r3, #1
 80040d6:	01db      	lsls	r3, r3, #7
 80040d8:	4413      	add	r3, r2
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	6811      	ldr	r1, [r2, #0]
 80040e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	3301      	adds	r3, #1
 80040e8:	01db      	lsls	r3, r3, #7
 80040ea:	440b      	add	r3, r1
 80040ec:	601a      	str	r2, [r3, #0]
         break;
 80040ee:	e00a      	b.n	8004106 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2207      	movs	r2, #7
 80040f4:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

      break;
 8004100:	e002      	b.n	8004108 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8004102:	bf00      	nop
 8004104:	e000      	b.n	8004108 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 8004106:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800410e:	b2db      	uxtb	r3, r3
 8004110:	2b07      	cmp	r3, #7
 8004112:	d101      	bne.n	8004118 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 8004114:	2301      	movs	r3, #1
 8004116:	e008      	b.n	800412a <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2201      	movs	r2, #1
 800411c:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop

08004138 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	60f8      	str	r0, [r7, #12]
 8004140:	60b9      	str	r1, [r7, #8]
 8004142:	607a      	str	r2, [r7, #4]
 8004144:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 30c1 	ldrb.w	r3, [r3, #193]	@ 0xc1
 800414c:	b2db      	uxtb	r3, r3
 800414e:	2b02      	cmp	r3, #2
 8004150:	d101      	bne.n	8004156 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 8004152:	2302      	movs	r3, #2
 8004154:	e01d      	b.n	8004192 <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 800415c:	2b01      	cmp	r3, #1
 800415e:	d101      	bne.n	8004164 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 8004160:	2302      	movs	r3, #2
 8004162:	e016      	b.n	8004192 <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	2202      	movs	r2, #2
 8004170:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	687a      	ldr	r2, [r7, #4]
 8004178:	68b9      	ldr	r1, [r7, #8]
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 fa22 	bl	80045c4 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 20c1 	strb.w	r2, [r3, #193]	@ 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	2200      	movs	r2, #0
 800418c:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

  return HAL_OK;
 8004190:	2300      	movs	r3, #0
}
 8004192:	4618      	mov	r0, r3
 8004194:	3710      	adds	r7, #16
 8004196:	46bd      	mov	sp, r7
 8004198:	bd80      	pop	{r7, pc}

0800419a <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 800419a:	b480      	push	{r7}
 800419c:	b085      	sub	sp, #20
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
 80041a2:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	f023 0307 	bic.w	r3, r3, #7
 80041b2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	f023 0318 	bic.w	r3, r3, #24
 80041c4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	6812      	ldr	r2, [r2, #0]
 80041e0:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	683a      	ldr	r2, [r7, #0]
 80041e8:	6852      	ldr	r2, [r2, #4]
 80041ea:	619a      	str	r2, [r3, #24]
}
 80041ec:	bf00      	nop
 80041ee:	3714      	adds	r7, #20
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr

080041f8 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80041f8:	b480      	push	{r7}
 80041fa:	b087      	sub	sp, #28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	3301      	adds	r3, #1
 800420c:	01db      	lsls	r3, r3, #7
 800420e:	4413      	add	r3, r2
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	f023 0307 	bic.w	r3, r3, #7
 800421a:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	697a      	ldr	r2, [r7, #20]
 8004222:	4313      	orrs	r3, r2
 8004224:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f023 0318 	bic.w	r3, r3, #24
 800422c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	4313      	orrs	r3, r2
 8004236:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681a      	ldr	r2, [r3, #0]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	3301      	adds	r3, #1
 8004240:	01db      	lsls	r3, r3, #7
 8004242:	4413      	add	r3, r2
 8004244:	697a      	ldr	r2, [r7, #20]
 8004246:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6819      	ldr	r1, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	01db      	lsls	r3, r3, #7
 8004254:	440b      	add	r3, r1
 8004256:	3394      	adds	r3, #148	@ 0x94
 8004258:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6819      	ldr	r1, [r3, #0]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685a      	ldr	r2, [r3, #4]
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	01db      	lsls	r3, r3, #7
 8004266:	440b      	add	r3, r1
 8004268:	3398      	adds	r3, #152	@ 0x98
 800426a:	601a      	str	r2, [r3, #0]
}
 800426c:	bf00      	nop
 800426e:	371c      	adds	r7, #28
 8004270:	46bd      	mov	sp, r7
 8004272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004276:	4770      	bx	lr

08004278 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8004278:	b480      	push	{r7}
 800427a:	b085      	sub	sp, #20
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 8004292:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	f023 0320 	bic.w	r3, r3, #32
 800429a:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	695b      	ldr	r3, [r3, #20]
 80042a0:	68fa      	ldr	r2, [r7, #12]
 80042a2:	4313      	orrs	r3, r2
 80042a4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042ac:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80042be:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80042d0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4313      	orrs	r3, r2
 80042da:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80042e2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e8:	68fa      	ldr	r2, [r7, #12]
 80042ea:	4313      	orrs	r3, r2
 80042ec:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80042f4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	68fa      	ldr	r2, [r7, #12]
 80042fe:	4313      	orrs	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004308:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430e:	68fa      	ldr	r2, [r7, #12]
 8004310:	4313      	orrs	r3, r2
 8004312:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800431a:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	4313      	orrs	r3, r2
 8004324:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68fa      	ldr	r2, [r7, #12]
 800432c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68ba      	ldr	r2, [r7, #8]
 8004334:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 8004338:	bf00      	nop
 800433a:	3714      	adds	r7, #20
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8004344:	b480      	push	{r7}
 8004346:	b08b      	sub	sp, #44	@ 0x2c
 8004348:	af00      	add	r7, sp, #0
 800434a:	60f8      	str	r0, [r7, #12]
 800434c:	60b9      	str	r1, [r7, #8]
 800434e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	3301      	adds	r3, #1
 8004358:	01db      	lsls	r3, r3, #7
 800435a:	4413      	add	r3, r2
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68fa      	ldr	r2, [r7, #12]
 8004360:	6811      	ldr	r1, [r2, #0]
 8004362:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	3301      	adds	r3, #1
 800436a:	01db      	lsls	r3, r3, #7
 800436c:	440b      	add	r3, r1
 800436e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	3301      	adds	r3, #1
 8004378:	01db      	lsls	r3, r3, #7
 800437a:	4413      	add	r3, r2
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	01db      	lsls	r3, r3, #7
 8004388:	4413      	add	r3, r2
 800438a:	33e8      	adds	r3, #232	@ 0xe8
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681a      	ldr	r2, [r3, #0]
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	01db      	lsls	r3, r3, #7
 8004398:	4413      	add	r3, r2
 800439a:	33e4      	adds	r3, #228	@ 0xe4
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	@ 0x3a0
 80043a8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 80043aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043ac:	f023 0320 	bic.w	r3, r3, #32
 80043b0:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b8:	4313      	orrs	r3, r2
 80043ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 80043bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80043c2:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ca:	4313      	orrs	r3, r2
 80043cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 80043ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043d0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80043d4:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	69db      	ldr	r3, [r3, #28]
 80043da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043dc:	4313      	orrs	r3, r2
 80043de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 80043e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043e2:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80043e6:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6a1b      	ldr	r3, [r3, #32]
 80043ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ee:	4313      	orrs	r3, r2
 80043f0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 80043f8:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004400:	4313      	orrs	r3, r2
 8004402:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8004404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004406:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800440a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004412:	4313      	orrs	r3, r2
 8004414:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8004416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004418:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800441c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004422:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004426:	d103      	bne.n	8004430 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8004428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800442e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8004430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004432:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004436:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800443c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800443e:	4313      	orrs	r3, r2
 8004440:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8004442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004444:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004448:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800444e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004450:	4313      	orrs	r3, r2
 8004452:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8004454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004456:	f023 73fc 	bic.w	r3, r3, #33030144	@ 0x1f80000
 800445a:	627b      	str	r3, [r7, #36]	@ 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004460:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004462:	4313      	orrs	r3, r2
 8004464:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8004466:	69bb      	ldr	r3, [r7, #24]
 8004468:	f023 031f 	bic.w	r3, r3, #31
 800446c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004472:	f003 031f 	and.w	r3, r3, #31
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4313      	orrs	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004482:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	4313      	orrs	r3, r2
 800448c:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004492:	2b00      	cmp	r3, #0
 8004494:	d108      	bne.n	80044a8 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8004496:	6a3b      	ldr	r3, [r7, #32]
 8004498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800449c:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	6a3a      	ldr	r2, [r7, #32]
 80044a4:	4313      	orrs	r3, r2
 80044a6:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ac:	f5b3 6f60 	cmp.w	r3, #3584	@ 0xe00
 80044b0:	d004      	beq.n	80044bc <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b6:	f5b3 5ff0 	cmp.w	r3, #7680	@ 0x1e00
 80044ba:	d103      	bne.n	80044c4 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c0:	2b40      	cmp	r3, #64	@ 0x40
 80044c2:	d108      	bne.n	80044d6 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	f423 53f0 	bic.w	r3, r3, #7680	@ 0x1e00
 80044ca:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d0:	6a3a      	ldr	r2, [r7, #32]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044da:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d843      	bhi.n	800456a <HRTIM_TimingUnitWaveform_Config+0x226>
 80044e2:	a201      	add	r2, pc, #4	@ (adr r2, 80044e8 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 80044e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044e8:	080044fd 	.word	0x080044fd
 80044ec:	08004513 	.word	0x08004513
 80044f0:	08004529 	.word	0x08004529
 80044f4:	0800453f 	.word	0x0800453f
 80044f8:	08004555 	.word	0x08004555
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 80044fc:	69fb      	ldr	r3, [r7, #28]
 80044fe:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004502:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004508:	005b      	lsls	r3, r3, #1
 800450a:	69fa      	ldr	r2, [r7, #28]
 800450c:	4313      	orrs	r3, r2
 800450e:	61fb      	str	r3, [r7, #28]
      break;
 8004510:	e02c      	b.n	800456c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8004512:	69fb      	ldr	r3, [r7, #28]
 8004514:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004518:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	69fa      	ldr	r2, [r7, #28]
 8004522:	4313      	orrs	r3, r2
 8004524:	61fb      	str	r3, [r7, #28]
      break;
 8004526:	e021      	b.n	800456c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8004528:	69fb      	ldr	r3, [r7, #28]
 800452a:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 800452e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	69fa      	ldr	r2, [r7, #28]
 8004538:	4313      	orrs	r3, r2
 800453a:	61fb      	str	r3, [r7, #28]
      break;
 800453c:	e016      	b.n	800456c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004544:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454a:	011b      	lsls	r3, r3, #4
 800454c:	69fa      	ldr	r2, [r7, #28]
 800454e:	4313      	orrs	r3, r2
 8004550:	61fb      	str	r3, [r7, #28]
      break;
 8004552:	e00b      	b.n	800456c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800455a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004560:	015b      	lsls	r3, r3, #5
 8004562:	69fa      	ldr	r2, [r7, #28]
 8004564:	4313      	orrs	r3, r2
 8004566:	61fb      	str	r3, [r7, #28]
      break;
 8004568:	e000      	b.n	800456c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 800456a:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	3301      	adds	r3, #1
 8004574:	01db      	lsls	r3, r3, #7
 8004576:	4413      	add	r3, r2
 8004578:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800457a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681a      	ldr	r2, [r3, #0]
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	01db      	lsls	r3, r3, #7
 8004584:	4413      	add	r3, r2
 8004586:	33e8      	adds	r3, #232	@ 0xe8
 8004588:	69ba      	ldr	r2, [r7, #24]
 800458a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	01db      	lsls	r3, r3, #7
 8004594:	4413      	add	r3, r2
 8004596:	33e4      	adds	r3, #228	@ 0xe4
 8004598:	6a3a      	ldr	r2, [r7, #32]
 800459a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	01db      	lsls	r3, r3, #7
 80045a4:	4413      	add	r3, r2
 80045a6:	33d4      	adds	r3, #212	@ 0xd4
 80045a8:	697a      	ldr	r2, [r7, #20]
 80045aa:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	69fa      	ldr	r2, [r7, #28]
 80045b2:	f8c3 23a0 	str.w	r2, [r3, #928]	@ 0x3a0
}
 80045b6:	bf00      	nop
 80045b8:	372c      	adds	r7, #44	@ 0x2c
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop

080045c4 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b089      	sub	sp, #36	@ 0x24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	607a      	str	r2, [r7, #4]
 80045d0:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 80045d2:	2300      	movs	r3, #0
 80045d4:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	01db      	lsls	r3, r3, #7
 80045de:	4413      	add	r3, r2
 80045e0:	33e4      	adds	r3, #228	@ 0xe4
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	01db      	lsls	r3, r3, #7
 80045ee:	4413      	add	r3, r2
 80045f0:	33b8      	adds	r3, #184	@ 0xb8
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	617b      	str	r3, [r7, #20]

  switch (Output)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045fc:	d04d      	beq.n	800469a <HRTIM_OutputConfig+0xd6>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004604:	d85e      	bhi.n	80046c4 <HRTIM_OutputConfig+0x100>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800460c:	d032      	beq.n	8004674 <HRTIM_OutputConfig+0xb0>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004614:	d856      	bhi.n	80046c4 <HRTIM_OutputConfig+0x100>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2b80      	cmp	r3, #128	@ 0x80
 800461a:	d03e      	beq.n	800469a <HRTIM_OutputConfig+0xd6>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2b80      	cmp	r3, #128	@ 0x80
 8004620:	d850      	bhi.n	80046c4 <HRTIM_OutputConfig+0x100>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	2b40      	cmp	r3, #64	@ 0x40
 8004626:	d025      	beq.n	8004674 <HRTIM_OutputConfig+0xb0>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2b40      	cmp	r3, #64	@ 0x40
 800462c:	d84a      	bhi.n	80046c4 <HRTIM_OutputConfig+0x100>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2b01      	cmp	r3, #1
 8004632:	d01f      	beq.n	8004674 <HRTIM_OutputConfig+0xb0>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2b00      	cmp	r3, #0
 8004638:	d044      	beq.n	80046c4 <HRTIM_OutputConfig+0x100>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b20      	cmp	r3, #32
 800463e:	d841      	bhi.n	80046c4 <HRTIM_OutputConfig+0x100>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b02      	cmp	r3, #2
 8004644:	d33e      	bcc.n	80046c4 <HRTIM_OutputConfig+0x100>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	3b02      	subs	r3, #2
 800464a:	2201      	movs	r2, #1
 800464c:	409a      	lsls	r2, r3
 800464e:	4b48      	ldr	r3, [pc, #288]	@ (8004770 <HRTIM_OutputConfig+0x1ac>)
 8004650:	4013      	ands	r3, r2
 8004652:	2b00      	cmp	r3, #0
 8004654:	bf14      	ite	ne
 8004656:	2301      	movne	r3, #1
 8004658:	2300      	moveq	r3, #0
 800465a:	b2db      	uxtb	r3, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	d11c      	bne.n	800469a <HRTIM_OutputConfig+0xd6>
 8004660:	f244 0304 	movw	r3, #16388	@ 0x4004
 8004664:	4013      	ands	r3, r2
 8004666:	2b00      	cmp	r3, #0
 8004668:	bf14      	ite	ne
 800466a:	2301      	movne	r3, #1
 800466c:	2300      	moveq	r3, #0
 800466e:	b2db      	uxtb	r3, r3
 8004670:	2b00      	cmp	r3, #0
 8004672:	d027      	beq.n	80046c4 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	685a      	ldr	r2, [r3, #4]
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	01db      	lsls	r3, r3, #7
 8004680:	440b      	add	r3, r1
 8004682:	33bc      	adds	r3, #188	@ 0xbc
 8004684:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6819      	ldr	r1, [r3, #0]
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	689a      	ldr	r2, [r3, #8]
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	01db      	lsls	r3, r3, #7
 8004692:	440b      	add	r3, r1
 8004694:	33c0      	adds	r3, #192	@ 0xc0
 8004696:	601a      	str	r2, [r3, #0]
      break;
 8004698:	e015      	b.n	80046c6 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6819      	ldr	r1, [r3, #0]
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	685a      	ldr	r2, [r3, #4]
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	01db      	lsls	r3, r3, #7
 80046a6:	440b      	add	r3, r1
 80046a8:	33c4      	adds	r3, #196	@ 0xc4
 80046aa:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6819      	ldr	r1, [r3, #0]
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	01db      	lsls	r3, r3, #7
 80046b8:	440b      	add	r3, r1
 80046ba:	33c8      	adds	r3, #200	@ 0xc8
 80046bc:	601a      	str	r2, [r3, #0]
      shift = 16U;
 80046be:	2310      	movs	r3, #16
 80046c0:	61bb      	str	r3, [r7, #24]
      break;
 80046c2:	e000      	b.n	80046c6 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 80046c4:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 80046c6:	22fe      	movs	r2, #254	@ 0xfe
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 80046ce:	43db      	mvns	r3, r3
 80046d0:	69fa      	ldr	r2, [r7, #28]
 80046d2:	4013      	ands	r3, r2
 80046d4:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	69fa      	ldr	r2, [r7, #28]
 80046e2:	4313      	orrs	r3, r2
 80046e4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	68da      	ldr	r2, [r3, #12]
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	fa02 f303 	lsl.w	r3, r2, r3
 80046f0:	69fa      	ldr	r2, [r7, #28]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	691a      	ldr	r2, [r3, #16]
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	4313      	orrs	r3, r2
 8004704:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	69bb      	ldr	r3, [r7, #24]
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	69fa      	ldr	r2, [r7, #28]
 8004712:	4313      	orrs	r3, r2
 8004714:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	699a      	ldr	r2, [r3, #24]
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	fa02 f303 	lsl.w	r3, r2, r3
 8004720:	69fa      	ldr	r2, [r7, #28]
 8004722:	4313      	orrs	r3, r2
 8004724:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	2b08      	cmp	r3, #8
 800472c:	d111      	bne.n	8004752 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f403 7300 	and.w	r3, r3, #512	@ 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8004734:	2b00      	cmp	r3, #0
 8004736:	d10c      	bne.n	8004752 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 800473e:	2b00      	cmp	r3, #0
 8004740:	d107      	bne.n	8004752 <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	69da      	ldr	r2, [r3, #28]
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	69fa      	ldr	r2, [r7, #28]
 800474e:	4313      	orrs	r3, r2
 8004750:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	01db      	lsls	r3, r3, #7
 800475a:	4413      	add	r3, r2
 800475c:	33e4      	adds	r3, #228	@ 0xe4
 800475e:	69fa      	ldr	r2, [r7, #28]
 8004760:	601a      	str	r2, [r3, #0]
}
 8004762:	bf00      	nop
 8004764:	3724      	adds	r7, #36	@ 0x24
 8004766:	46bd      	mov	sp, r7
 8004768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476c:	4770      	bx	lr
 800476e:	bf00      	nop
 8004770:	40000041 	.word	0x40000041

08004774 <HRTIM_EventConfig>:
  * @retval None
  */
static void HRTIM_EventConfig(HRTIM_HandleTypeDef * hhrtim,
                              uint32_t Event,
                              const HRTIM_EventCfgTypeDef *pEventCfg)
{
 8004774:	b480      	push	{r7}
 8004776:	b089      	sub	sp, #36	@ 0x24
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_eecr1;
  uint32_t hrtim_eecr2;
  uint32_t hrtim_eecr3;

  /* Configure external event channel */
  hrtim_eecr1 = hhrtim->Instance->sCommonRegs.EECR1;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f8d3 33b0 	ldr.w	r3, [r3, #944]	@ 0x3b0
 8004788:	61fb      	str	r3, [r7, #28]
  hrtim_eecr2 = hhrtim->Instance->sCommonRegs.EECR2;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 8004792:	61bb      	str	r3, [r7, #24]
  hrtim_eecr3 = hhrtim->Instance->sCommonRegs.EECR3;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f8d3 33b8 	ldr.w	r3, [r3, #952]	@ 0x3b8
 800479c:	617b      	str	r3, [r7, #20]

  switch (Event)
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b0a      	cmp	r3, #10
 80047a2:	f200 8208 	bhi.w	8004bb6 <HRTIM_EventConfig+0x442>
 80047a6:	a201      	add	r2, pc, #4	@ (adr r2, 80047ac <HRTIM_EventConfig+0x38>)
 80047a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047ac:	080047d9 	.word	0x080047d9
 80047b0:	080047f9 	.word	0x080047f9
 80047b4:	0800484f 	.word	0x0800484f
 80047b8:	080048ab 	.word	0x080048ab
 80047bc:	08004909 	.word	0x08004909
 80047c0:	08004967 	.word	0x08004967
 80047c4:	080049c5 	.word	0x080049c5
 80047c8:	08004a23 	.word	0x08004a23
 80047cc:	08004a87 	.word	0x08004a87
 80047d0:	08004aeb 	.word	0x08004aeb
 80047d4:	08004b51 	.word	0x08004b51
  {
  case HRTIM_EVENT_NONE:
    {
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR1 = 0U;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	2200      	movs	r2, #0
 80047de:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      hhrtim->Instance->sCommonRegs.EECR2 = 0U;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = 0U;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2200      	movs	r2, #0
 80047f2:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 80047f6:	e1df      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_1:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE1SRC | HRTIM_EECR1_EE1POL | HRTIM_EECR1_EE1SNS | HRTIM_EECR1_EE1FAST);
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80047fe:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Source & HRTIM_EECR1_EE1SRC);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0303 	and.w	r3, r3, #3
 8004808:	69fa      	ldr	r2, [r7, #28]
 800480a:	4313      	orrs	r3, r2
 800480c:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Polarity & HRTIM_EECR1_EE1POL);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	69fa      	ldr	r2, [r7, #28]
 8004818:	4313      	orrs	r3, r2
 800481a:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= (pEventCfg->Sensitivity & HRTIM_EECR1_EE1SNS);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f003 0318 	and.w	r3, r3, #24
 8004824:	69fa      	ldr	r2, [r7, #28]
 8004826:	4313      	orrs	r3, r2
 8004828:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE1FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	69fa      	ldr	r2, [r7, #28]
 8004830:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE1FAST bit) */
      hrtim_eecr1 |= (pEventCfg->FastMode  & HRTIM_EECR1_EE1FAST);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	69fa      	ldr	r2, [r7, #28]
 800483e:	4313      	orrs	r3, r2
 8004840:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	69fa      	ldr	r2, [r7, #28]
 8004848:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 800484c:	e1b4      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_2:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE2SRC | HRTIM_EECR1_EE2POL | HRTIM_EECR1_EE2SNS | HRTIM_EECR1_EE2FAST);
 800484e:	69fb      	ldr	r3, [r7, #28]
 8004850:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8004854:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 6U) & HRTIM_EECR1_EE2SRC);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	019b      	lsls	r3, r3, #6
 800485c:	b2db      	uxtb	r3, r3
 800485e:	69fa      	ldr	r2, [r7, #28]
 8004860:	4313      	orrs	r3, r2
 8004862:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 6U) & HRTIM_EECR1_EE2POL);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	019b      	lsls	r3, r3, #6
 800486a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	4313      	orrs	r3, r2
 8004872:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 6U) & HRTIM_EECR1_EE2SNS);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	019b      	lsls	r3, r3, #6
 800487a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800487e:	69fa      	ldr	r2, [r7, #28]
 8004880:	4313      	orrs	r3, r2
 8004882:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE2FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	69fa      	ldr	r2, [r7, #28]
 800488a:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE2FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 6U) & HRTIM_EECR1_EE2FAST);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	019b      	lsls	r3, r3, #6
 8004894:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004898:	69fa      	ldr	r2, [r7, #28]
 800489a:	4313      	orrs	r3, r2
 800489c:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	69fa      	ldr	r2, [r7, #28]
 80048a4:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 80048a8:	e186      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_3:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE3SRC | HRTIM_EECR1_EE3POL | HRTIM_EECR1_EE3SNS | HRTIM_EECR1_EE3FAST);
 80048aa:	69fb      	ldr	r3, [r7, #28]
 80048ac:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80048b0:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 12U) & HRTIM_EECR1_EE3SRC);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	031b      	lsls	r3, r3, #12
 80048b8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80048bc:	69fa      	ldr	r2, [r7, #28]
 80048be:	4313      	orrs	r3, r2
 80048c0:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 12U) & HRTIM_EECR1_EE3POL);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	031b      	lsls	r3, r3, #12
 80048c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048cc:	69fa      	ldr	r2, [r7, #28]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 12U) & HRTIM_EECR1_EE3SNS);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	031b      	lsls	r3, r3, #12
 80048d8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80048dc:	69fa      	ldr	r2, [r7, #28]
 80048de:	4313      	orrs	r3, r2
 80048e0:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE3FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	69fa      	ldr	r2, [r7, #28]
 80048e8:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE3FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 12U) & HRTIM_EECR1_EE3FAST);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	031b      	lsls	r3, r3, #12
 80048f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048f6:	69fa      	ldr	r2, [r7, #28]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	69fa      	ldr	r2, [r7, #28]
 8004902:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8004906:	e157      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_4:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE4SRC | HRTIM_EECR1_EE4POL | HRTIM_EECR1_EE4SNS | HRTIM_EECR1_EE4FAST);
 8004908:	69fb      	ldr	r3, [r7, #28]
 800490a:	f423 037c 	bic.w	r3, r3, #16515072	@ 0xfc0000
 800490e:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 18U) & HRTIM_EECR1_EE4SRC);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	049b      	lsls	r3, r3, #18
 8004916:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800491a:	69fa      	ldr	r2, [r7, #28]
 800491c:	4313      	orrs	r3, r2
 800491e:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 18U) & HRTIM_EECR1_EE4POL);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	049b      	lsls	r3, r3, #18
 8004926:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800492a:	69fa      	ldr	r2, [r7, #28]
 800492c:	4313      	orrs	r3, r2
 800492e:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 18U) & HRTIM_EECR1_EE4SNS);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	049b      	lsls	r3, r3, #18
 8004936:	f403 03c0 	and.w	r3, r3, #6291456	@ 0x600000
 800493a:	69fa      	ldr	r2, [r7, #28]
 800493c:	4313      	orrs	r3, r2
 800493e:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE4FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	69fa      	ldr	r2, [r7, #28]
 8004946:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE4FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 18U) & HRTIM_EECR1_EE4FAST);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691b      	ldr	r3, [r3, #16]
 800494e:	049b      	lsls	r3, r3, #18
 8004950:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004954:	69fa      	ldr	r2, [r7, #28]
 8004956:	4313      	orrs	r3, r2
 8004958:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 8004964:	e128      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_5:
    {
      hrtim_eecr1 &= ~(HRTIM_EECR1_EE5SRC | HRTIM_EECR1_EE5POL | HRTIM_EECR1_EE5SNS | HRTIM_EECR1_EE5FAST);
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	f023 537c 	bic.w	r3, r3, #1056964608	@ 0x3f000000
 800496c:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Source << 24U) & HRTIM_EECR1_EE5SRC);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	061b      	lsls	r3, r3, #24
 8004974:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004978:	69fa      	ldr	r2, [r7, #28]
 800497a:	4313      	orrs	r3, r2
 800497c:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Polarity << 24U) & HRTIM_EECR1_EE5POL);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	061b      	lsls	r3, r3, #24
 8004984:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004988:	69fa      	ldr	r2, [r7, #28]
 800498a:	4313      	orrs	r3, r2
 800498c:	61fb      	str	r3, [r7, #28]
      hrtim_eecr1 |= ((pEventCfg->Sensitivity << 24U) & HRTIM_EECR1_EE5SNS);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	689b      	ldr	r3, [r3, #8]
 8004992:	061b      	lsls	r3, r3, #24
 8004994:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	4313      	orrs	r3, r2
 800499c:	61fb      	str	r3, [r7, #28]
      /* Update the HRTIM registers (all bitfields but EE5FAST bit) */
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	69fa      	ldr	r2, [r7, #28]
 80049a4:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      /* Update the HRTIM registers (EE5FAST bit) */
      hrtim_eecr1 |= ((pEventCfg->FastMode << 24U) & HRTIM_EECR1_EE5FAST);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	061b      	lsls	r3, r3, #24
 80049ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049b2:	69fa      	ldr	r2, [r7, #28]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	61fb      	str	r3, [r7, #28]
      hhrtim->Instance->sCommonRegs.EECR1 = hrtim_eecr1;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	69fa      	ldr	r2, [r7, #28]
 80049be:	f8c3 23b0 	str.w	r2, [r3, #944]	@ 0x3b0
      break;
 80049c2:	e0f9      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_6:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE6SRC | HRTIM_EECR2_EE6POL | HRTIM_EECR2_EE6SNS);
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	f023 031f 	bic.w	r3, r3, #31
 80049ca:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Source & HRTIM_EECR2_EE6SRC);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0303 	and.w	r3, r3, #3
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	4313      	orrs	r3, r2
 80049d8:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Polarity & HRTIM_EECR2_EE6POL);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	f003 0304 	and.w	r3, r3, #4
 80049e2:	69ba      	ldr	r2, [r7, #24]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= (pEventCfg->Sensitivity & HRTIM_EECR2_EE6SNS);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f003 0318 	and.w	r3, r3, #24
 80049f0:	69ba      	ldr	r2, [r7, #24]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE6F);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f023 030f 	bic.w	r3, r3, #15
 80049fc:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= (pEventCfg->Filter & HRTIM_EECR3_EE6F);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	f003 030f 	and.w	r3, r3, #15
 8004a06:	697a      	ldr	r2, [r7, #20]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	697a      	ldr	r2, [r7, #20]
 8004a1c:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8004a20:	e0ca      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_7:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE7SRC | HRTIM_EECR2_EE7POL | HRTIM_EECR2_EE7SNS);
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	f423 63f8 	bic.w	r3, r3, #1984	@ 0x7c0
 8004a28:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 6U) & HRTIM_EECR2_EE7SRC);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	019b      	lsls	r3, r3, #6
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 6U) & HRTIM_EECR2_EE7POL);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	019b      	lsls	r3, r3, #6
 8004a3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 6U) & HRTIM_EECR2_EE7SNS);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	019b      	lsls	r3, r3, #6
 8004a4e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE7F);
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	f423 7370 	bic.w	r3, r3, #960	@ 0x3c0
 8004a5e:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 6U) & HRTIM_EECR3_EE7F);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	68db      	ldr	r3, [r3, #12]
 8004a64:	019b      	lsls	r3, r3, #6
 8004a66:	f403 7370 	and.w	r3, r3, #960	@ 0x3c0
 8004a6a:	697a      	ldr	r2, [r7, #20]
 8004a6c:	4313      	orrs	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	697a      	ldr	r2, [r7, #20]
 8004a80:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8004a84:	e098      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_8:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE8SRC | HRTIM_EECR2_EE8POL | HRTIM_EECR2_EE8SNS);
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	f423 33f8 	bic.w	r3, r3, #126976	@ 0x1f000
 8004a8c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 12U) & HRTIM_EECR2_EE8SRC);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	031b      	lsls	r3, r3, #12
 8004a94:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004a98:	69ba      	ldr	r2, [r7, #24]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 12U) & HRTIM_EECR2_EE8POL);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	031b      	lsls	r3, r3, #12
 8004aa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004aa8:	69ba      	ldr	r2, [r7, #24]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 12U) & HRTIM_EECR2_EE8SNS);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	031b      	lsls	r3, r3, #12
 8004ab4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE8F);
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ac4:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 12U) & HRTIM_EECR3_EE8F );
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	031b      	lsls	r3, r3, #12
 8004acc:	b29b      	uxth	r3, r3
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	697a      	ldr	r2, [r7, #20]
 8004ae4:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8004ae8:	e066      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_9:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE9SRC | HRTIM_EECR2_EE9POL | HRTIM_EECR2_EE9SNS);
 8004aea:	69bb      	ldr	r3, [r7, #24]
 8004aec:	f423 03f8 	bic.w	r3, r3, #8126464	@ 0x7c0000
 8004af0:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 18U) & HRTIM_EECR2_EE9SRC);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	049b      	lsls	r3, r3, #18
 8004af8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 18U) & HRTIM_EECR2_EE9POL);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	049b      	lsls	r3, r3, #18
 8004b08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 18U) & HRTIM_EECR2_EE9SNS);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	689b      	ldr	r3, [r3, #8]
 8004b16:	049b      	lsls	r3, r3, #18
 8004b18:	f403 03c0 	and.w	r3, r3, #6291456	@ 0x600000
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE9F);
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8004b28:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 18U) & HRTIM_EECR3_EE9F);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	049b      	lsls	r3, r3, #18
 8004b30:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	69ba      	ldr	r2, [r7, #24]
 8004b40:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8004b4e:	e033      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  case HRTIM_EVENT_10:
    {
      hrtim_eecr2 &= ~(HRTIM_EECR2_EE10SRC | HRTIM_EECR2_EE10POL | HRTIM_EECR2_EE10SNS);
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	f023 53f8 	bic.w	r3, r3, #520093696	@ 0x1f000000
 8004b56:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Source << 24U) & HRTIM_EECR2_EE10SRC);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	061b      	lsls	r3, r3, #24
 8004b5e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8004b62:	69ba      	ldr	r2, [r7, #24]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Polarity << 24U) & HRTIM_EECR2_EE10POL);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	061b      	lsls	r3, r3, #24
 8004b6e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b72:	69ba      	ldr	r2, [r7, #24]
 8004b74:	4313      	orrs	r3, r2
 8004b76:	61bb      	str	r3, [r7, #24]
      hrtim_eecr2 |= ((pEventCfg->Sensitivity << 24U) & HRTIM_EECR2_EE10SNS);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	689b      	ldr	r3, [r3, #8]
 8004b7c:	061b      	lsls	r3, r3, #24
 8004b7e:	f003 53c0 	and.w	r3, r3, #402653184	@ 0x18000000
 8004b82:	69ba      	ldr	r2, [r7, #24]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	61bb      	str	r3, [r7, #24]
      hrtim_eecr3 &= ~(HRTIM_EECR3_EE10F);
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8004b8e:	617b      	str	r3, [r7, #20]
      hrtim_eecr3 |= ((pEventCfg->Filter << 24U) & HRTIM_EECR3_EE10F);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	68db      	ldr	r3, [r3, #12]
 8004b94:	061b      	lsls	r3, r3, #24
 8004b96:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8004b9a:	697a      	ldr	r2, [r7, #20]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
      /* Update the HRTIM registers */
      hhrtim->Instance->sCommonRegs.EECR2 = hrtim_eecr2;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	f8c3 23b4 	str.w	r2, [r3, #948]	@ 0x3b4
      hhrtim->Instance->sCommonRegs.EECR3 = hrtim_eecr3;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	697a      	ldr	r2, [r7, #20]
 8004bb0:	f8c3 23b8 	str.w	r2, [r3, #952]	@ 0x3b8
      break;
 8004bb4:	e000      	b.n	8004bb8 <HRTIM_EventConfig+0x444>
    }

  default:
    break;
 8004bb6:	bf00      	nop
  }
}
 8004bb8:	bf00      	nop
 8004bba:	3724      	adds	r7, #36	@ 0x24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b05      	cmp	r3, #5
 8004bd2:	d851      	bhi.n	8004c78 <HRTIM_ForceRegistersUpdate+0xb4>
 8004bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8004bdc <HRTIM_ForceRegistersUpdate+0x18>)
 8004bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bda:	bf00      	nop
 8004bdc:	08004c0b 	.word	0x08004c0b
 8004be0:	08004c21 	.word	0x08004c21
 8004be4:	08004c37 	.word	0x08004c37
 8004be8:	08004c4d 	.word	0x08004c4d
 8004bec:	08004c63 	.word	0x08004c63
 8004bf0:	08004bf5 	.word	0x08004bf5
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f042 0201 	orr.w	r2, r2, #1
 8004c04:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004c08:	e037      	b.n	8004c7a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f042 0202 	orr.w	r2, r2, #2
 8004c1a:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004c1e:	e02c      	b.n	8004c7a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f042 0204 	orr.w	r2, r2, #4
 8004c30:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004c34:	e021      	b.n	8004c7a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0208 	orr.w	r2, r2, #8
 8004c46:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004c4a:	e016      	b.n	8004c7a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f042 0210 	orr.w	r2, r2, #16
 8004c5c:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004c60:	e00b      	b.n	8004c7a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f8d3 2384 	ldr.w	r2, [r3, #900]	@ 0x384
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f042 0220 	orr.w	r2, r2, #32
 8004c72:	f8c3 2384 	str.w	r2, [r3, #900]	@ 0x384
      break;
 8004c76:	e000      	b.n	8004c7a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8004c78:	bf00      	nop
  }
}
 8004c7a:	bf00      	nop
 8004c7c:	370c      	adds	r7, #12
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop

08004c88 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b084      	sub	sp, #16
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d101      	bne.n	8004c9a <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e097      	b.n	8004dca <HAL_LPTIM_Init+0x142>
  /* Check the parameters */
  assert_param(IS_LPTIM_INSTANCE(hlptim->Instance));

  assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source));
  assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler));
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b01      	cmp	r3, #1
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d106      	bne.n	8004cba <HAL_LPTIM_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7fd f813 	bl	8001ce0 <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d004      	beq.n	8004cdc <HAL_LPTIM_Init+0x54>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cd6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cda:	d103      	bne.n	8004ce4 <HAL_LPTIM_Init+0x5c>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f023 031e 	bic.w	r3, r3, #30
 8004ce2:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	695b      	ldr	r3, [r3, #20]
 8004ce8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d003      	beq.n	8004cf8 <HAL_LPTIM_Init+0x70>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	4b38      	ldr	r3, [pc, #224]	@ (8004dd4 <HAL_LPTIM_Init+0x14c>)
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8004cf8:	68fa      	ldr	r2, [r7, #12]
 8004cfa:	4b37      	ldr	r3, [pc, #220]	@ (8004dd8 <HAL_LPTIM_Init+0x150>)
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004d08:	431a      	orrs	r2, r3
              hlptim->Init.OutputPolarity  |
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
              hlptim->Init.Clock.Prescaler |
 8004d0e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.OutputPolarity  |
 8004d14:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8004d1a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d107      	bne.n	8004d3a <HAL_LPTIM_Init+0xb2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8004d32:	4313      	orrs	r3, r2
 8004d34:	68fa      	ldr	r2, [r7, #12]
 8004d36:	4313      	orrs	r3, r2
 8004d38:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d004      	beq.n	8004d4c <HAL_LPTIM_Init+0xc4>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d46:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004d4a:	d107      	bne.n	8004d5c <HAL_LPTIM_Init+0xd4>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8004d54:	4313      	orrs	r3, r2
 8004d56:	68fa      	ldr	r2, [r7, #12]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	695b      	ldr	r3, [r3, #20]
 8004d60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d00a      	beq.n	8004d7e <HAL_LPTIM_Init+0xf6>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004d70:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8004d76:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a14      	ldr	r2, [pc, #80]	@ (8004ddc <HAL_LPTIM_Init+0x154>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d004      	beq.n	8004d9a <HAL_LPTIM_Init+0x112>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a12      	ldr	r2, [pc, #72]	@ (8004de0 <HAL_LPTIM_Init+0x158>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d108      	bne.n	8004dac <HAL_LPTIM_Init+0x124>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	430a      	orrs	r2, r1
 8004da8:	625a      	str	r2, [r3, #36]	@ 0x24
 8004daa:	e009      	b.n	8004dc0 <HAL_LPTIM_Init+0x138>
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a0c      	ldr	r2, [pc, #48]	@ (8004de4 <HAL_LPTIM_Init+0x15c>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d104      	bne.n	8004dc0 <HAL_LPTIM_Init+0x138>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004dbe:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2201      	movs	r2, #1
 8004dc4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36

  /* Return function status */
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}
 8004dd2:	bf00      	nop
 8004dd4:	ffff1f3f 	.word	0xffff1f3f
 8004dd8:	ff19f1fe 	.word	0xff19f1fe
 8004ddc:	40002400 	.word	0x40002400
 8004de0:	58002400 	.word	0x58002400
 8004de4:	58002800 	.word	0x58002800

08004de8 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Compare match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d10d      	bne.n	8004e1a <HAL_LPTIM_IRQHandler+0x32>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	f003 0301 	and.w	r3, r3, #1
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d106      	bne.n	8004e1a <HAL_LPTIM_IRQHandler+0x32>
    {
      /* Clear Compare match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2201      	movs	r2, #1
 8004e12:	605a      	str	r2, [r3, #4]

      /* Compare match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareMatchCallback(hlptim);
#else
      HAL_LPTIM_CompareMatchCallback(hlptim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f882 	bl	8004f1e <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d10d      	bne.n	8004e44 <HAL_LPTIM_IRQHandler+0x5c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 0302 	and.w	r3, r3, #2
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d106      	bne.n	8004e44 <HAL_LPTIM_IRQHandler+0x5c>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2202      	movs	r2, #2
 8004e3c:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f000 f877 	bl	8004f32 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f003 0304 	and.w	r3, r3, #4
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d10d      	bne.n	8004e6e <HAL_LPTIM_IRQHandler+0x86>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	689b      	ldr	r3, [r3, #8]
 8004e58:	f003 0304 	and.w	r3, r3, #4
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d106      	bne.n	8004e6e <HAL_LPTIM_IRQHandler+0x86>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2204      	movs	r2, #4
 8004e66:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f000 f86c 	bl	8004f46 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 0308 	and.w	r3, r3, #8
 8004e78:	2b08      	cmp	r3, #8
 8004e7a:	d10d      	bne.n	8004e98 <HAL_LPTIM_IRQHandler+0xb0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d106      	bne.n	8004e98 <HAL_LPTIM_IRQHandler+0xb0>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2208      	movs	r2, #8
 8004e90:	605a      	str	r2, [r3, #4]

      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8004e92:	6878      	ldr	r0, [r7, #4]
 8004e94:	f000 f861 	bl	8004f5a <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f003 0310 	and.w	r3, r3, #16
 8004ea2:	2b10      	cmp	r3, #16
 8004ea4:	d10d      	bne.n	8004ec2 <HAL_LPTIM_IRQHandler+0xda>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	689b      	ldr	r3, [r3, #8]
 8004eac:	f003 0310 	and.w	r3, r3, #16
 8004eb0:	2b10      	cmp	r3, #16
 8004eb2:	d106      	bne.n	8004ec2 <HAL_LPTIM_IRQHandler+0xda>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	2210      	movs	r2, #16
 8004eba:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f000 f856 	bl	8004f6e <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0320 	and.w	r3, r3, #32
 8004ecc:	2b20      	cmp	r3, #32
 8004ece:	d10d      	bne.n	8004eec <HAL_LPTIM_IRQHandler+0x104>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	689b      	ldr	r3, [r3, #8]
 8004ed6:	f003 0320 	and.w	r3, r3, #32
 8004eda:	2b20      	cmp	r3, #32
 8004edc:	d106      	bne.n	8004eec <HAL_LPTIM_IRQHandler+0x104>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f000 f84b 	bl	8004f82 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ef6:	2b40      	cmp	r3, #64	@ 0x40
 8004ef8:	d10d      	bne.n	8004f16 <HAL_LPTIM_IRQHandler+0x12e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	689b      	ldr	r3, [r3, #8]
 8004f00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f04:	2b40      	cmp	r3, #64	@ 0x40
 8004f06:	d106      	bne.n	8004f16 <HAL_LPTIM_IRQHandler+0x12e>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2240      	movs	r2, #64	@ 0x40
 8004f0e:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8004f10:	6878      	ldr	r0, [r7, #4]
 8004f12:	f000 f840 	bl	8004f96 <HAL_LPTIM_DirectionDownCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8004f16:	bf00      	nop
 8004f18:	3708      	adds	r7, #8
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8004f26:	bf00      	nop
 8004f28:	370c      	adds	r7, #12
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr

08004f32 <HAL_LPTIM_AutoReloadMatchCallback>:
  * @brief  Autoreload match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f32:	b480      	push	{r7}
 8004f34:	b083      	sub	sp, #12
 8004f36:	af00      	add	r7, sp, #0
 8004f38:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file
   */
}
 8004f3a:	bf00      	nop
 8004f3c:	370c      	adds	r7, #12
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8004f4e:	bf00      	nop
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8004f62:	bf00      	nop
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f6e:	b480      	push	{r7}
 8004f70:	b083      	sub	sp, #12
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8004f76:	bf00      	nop
 8004f78:	370c      	adds	r7, #12
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f80:	4770      	bx	lr

08004f82 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f82:	b480      	push	{r7}
 8004f84:	b083      	sub	sp, #12
 8004f86:	af00      	add	r7, sp, #0
 8004f88:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8004f8a:	bf00      	nop
 8004f8c:	370c      	adds	r7, #12
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr

08004f96 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8004f96:	b480      	push	{r7}
 8004f98:	b083      	sub	sp, #12
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
	...

08004fac <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004fb4:	4b19      	ldr	r3, [pc, #100]	@ (800501c <HAL_PWREx_ConfigSupply+0x70>)
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b04      	cmp	r3, #4
 8004fbe:	d00a      	beq.n	8004fd6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004fc0:	4b16      	ldr	r3, [pc, #88]	@ (800501c <HAL_PWREx_ConfigSupply+0x70>)
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f003 0307 	and.w	r3, r3, #7
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	429a      	cmp	r2, r3
 8004fcc:	d001      	beq.n	8004fd2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e01f      	b.n	8005012 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	e01d      	b.n	8005012 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004fd6:	4b11      	ldr	r3, [pc, #68]	@ (800501c <HAL_PWREx_ConfigSupply+0x70>)
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f023 0207 	bic.w	r2, r3, #7
 8004fde:	490f      	ldr	r1, [pc, #60]	@ (800501c <HAL_PWREx_ConfigSupply+0x70>)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004fe6:	f7fd fc99 	bl	800291c <HAL_GetTick>
 8004fea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004fec:	e009      	b.n	8005002 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004fee:	f7fd fc95 	bl	800291c <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004ffc:	d901      	bls.n	8005002 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e007      	b.n	8005012 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005002:	4b06      	ldr	r3, [pc, #24]	@ (800501c <HAL_PWREx_ConfigSupply+0x70>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800500a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800500e:	d1ee      	bne.n	8004fee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3710      	adds	r7, #16
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	58024800 	.word	0x58024800

08005020 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b08c      	sub	sp, #48	@ 0x30
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d102      	bne.n	8005034 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	f000 bc48 	b.w	80058c4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0301 	and.w	r3, r3, #1
 800503c:	2b00      	cmp	r3, #0
 800503e:	f000 8088 	beq.w	8005152 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005042:	4b99      	ldr	r3, [pc, #612]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800504a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800504c:	4b96      	ldr	r3, [pc, #600]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800504e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005050:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005052:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005054:	2b10      	cmp	r3, #16
 8005056:	d007      	beq.n	8005068 <HAL_RCC_OscConfig+0x48>
 8005058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800505a:	2b18      	cmp	r3, #24
 800505c:	d111      	bne.n	8005082 <HAL_RCC_OscConfig+0x62>
 800505e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005060:	f003 0303 	and.w	r3, r3, #3
 8005064:	2b02      	cmp	r3, #2
 8005066:	d10c      	bne.n	8005082 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005068:	4b8f      	ldr	r3, [pc, #572]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d06d      	beq.n	8005150 <HAL_RCC_OscConfig+0x130>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d169      	bne.n	8005150 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800507c:	2301      	movs	r3, #1
 800507e:	f000 bc21 	b.w	80058c4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	685b      	ldr	r3, [r3, #4]
 8005086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800508a:	d106      	bne.n	800509a <HAL_RCC_OscConfig+0x7a>
 800508c:	4b86      	ldr	r3, [pc, #536]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a85      	ldr	r2, [pc, #532]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005092:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005096:	6013      	str	r3, [r2, #0]
 8005098:	e02e      	b.n	80050f8 <HAL_RCC_OscConfig+0xd8>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10c      	bne.n	80050bc <HAL_RCC_OscConfig+0x9c>
 80050a2:	4b81      	ldr	r3, [pc, #516]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a80      	ldr	r2, [pc, #512]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ac:	6013      	str	r3, [r2, #0]
 80050ae:	4b7e      	ldr	r3, [pc, #504]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a7d      	ldr	r2, [pc, #500]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050b4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	e01d      	b.n	80050f8 <HAL_RCC_OscConfig+0xd8>
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050c4:	d10c      	bne.n	80050e0 <HAL_RCC_OscConfig+0xc0>
 80050c6:	4b78      	ldr	r3, [pc, #480]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a77      	ldr	r2, [pc, #476]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050d0:	6013      	str	r3, [r2, #0]
 80050d2:	4b75      	ldr	r3, [pc, #468]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4a74      	ldr	r2, [pc, #464]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050dc:	6013      	str	r3, [r2, #0]
 80050de:	e00b      	b.n	80050f8 <HAL_RCC_OscConfig+0xd8>
 80050e0:	4b71      	ldr	r3, [pc, #452]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a70      	ldr	r2, [pc, #448]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	4b6e      	ldr	r3, [pc, #440]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a6d      	ldr	r2, [pc, #436]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80050f2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d013      	beq.n	8005128 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005100:	f7fd fc0c 	bl	800291c <HAL_GetTick>
 8005104:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005106:	e008      	b.n	800511a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005108:	f7fd fc08 	bl	800291c <HAL_GetTick>
 800510c:	4602      	mov	r2, r0
 800510e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005110:	1ad3      	subs	r3, r2, r3
 8005112:	2b64      	cmp	r3, #100	@ 0x64
 8005114:	d901      	bls.n	800511a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e3d4      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800511a:	4b63      	ldr	r3, [pc, #396]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d0f0      	beq.n	8005108 <HAL_RCC_OscConfig+0xe8>
 8005126:	e014      	b.n	8005152 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005128:	f7fd fbf8 	bl	800291c <HAL_GetTick>
 800512c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800512e:	e008      	b.n	8005142 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005130:	f7fd fbf4 	bl	800291c <HAL_GetTick>
 8005134:	4602      	mov	r2, r0
 8005136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005138:	1ad3      	subs	r3, r2, r3
 800513a:	2b64      	cmp	r3, #100	@ 0x64
 800513c:	d901      	bls.n	8005142 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e3c0      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005142:	4b59      	ldr	r3, [pc, #356]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1f0      	bne.n	8005130 <HAL_RCC_OscConfig+0x110>
 800514e:	e000      	b.n	8005152 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005150:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	f000 80ca 	beq.w	80052f4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005160:	4b51      	ldr	r3, [pc, #324]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005168:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800516a:	4b4f      	ldr	r3, [pc, #316]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800516c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800516e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005170:	6a3b      	ldr	r3, [r7, #32]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d007      	beq.n	8005186 <HAL_RCC_OscConfig+0x166>
 8005176:	6a3b      	ldr	r3, [r7, #32]
 8005178:	2b18      	cmp	r3, #24
 800517a:	d156      	bne.n	800522a <HAL_RCC_OscConfig+0x20a>
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d151      	bne.n	800522a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005186:	4b48      	ldr	r3, [pc, #288]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0304 	and.w	r3, r3, #4
 800518e:	2b00      	cmp	r3, #0
 8005190:	d005      	beq.n	800519e <HAL_RCC_OscConfig+0x17e>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	2b00      	cmp	r3, #0
 8005198:	d101      	bne.n	800519e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e392      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800519e:	4b42      	ldr	r3, [pc, #264]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	f023 0219 	bic.w	r2, r3, #25
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	68db      	ldr	r3, [r3, #12]
 80051aa:	493f      	ldr	r1, [pc, #252]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80051ac:	4313      	orrs	r3, r2
 80051ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b0:	f7fd fbb4 	bl	800291c <HAL_GetTick>
 80051b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051b8:	f7fd fbb0 	bl	800291c <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e37c      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051ca:	4b37      	ldr	r3, [pc, #220]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0304 	and.w	r3, r3, #4
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d0f0      	beq.n	80051b8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051d6:	f7fd fbad 	bl	8002934 <HAL_GetREVID>
 80051da:	4603      	mov	r3, r0
 80051dc:	f241 0203 	movw	r2, #4099	@ 0x1003
 80051e0:	4293      	cmp	r3, r2
 80051e2:	d817      	bhi.n	8005214 <HAL_RCC_OscConfig+0x1f4>
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	2b40      	cmp	r3, #64	@ 0x40
 80051ea:	d108      	bne.n	80051fe <HAL_RCC_OscConfig+0x1de>
 80051ec:	4b2e      	ldr	r3, [pc, #184]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80051f4:	4a2c      	ldr	r2, [pc, #176]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80051f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051fa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051fc:	e07a      	b.n	80052f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051fe:	4b2a      	ldr	r3, [pc, #168]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005200:	685b      	ldr	r3, [r3, #4]
 8005202:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	691b      	ldr	r3, [r3, #16]
 800520a:	031b      	lsls	r3, r3, #12
 800520c:	4926      	ldr	r1, [pc, #152]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800520e:	4313      	orrs	r3, r2
 8005210:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005212:	e06f      	b.n	80052f4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005214:	4b24      	ldr	r3, [pc, #144]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	691b      	ldr	r3, [r3, #16]
 8005220:	061b      	lsls	r3, r3, #24
 8005222:	4921      	ldr	r1, [pc, #132]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005224:	4313      	orrs	r3, r2
 8005226:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005228:	e064      	b.n	80052f4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d047      	beq.n	80052c2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005232:	4b1d      	ldr	r3, [pc, #116]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f023 0219 	bic.w	r2, r3, #25
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	491a      	ldr	r1, [pc, #104]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005240:	4313      	orrs	r3, r2
 8005242:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005244:	f7fd fb6a 	bl	800291c <HAL_GetTick>
 8005248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800524a:	e008      	b.n	800525e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800524c:	f7fd fb66 	bl	800291c <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	2b02      	cmp	r3, #2
 8005258:	d901      	bls.n	800525e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e332      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800525e:	4b12      	ldr	r3, [pc, #72]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0304 	and.w	r3, r3, #4
 8005266:	2b00      	cmp	r3, #0
 8005268:	d0f0      	beq.n	800524c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800526a:	f7fd fb63 	bl	8002934 <HAL_GetREVID>
 800526e:	4603      	mov	r3, r0
 8005270:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005274:	4293      	cmp	r3, r2
 8005276:	d819      	bhi.n	80052ac <HAL_RCC_OscConfig+0x28c>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	691b      	ldr	r3, [r3, #16]
 800527c:	2b40      	cmp	r3, #64	@ 0x40
 800527e:	d108      	bne.n	8005292 <HAL_RCC_OscConfig+0x272>
 8005280:	4b09      	ldr	r3, [pc, #36]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005288:	4a07      	ldr	r2, [pc, #28]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 800528a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800528e:	6053      	str	r3, [r2, #4]
 8005290:	e030      	b.n	80052f4 <HAL_RCC_OscConfig+0x2d4>
 8005292:	4b05      	ldr	r3, [pc, #20]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	691b      	ldr	r3, [r3, #16]
 800529e:	031b      	lsls	r3, r3, #12
 80052a0:	4901      	ldr	r1, [pc, #4]	@ (80052a8 <HAL_RCC_OscConfig+0x288>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	604b      	str	r3, [r1, #4]
 80052a6:	e025      	b.n	80052f4 <HAL_RCC_OscConfig+0x2d4>
 80052a8:	58024400 	.word	0x58024400
 80052ac:	4b9a      	ldr	r3, [pc, #616]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	691b      	ldr	r3, [r3, #16]
 80052b8:	061b      	lsls	r3, r3, #24
 80052ba:	4997      	ldr	r1, [pc, #604]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80052bc:	4313      	orrs	r3, r2
 80052be:	604b      	str	r3, [r1, #4]
 80052c0:	e018      	b.n	80052f4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052c2:	4b95      	ldr	r3, [pc, #596]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a94      	ldr	r2, [pc, #592]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80052c8:	f023 0301 	bic.w	r3, r3, #1
 80052cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ce:	f7fd fb25 	bl	800291c <HAL_GetTick>
 80052d2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80052d4:	e008      	b.n	80052e8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052d6:	f7fd fb21 	bl	800291c <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d901      	bls.n	80052e8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e2ed      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80052e8:	4b8b      	ldr	r3, [pc, #556]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0304 	and.w	r3, r3, #4
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d1f0      	bne.n	80052d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0310 	and.w	r3, r3, #16
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	f000 80a9 	beq.w	8005454 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005302:	4b85      	ldr	r3, [pc, #532]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800530a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800530c:	4b82      	ldr	r3, [pc, #520]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800530e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005310:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	2b08      	cmp	r3, #8
 8005316:	d007      	beq.n	8005328 <HAL_RCC_OscConfig+0x308>
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	2b18      	cmp	r3, #24
 800531c:	d13a      	bne.n	8005394 <HAL_RCC_OscConfig+0x374>
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f003 0303 	and.w	r3, r3, #3
 8005324:	2b01      	cmp	r3, #1
 8005326:	d135      	bne.n	8005394 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005328:	4b7b      	ldr	r3, [pc, #492]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005330:	2b00      	cmp	r3, #0
 8005332:	d005      	beq.n	8005340 <HAL_RCC_OscConfig+0x320>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	2b80      	cmp	r3, #128	@ 0x80
 800533a:	d001      	beq.n	8005340 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e2c1      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005340:	f7fd faf8 	bl	8002934 <HAL_GetREVID>
 8005344:	4603      	mov	r3, r0
 8005346:	f241 0203 	movw	r2, #4099	@ 0x1003
 800534a:	4293      	cmp	r3, r2
 800534c:	d817      	bhi.n	800537e <HAL_RCC_OscConfig+0x35e>
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6a1b      	ldr	r3, [r3, #32]
 8005352:	2b20      	cmp	r3, #32
 8005354:	d108      	bne.n	8005368 <HAL_RCC_OscConfig+0x348>
 8005356:	4b70      	ldr	r3, [pc, #448]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005358:	685b      	ldr	r3, [r3, #4]
 800535a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800535e:	4a6e      	ldr	r2, [pc, #440]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005360:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005364:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005366:	e075      	b.n	8005454 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005368:	4b6b      	ldr	r3, [pc, #428]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	069b      	lsls	r3, r3, #26
 8005376:	4968      	ldr	r1, [pc, #416]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005378:	4313      	orrs	r3, r2
 800537a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800537c:	e06a      	b.n	8005454 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800537e:	4b66      	ldr	r3, [pc, #408]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005380:	68db      	ldr	r3, [r3, #12]
 8005382:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a1b      	ldr	r3, [r3, #32]
 800538a:	061b      	lsls	r3, r3, #24
 800538c:	4962      	ldr	r1, [pc, #392]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800538e:	4313      	orrs	r3, r2
 8005390:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005392:	e05f      	b.n	8005454 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	69db      	ldr	r3, [r3, #28]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d042      	beq.n	8005422 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800539c:	4b5e      	ldr	r3, [pc, #376]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a5d      	ldr	r2, [pc, #372]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80053a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a8:	f7fd fab8 	bl	800291c <HAL_GetTick>
 80053ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80053ae:	e008      	b.n	80053c2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80053b0:	f7fd fab4 	bl	800291c <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	2b02      	cmp	r3, #2
 80053bc:	d901      	bls.n	80053c2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80053be:	2303      	movs	r3, #3
 80053c0:	e280      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80053c2:	4b55      	ldr	r3, [pc, #340]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d0f0      	beq.n	80053b0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053ce:	f7fd fab1 	bl	8002934 <HAL_GetREVID>
 80053d2:	4603      	mov	r3, r0
 80053d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80053d8:	4293      	cmp	r3, r2
 80053da:	d817      	bhi.n	800540c <HAL_RCC_OscConfig+0x3ec>
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	2b20      	cmp	r3, #32
 80053e2:	d108      	bne.n	80053f6 <HAL_RCC_OscConfig+0x3d6>
 80053e4:	4b4c      	ldr	r3, [pc, #304]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80053ec:	4a4a      	ldr	r2, [pc, #296]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80053ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053f2:	6053      	str	r3, [r2, #4]
 80053f4:	e02e      	b.n	8005454 <HAL_RCC_OscConfig+0x434>
 80053f6:	4b48      	ldr	r3, [pc, #288]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	069b      	lsls	r3, r3, #26
 8005404:	4944      	ldr	r1, [pc, #272]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005406:	4313      	orrs	r3, r2
 8005408:	604b      	str	r3, [r1, #4]
 800540a:	e023      	b.n	8005454 <HAL_RCC_OscConfig+0x434>
 800540c:	4b42      	ldr	r3, [pc, #264]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6a1b      	ldr	r3, [r3, #32]
 8005418:	061b      	lsls	r3, r3, #24
 800541a:	493f      	ldr	r1, [pc, #252]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800541c:	4313      	orrs	r3, r2
 800541e:	60cb      	str	r3, [r1, #12]
 8005420:	e018      	b.n	8005454 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8005422:	4b3d      	ldr	r3, [pc, #244]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a3c      	ldr	r2, [pc, #240]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005428:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800542c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542e:	f7fd fa75 	bl	800291c <HAL_GetTick>
 8005432:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005434:	e008      	b.n	8005448 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005436:	f7fd fa71 	bl	800291c <HAL_GetTick>
 800543a:	4602      	mov	r2, r0
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	1ad3      	subs	r3, r2, r3
 8005440:	2b02      	cmp	r3, #2
 8005442:	d901      	bls.n	8005448 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005444:	2303      	movs	r3, #3
 8005446:	e23d      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8005448:	4b33      	ldr	r3, [pc, #204]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005450:	2b00      	cmp	r3, #0
 8005452:	d1f0      	bne.n	8005436 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0308 	and.w	r3, r3, #8
 800545c:	2b00      	cmp	r3, #0
 800545e:	d036      	beq.n	80054ce <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	695b      	ldr	r3, [r3, #20]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d019      	beq.n	800549c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005468:	4b2b      	ldr	r3, [pc, #172]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800546a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800546c:	4a2a      	ldr	r2, [pc, #168]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800546e:	f043 0301 	orr.w	r3, r3, #1
 8005472:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005474:	f7fd fa52 	bl	800291c <HAL_GetTick>
 8005478:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800547a:	e008      	b.n	800548e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800547c:	f7fd fa4e 	bl	800291c <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b02      	cmp	r3, #2
 8005488:	d901      	bls.n	800548e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e21a      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800548e:	4b22      	ldr	r3, [pc, #136]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 8005490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005492:	f003 0302 	and.w	r3, r3, #2
 8005496:	2b00      	cmp	r3, #0
 8005498:	d0f0      	beq.n	800547c <HAL_RCC_OscConfig+0x45c>
 800549a:	e018      	b.n	80054ce <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800549c:	4b1e      	ldr	r3, [pc, #120]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800549e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80054a2:	f023 0301 	bic.w	r3, r3, #1
 80054a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054a8:	f7fd fa38 	bl	800291c <HAL_GetTick>
 80054ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054ae:	e008      	b.n	80054c2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054b0:	f7fd fa34 	bl	800291c <HAL_GetTick>
 80054b4:	4602      	mov	r2, r0
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	1ad3      	subs	r3, r2, r3
 80054ba:	2b02      	cmp	r3, #2
 80054bc:	d901      	bls.n	80054c2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80054be:	2303      	movs	r3, #3
 80054c0:	e200      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80054c2:	4b15      	ldr	r3, [pc, #84]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80054c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054c6:	f003 0302 	and.w	r3, r3, #2
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d1f0      	bne.n	80054b0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f003 0320 	and.w	r3, r3, #32
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d039      	beq.n	800554e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d01c      	beq.n	800551c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80054e2:	4b0d      	ldr	r3, [pc, #52]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a0c      	ldr	r2, [pc, #48]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 80054e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80054ec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80054ee:	f7fd fa15 	bl	800291c <HAL_GetTick>
 80054f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80054f4:	e008      	b.n	8005508 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054f6:	f7fd fa11 	bl	800291c <HAL_GetTick>
 80054fa:	4602      	mov	r2, r0
 80054fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	2b02      	cmp	r3, #2
 8005502:	d901      	bls.n	8005508 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8005504:	2303      	movs	r3, #3
 8005506:	e1dd      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005508:	4b03      	ldr	r3, [pc, #12]	@ (8005518 <HAL_RCC_OscConfig+0x4f8>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0f0      	beq.n	80054f6 <HAL_RCC_OscConfig+0x4d6>
 8005514:	e01b      	b.n	800554e <HAL_RCC_OscConfig+0x52e>
 8005516:	bf00      	nop
 8005518:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800551c:	4b9b      	ldr	r3, [pc, #620]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a9a      	ldr	r2, [pc, #616]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005522:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005526:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005528:	f7fd f9f8 	bl	800291c <HAL_GetTick>
 800552c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800552e:	e008      	b.n	8005542 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005530:	f7fd f9f4 	bl	800291c <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	2b02      	cmp	r3, #2
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e1c0      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005542:	4b92      	ldr	r3, [pc, #584]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1f0      	bne.n	8005530 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0304 	and.w	r3, r3, #4
 8005556:	2b00      	cmp	r3, #0
 8005558:	f000 8081 	beq.w	800565e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800555c:	4b8c      	ldr	r3, [pc, #560]	@ (8005790 <HAL_RCC_OscConfig+0x770>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a8b      	ldr	r2, [pc, #556]	@ (8005790 <HAL_RCC_OscConfig+0x770>)
 8005562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005566:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005568:	f7fd f9d8 	bl	800291c <HAL_GetTick>
 800556c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005570:	f7fd f9d4 	bl	800291c <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b64      	cmp	r3, #100	@ 0x64
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e1a0      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005582:	4b83      	ldr	r3, [pc, #524]	@ (8005790 <HAL_RCC_OscConfig+0x770>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d106      	bne.n	80055a4 <HAL_RCC_OscConfig+0x584>
 8005596:	4b7d      	ldr	r3, [pc, #500]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800559a:	4a7c      	ldr	r2, [pc, #496]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800559c:	f043 0301 	orr.w	r3, r3, #1
 80055a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80055a2:	e02d      	b.n	8005600 <HAL_RCC_OscConfig+0x5e0>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10c      	bne.n	80055c6 <HAL_RCC_OscConfig+0x5a6>
 80055ac:	4b77      	ldr	r3, [pc, #476]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055b0:	4a76      	ldr	r2, [pc, #472]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80055b8:	4b74      	ldr	r3, [pc, #464]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055bc:	4a73      	ldr	r2, [pc, #460]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055be:	f023 0304 	bic.w	r3, r3, #4
 80055c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80055c4:	e01c      	b.n	8005600 <HAL_RCC_OscConfig+0x5e0>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	2b05      	cmp	r3, #5
 80055cc:	d10c      	bne.n	80055e8 <HAL_RCC_OscConfig+0x5c8>
 80055ce:	4b6f      	ldr	r3, [pc, #444]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055d2:	4a6e      	ldr	r2, [pc, #440]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055d4:	f043 0304 	orr.w	r3, r3, #4
 80055d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80055da:	4b6c      	ldr	r3, [pc, #432]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055de:	4a6b      	ldr	r2, [pc, #428]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055e0:	f043 0301 	orr.w	r3, r3, #1
 80055e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80055e6:	e00b      	b.n	8005600 <HAL_RCC_OscConfig+0x5e0>
 80055e8:	4b68      	ldr	r3, [pc, #416]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ec:	4a67      	ldr	r2, [pc, #412]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055ee:	f023 0301 	bic.w	r3, r3, #1
 80055f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80055f4:	4b65      	ldr	r3, [pc, #404]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055f8:	4a64      	ldr	r2, [pc, #400]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80055fa:	f023 0304 	bic.w	r3, r3, #4
 80055fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	689b      	ldr	r3, [r3, #8]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d015      	beq.n	8005634 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005608:	f7fd f988 	bl	800291c <HAL_GetTick>
 800560c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800560e:	e00a      	b.n	8005626 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005610:	f7fd f984 	bl	800291c <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800561e:	4293      	cmp	r3, r2
 8005620:	d901      	bls.n	8005626 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8005622:	2303      	movs	r3, #3
 8005624:	e14e      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005626:	4b59      	ldr	r3, [pc, #356]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005628:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800562a:	f003 0302 	and.w	r3, r3, #2
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0ee      	beq.n	8005610 <HAL_RCC_OscConfig+0x5f0>
 8005632:	e014      	b.n	800565e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005634:	f7fd f972 	bl	800291c <HAL_GetTick>
 8005638:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800563a:	e00a      	b.n	8005652 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800563c:	f7fd f96e 	bl	800291c <HAL_GetTick>
 8005640:	4602      	mov	r2, r0
 8005642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005644:	1ad3      	subs	r3, r2, r3
 8005646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800564a:	4293      	cmp	r3, r2
 800564c:	d901      	bls.n	8005652 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e138      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005652:	4b4e      	ldr	r3, [pc, #312]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1ee      	bne.n	800563c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	2b00      	cmp	r3, #0
 8005664:	f000 812d 	beq.w	80058c2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8005668:	4b48      	ldr	r3, [pc, #288]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800566a:	691b      	ldr	r3, [r3, #16]
 800566c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005670:	2b18      	cmp	r3, #24
 8005672:	f000 80bd 	beq.w	80057f0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800567a:	2b02      	cmp	r3, #2
 800567c:	f040 809e 	bne.w	80057bc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005680:	4b42      	ldr	r3, [pc, #264]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	4a41      	ldr	r2, [pc, #260]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005686:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800568a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800568c:	f7fd f946 	bl	800291c <HAL_GetTick>
 8005690:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005692:	e008      	b.n	80056a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005694:	f7fd f942 	bl	800291c <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800569c:	1ad3      	subs	r3, r2, r3
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d901      	bls.n	80056a6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80056a2:	2303      	movs	r3, #3
 80056a4:	e10e      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056a6:	4b39      	ldr	r3, [pc, #228]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d1f0      	bne.n	8005694 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056b2:	4b36      	ldr	r3, [pc, #216]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80056b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056b6:	4b37      	ldr	r3, [pc, #220]	@ (8005794 <HAL_RCC_OscConfig+0x774>)
 80056b8:	4013      	ands	r3, r2
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80056c2:	0112      	lsls	r2, r2, #4
 80056c4:	430a      	orrs	r2, r1
 80056c6:	4931      	ldr	r1, [pc, #196]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d0:	3b01      	subs	r3, #1
 80056d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056da:	3b01      	subs	r3, #1
 80056dc:	025b      	lsls	r3, r3, #9
 80056de:	b29b      	uxth	r3, r3
 80056e0:	431a      	orrs	r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e6:	3b01      	subs	r3, #1
 80056e8:	041b      	lsls	r3, r3, #16
 80056ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80056ee:	431a      	orrs	r2, r3
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f4:	3b01      	subs	r3, #1
 80056f6:	061b      	lsls	r3, r3, #24
 80056f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80056fc:	4923      	ldr	r1, [pc, #140]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8005702:	4b22      	ldr	r3, [pc, #136]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005706:	4a21      	ldr	r2, [pc, #132]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005708:	f023 0301 	bic.w	r3, r3, #1
 800570c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800570e:	4b1f      	ldr	r3, [pc, #124]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005710:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005712:	4b21      	ldr	r3, [pc, #132]	@ (8005798 <HAL_RCC_OscConfig+0x778>)
 8005714:	4013      	ands	r3, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800571a:	00d2      	lsls	r2, r2, #3
 800571c:	491b      	ldr	r1, [pc, #108]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800571e:	4313      	orrs	r3, r2
 8005720:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005722:	4b1a      	ldr	r3, [pc, #104]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005726:	f023 020c 	bic.w	r2, r3, #12
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800572e:	4917      	ldr	r1, [pc, #92]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005730:	4313      	orrs	r3, r2
 8005732:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005734:	4b15      	ldr	r3, [pc, #84]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005738:	f023 0202 	bic.w	r2, r3, #2
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005740:	4912      	ldr	r1, [pc, #72]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005742:	4313      	orrs	r3, r2
 8005744:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005746:	4b11      	ldr	r3, [pc, #68]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800574a:	4a10      	ldr	r2, [pc, #64]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005750:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005752:	4b0e      	ldr	r3, [pc, #56]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005756:	4a0d      	ldr	r2, [pc, #52]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005758:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800575c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800575e:	4b0b      	ldr	r3, [pc, #44]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005760:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005762:	4a0a      	ldr	r2, [pc, #40]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005764:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005768:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800576a:	4b08      	ldr	r3, [pc, #32]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800576c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576e:	4a07      	ldr	r2, [pc, #28]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005770:	f043 0301 	orr.w	r3, r3, #1
 8005774:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005776:	4b05      	ldr	r3, [pc, #20]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a04      	ldr	r2, [pc, #16]	@ (800578c <HAL_RCC_OscConfig+0x76c>)
 800577c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005780:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005782:	f7fd f8cb 	bl	800291c <HAL_GetTick>
 8005786:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005788:	e011      	b.n	80057ae <HAL_RCC_OscConfig+0x78e>
 800578a:	bf00      	nop
 800578c:	58024400 	.word	0x58024400
 8005790:	58024800 	.word	0x58024800
 8005794:	fffffc0c 	.word	0xfffffc0c
 8005798:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800579c:	f7fd f8be 	bl	800291c <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b02      	cmp	r3, #2
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e08a      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057ae:	4b47      	ldr	r3, [pc, #284]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d0f0      	beq.n	800579c <HAL_RCC_OscConfig+0x77c>
 80057ba:	e082      	b.n	80058c2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057bc:	4b43      	ldr	r3, [pc, #268]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a42      	ldr	r2, [pc, #264]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80057c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057c8:	f7fd f8a8 	bl	800291c <HAL_GetTick>
 80057cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057d0:	f7fd f8a4 	bl	800291c <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e070      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80057e2:	4b3a      	ldr	r3, [pc, #232]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1f0      	bne.n	80057d0 <HAL_RCC_OscConfig+0x7b0>
 80057ee:	e068      	b.n	80058c2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80057f0:	4b36      	ldr	r3, [pc, #216]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80057f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80057f6:	4b35      	ldr	r3, [pc, #212]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80057f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005800:	2b01      	cmp	r3, #1
 8005802:	d031      	beq.n	8005868 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f003 0203 	and.w	r2, r3, #3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800580e:	429a      	cmp	r2, r3
 8005810:	d12a      	bne.n	8005868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	091b      	lsrs	r3, r3, #4
 8005816:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800581e:	429a      	cmp	r2, r3
 8005820:	d122      	bne.n	8005868 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800582c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800582e:	429a      	cmp	r2, r3
 8005830:	d11a      	bne.n	8005868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	0a5b      	lsrs	r3, r3, #9
 8005836:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800583e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005840:	429a      	cmp	r2, r3
 8005842:	d111      	bne.n	8005868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	0c1b      	lsrs	r3, r3, #16
 8005848:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005850:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005852:	429a      	cmp	r2, r3
 8005854:	d108      	bne.n	8005868 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	0e1b      	lsrs	r3, r3, #24
 800585a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005862:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005864:	429a      	cmp	r2, r3
 8005866:	d001      	beq.n	800586c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e02b      	b.n	80058c4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800586c:	4b17      	ldr	r3, [pc, #92]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 800586e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005870:	08db      	lsrs	r3, r3, #3
 8005872:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005876:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800587c:	693a      	ldr	r2, [r7, #16]
 800587e:	429a      	cmp	r2, r3
 8005880:	d01f      	beq.n	80058c2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005882:	4b12      	ldr	r3, [pc, #72]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 8005884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005886:	4a11      	ldr	r2, [pc, #68]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 8005888:	f023 0301 	bic.w	r3, r3, #1
 800588c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800588e:	f7fd f845 	bl	800291c <HAL_GetTick>
 8005892:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005894:	bf00      	nop
 8005896:	f7fd f841 	bl	800291c <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800589e:	4293      	cmp	r3, r2
 80058a0:	d0f9      	beq.n	8005896 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80058a2:	4b0a      	ldr	r3, [pc, #40]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80058a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058a6:	4b0a      	ldr	r3, [pc, #40]	@ (80058d0 <HAL_RCC_OscConfig+0x8b0>)
 80058a8:	4013      	ands	r3, r2
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80058ae:	00d2      	lsls	r2, r2, #3
 80058b0:	4906      	ldr	r1, [pc, #24]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80058b2:	4313      	orrs	r3, r2
 80058b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80058b6:	4b05      	ldr	r3, [pc, #20]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80058b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ba:	4a04      	ldr	r2, [pc, #16]	@ (80058cc <HAL_RCC_OscConfig+0x8ac>)
 80058bc:	f043 0301 	orr.w	r3, r3, #1
 80058c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	3730      	adds	r7, #48	@ 0x30
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	58024400 	.word	0x58024400
 80058d0:	ffff0007 	.word	0xffff0007

080058d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b086      	sub	sp, #24
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
 80058dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e19c      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80058e8:	4b8a      	ldr	r3, [pc, #552]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 030f 	and.w	r3, r3, #15
 80058f0:	683a      	ldr	r2, [r7, #0]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d910      	bls.n	8005918 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058f6:	4b87      	ldr	r3, [pc, #540]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f023 020f 	bic.w	r2, r3, #15
 80058fe:	4985      	ldr	r1, [pc, #532]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	4313      	orrs	r3, r2
 8005904:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005906:	4b83      	ldr	r3, [pc, #524]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f003 030f 	and.w	r3, r3, #15
 800590e:	683a      	ldr	r2, [r7, #0]
 8005910:	429a      	cmp	r2, r3
 8005912:	d001      	beq.n	8005918 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e184      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0304 	and.w	r3, r3, #4
 8005920:	2b00      	cmp	r3, #0
 8005922:	d010      	beq.n	8005946 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	691a      	ldr	r2, [r3, #16]
 8005928:	4b7b      	ldr	r3, [pc, #492]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 800592a:	699b      	ldr	r3, [r3, #24]
 800592c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005930:	429a      	cmp	r2, r3
 8005932:	d908      	bls.n	8005946 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005934:	4b78      	ldr	r3, [pc, #480]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005936:	699b      	ldr	r3, [r3, #24]
 8005938:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	691b      	ldr	r3, [r3, #16]
 8005940:	4975      	ldr	r1, [pc, #468]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005942:	4313      	orrs	r3, r2
 8005944:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f003 0308 	and.w	r3, r3, #8
 800594e:	2b00      	cmp	r3, #0
 8005950:	d010      	beq.n	8005974 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	695a      	ldr	r2, [r3, #20]
 8005956:	4b70      	ldr	r3, [pc, #448]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005958:	69db      	ldr	r3, [r3, #28]
 800595a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800595e:	429a      	cmp	r2, r3
 8005960:	d908      	bls.n	8005974 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005962:	4b6d      	ldr	r3, [pc, #436]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	496a      	ldr	r1, [pc, #424]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005970:	4313      	orrs	r3, r2
 8005972:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f003 0310 	and.w	r3, r3, #16
 800597c:	2b00      	cmp	r3, #0
 800597e:	d010      	beq.n	80059a2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	699a      	ldr	r2, [r3, #24]
 8005984:	4b64      	ldr	r3, [pc, #400]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005986:	69db      	ldr	r3, [r3, #28]
 8005988:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800598c:	429a      	cmp	r2, r3
 800598e:	d908      	bls.n	80059a2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005990:	4b61      	ldr	r3, [pc, #388]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005992:	69db      	ldr	r3, [r3, #28]
 8005994:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	495e      	ldr	r1, [pc, #376]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f003 0320 	and.w	r3, r3, #32
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d010      	beq.n	80059d0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	69da      	ldr	r2, [r3, #28]
 80059b2:	4b59      	ldr	r3, [pc, #356]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 80059b4:	6a1b      	ldr	r3, [r3, #32]
 80059b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d908      	bls.n	80059d0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80059be:	4b56      	ldr	r3, [pc, #344]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 80059c0:	6a1b      	ldr	r3, [r3, #32]
 80059c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	69db      	ldr	r3, [r3, #28]
 80059ca:	4953      	ldr	r1, [pc, #332]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 80059cc:	4313      	orrs	r3, r2
 80059ce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 0302 	and.w	r3, r3, #2
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d010      	beq.n	80059fe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	68da      	ldr	r2, [r3, #12]
 80059e0:	4b4d      	ldr	r3, [pc, #308]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 80059e2:	699b      	ldr	r3, [r3, #24]
 80059e4:	f003 030f 	and.w	r3, r3, #15
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d908      	bls.n	80059fe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059ec:	4b4a      	ldr	r3, [pc, #296]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	f023 020f 	bic.w	r2, r3, #15
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	4947      	ldr	r1, [pc, #284]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d055      	beq.n	8005ab6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005a0a:	4b43      	ldr	r3, [pc, #268]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a0c:	699b      	ldr	r3, [r3, #24]
 8005a0e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	4940      	ldr	r1, [pc, #256]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d107      	bne.n	8005a34 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005a24:	4b3c      	ldr	r3, [pc, #240]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d121      	bne.n	8005a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e0f6      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	2b03      	cmp	r3, #3
 8005a3a:	d107      	bne.n	8005a4c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005a3c:	4b36      	ldr	r3, [pc, #216]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d115      	bne.n	8005a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a48:	2301      	movs	r3, #1
 8005a4a:	e0ea      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d107      	bne.n	8005a64 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005a54:	4b30      	ldr	r3, [pc, #192]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d109      	bne.n	8005a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e0de      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005a64:	4b2c      	ldr	r3, [pc, #176]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f003 0304 	and.w	r3, r3, #4
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d101      	bne.n	8005a74 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e0d6      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a74:	4b28      	ldr	r3, [pc, #160]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a76:	691b      	ldr	r3, [r3, #16]
 8005a78:	f023 0207 	bic.w	r2, r3, #7
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	685b      	ldr	r3, [r3, #4]
 8005a80:	4925      	ldr	r1, [pc, #148]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a86:	f7fc ff49 	bl	800291c <HAL_GetTick>
 8005a8a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a8c:	e00a      	b.n	8005aa4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a8e:	f7fc ff45 	bl	800291c <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d901      	bls.n	8005aa4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	e0be      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005aa4:	4b1c      	ldr	r3, [pc, #112]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	00db      	lsls	r3, r3, #3
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	d1eb      	bne.n	8005a8e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d010      	beq.n	8005ae4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	68da      	ldr	r2, [r3, #12]
 8005ac6:	4b14      	ldr	r3, [pc, #80]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005ac8:	699b      	ldr	r3, [r3, #24]
 8005aca:	f003 030f 	and.w	r3, r3, #15
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d208      	bcs.n	8005ae4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ad2:	4b11      	ldr	r3, [pc, #68]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005ad4:	699b      	ldr	r3, [r3, #24]
 8005ad6:	f023 020f 	bic.w	r2, r3, #15
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	490e      	ldr	r1, [pc, #56]	@ (8005b18 <HAL_RCC_ClockConfig+0x244>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f003 030f 	and.w	r3, r3, #15
 8005aec:	683a      	ldr	r2, [r7, #0]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d214      	bcs.n	8005b1c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005af2:	4b08      	ldr	r3, [pc, #32]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f023 020f 	bic.w	r2, r3, #15
 8005afa:	4906      	ldr	r1, [pc, #24]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b02:	4b04      	ldr	r3, [pc, #16]	@ (8005b14 <HAL_RCC_ClockConfig+0x240>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f003 030f 	and.w	r3, r3, #15
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d005      	beq.n	8005b1c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e086      	b.n	8005c22 <HAL_RCC_ClockConfig+0x34e>
 8005b14:	52002000 	.word	0x52002000
 8005b18:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0304 	and.w	r3, r3, #4
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d010      	beq.n	8005b4a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691a      	ldr	r2, [r3, #16]
 8005b2c:	4b3f      	ldr	r3, [pc, #252]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b2e:	699b      	ldr	r3, [r3, #24]
 8005b30:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d208      	bcs.n	8005b4a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005b38:	4b3c      	ldr	r3, [pc, #240]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b3a:	699b      	ldr	r3, [r3, #24]
 8005b3c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	4939      	ldr	r1, [pc, #228]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b46:	4313      	orrs	r3, r2
 8005b48:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f003 0308 	and.w	r3, r3, #8
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d010      	beq.n	8005b78 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	695a      	ldr	r2, [r3, #20]
 8005b5a:	4b34      	ldr	r3, [pc, #208]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b5c:	69db      	ldr	r3, [r3, #28]
 8005b5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b62:	429a      	cmp	r2, r3
 8005b64:	d208      	bcs.n	8005b78 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005b66:	4b31      	ldr	r3, [pc, #196]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	695b      	ldr	r3, [r3, #20]
 8005b72:	492e      	ldr	r1, [pc, #184]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b74:	4313      	orrs	r3, r2
 8005b76:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0310 	and.w	r3, r3, #16
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d010      	beq.n	8005ba6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	699a      	ldr	r2, [r3, #24]
 8005b88:	4b28      	ldr	r3, [pc, #160]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b8a:	69db      	ldr	r3, [r3, #28]
 8005b8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d208      	bcs.n	8005ba6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005b94:	4b25      	ldr	r3, [pc, #148]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005b96:	69db      	ldr	r3, [r3, #28]
 8005b98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	4922      	ldr	r1, [pc, #136]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0320 	and.w	r3, r3, #32
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d010      	beq.n	8005bd4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69da      	ldr	r2, [r3, #28]
 8005bb6:	4b1d      	ldr	r3, [pc, #116]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d208      	bcs.n	8005bd4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005bc2:	4b1a      	ldr	r3, [pc, #104]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005bc4:	6a1b      	ldr	r3, [r3, #32]
 8005bc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	69db      	ldr	r3, [r3, #28]
 8005bce:	4917      	ldr	r1, [pc, #92]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005bd4:	f000 f834 	bl	8005c40 <HAL_RCC_GetSysClockFreq>
 8005bd8:	4602      	mov	r2, r0
 8005bda:	4b14      	ldr	r3, [pc, #80]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005bdc:	699b      	ldr	r3, [r3, #24]
 8005bde:	0a1b      	lsrs	r3, r3, #8
 8005be0:	f003 030f 	and.w	r3, r3, #15
 8005be4:	4912      	ldr	r1, [pc, #72]	@ (8005c30 <HAL_RCC_ClockConfig+0x35c>)
 8005be6:	5ccb      	ldrb	r3, [r1, r3]
 8005be8:	f003 031f 	and.w	r3, r3, #31
 8005bec:	fa22 f303 	lsr.w	r3, r2, r3
 8005bf0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8005c2c <HAL_RCC_ClockConfig+0x358>)
 8005bf4:	699b      	ldr	r3, [r3, #24]
 8005bf6:	f003 030f 	and.w	r3, r3, #15
 8005bfa:	4a0d      	ldr	r2, [pc, #52]	@ (8005c30 <HAL_RCC_ClockConfig+0x35c>)
 8005bfc:	5cd3      	ldrb	r3, [r2, r3]
 8005bfe:	f003 031f 	and.w	r3, r3, #31
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	fa22 f303 	lsr.w	r3, r2, r3
 8005c08:	4a0a      	ldr	r2, [pc, #40]	@ (8005c34 <HAL_RCC_ClockConfig+0x360>)
 8005c0a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c0c:	4a0a      	ldr	r2, [pc, #40]	@ (8005c38 <HAL_RCC_ClockConfig+0x364>)
 8005c0e:	693b      	ldr	r3, [r7, #16]
 8005c10:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005c12:	4b0a      	ldr	r3, [pc, #40]	@ (8005c3c <HAL_RCC_ClockConfig+0x368>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4618      	mov	r0, r3
 8005c18:	f7fc fe36 	bl	8002888 <HAL_InitTick>
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005c20:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3718      	adds	r7, #24
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	58024400 	.word	0x58024400
 8005c30:	0800b6e0 	.word	0x0800b6e0
 8005c34:	24000008 	.word	0x24000008
 8005c38:	24000004 	.word	0x24000004
 8005c3c:	2400000c 	.word	0x2400000c

08005c40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b089      	sub	sp, #36	@ 0x24
 8005c44:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c46:	4bb3      	ldr	r3, [pc, #716]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c4e:	2b18      	cmp	r3, #24
 8005c50:	f200 8155 	bhi.w	8005efe <HAL_RCC_GetSysClockFreq+0x2be>
 8005c54:	a201      	add	r2, pc, #4	@ (adr r2, 8005c5c <HAL_RCC_GetSysClockFreq+0x1c>)
 8005c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c5a:	bf00      	nop
 8005c5c:	08005cc1 	.word	0x08005cc1
 8005c60:	08005eff 	.word	0x08005eff
 8005c64:	08005eff 	.word	0x08005eff
 8005c68:	08005eff 	.word	0x08005eff
 8005c6c:	08005eff 	.word	0x08005eff
 8005c70:	08005eff 	.word	0x08005eff
 8005c74:	08005eff 	.word	0x08005eff
 8005c78:	08005eff 	.word	0x08005eff
 8005c7c:	08005ce7 	.word	0x08005ce7
 8005c80:	08005eff 	.word	0x08005eff
 8005c84:	08005eff 	.word	0x08005eff
 8005c88:	08005eff 	.word	0x08005eff
 8005c8c:	08005eff 	.word	0x08005eff
 8005c90:	08005eff 	.word	0x08005eff
 8005c94:	08005eff 	.word	0x08005eff
 8005c98:	08005eff 	.word	0x08005eff
 8005c9c:	08005ced 	.word	0x08005ced
 8005ca0:	08005eff 	.word	0x08005eff
 8005ca4:	08005eff 	.word	0x08005eff
 8005ca8:	08005eff 	.word	0x08005eff
 8005cac:	08005eff 	.word	0x08005eff
 8005cb0:	08005eff 	.word	0x08005eff
 8005cb4:	08005eff 	.word	0x08005eff
 8005cb8:	08005eff 	.word	0x08005eff
 8005cbc:	08005cf3 	.word	0x08005cf3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005cc0:	4b94      	ldr	r3, [pc, #592]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f003 0320 	and.w	r3, r3, #32
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d009      	beq.n	8005ce0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ccc:	4b91      	ldr	r3, [pc, #580]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	08db      	lsrs	r3, r3, #3
 8005cd2:	f003 0303 	and.w	r3, r3, #3
 8005cd6:	4a90      	ldr	r2, [pc, #576]	@ (8005f18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8005cdc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005cde:	e111      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005ce0:	4b8d      	ldr	r3, [pc, #564]	@ (8005f18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ce2:	61bb      	str	r3, [r7, #24]
      break;
 8005ce4:	e10e      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005ce6:	4b8d      	ldr	r3, [pc, #564]	@ (8005f1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005ce8:	61bb      	str	r3, [r7, #24]
      break;
 8005cea:	e10b      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005cec:	4b8c      	ldr	r3, [pc, #560]	@ (8005f20 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005cee:	61bb      	str	r3, [r7, #24]
      break;
 8005cf0:	e108      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005cf2:	4b88      	ldr	r3, [pc, #544]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cf6:	f003 0303 	and.w	r3, r3, #3
 8005cfa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005cfc:	4b85      	ldr	r3, [pc, #532]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d00:	091b      	lsrs	r3, r3, #4
 8005d02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d06:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005d08:	4b82      	ldr	r3, [pc, #520]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d0c:	f003 0301 	and.w	r3, r3, #1
 8005d10:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005d12:	4b80      	ldr	r3, [pc, #512]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d16:	08db      	lsrs	r3, r3, #3
 8005d18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d1c:	68fa      	ldr	r2, [r7, #12]
 8005d1e:	fb02 f303 	mul.w	r3, r2, r3
 8005d22:	ee07 3a90 	vmov	s15, r3
 8005d26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d2a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 80e1 	beq.w	8005ef8 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	2b02      	cmp	r3, #2
 8005d3a:	f000 8083 	beq.w	8005e44 <HAL_RCC_GetSysClockFreq+0x204>
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	2b02      	cmp	r3, #2
 8005d42:	f200 80a1 	bhi.w	8005e88 <HAL_RCC_GetSysClockFreq+0x248>
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d003      	beq.n	8005d54 <HAL_RCC_GetSysClockFreq+0x114>
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2b01      	cmp	r3, #1
 8005d50:	d056      	beq.n	8005e00 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005d52:	e099      	b.n	8005e88 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d54:	4b6f      	ldr	r3, [pc, #444]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f003 0320 	and.w	r3, r3, #32
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d02d      	beq.n	8005dbc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d60:	4b6c      	ldr	r3, [pc, #432]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	08db      	lsrs	r3, r3, #3
 8005d66:	f003 0303 	and.w	r3, r3, #3
 8005d6a:	4a6b      	ldr	r2, [pc, #428]	@ (8005f18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005d70:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	ee07 3a90 	vmov	s15, r3
 8005d78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	ee07 3a90 	vmov	s15, r3
 8005d82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d8a:	4b62      	ldr	r3, [pc, #392]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d92:	ee07 3a90 	vmov	s15, r3
 8005d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d9e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005db6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005dba:	e087      	b.n	8005ecc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	ee07 3a90 	vmov	s15, r3
 8005dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005f28 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dce:	4b51      	ldr	r3, [pc, #324]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd6:	ee07 3a90 	vmov	s15, r3
 8005dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005dde:	ed97 6a02 	vldr	s12, [r7, #8]
 8005de2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dfa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005dfe:	e065      	b.n	8005ecc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	ee07 3a90 	vmov	s15, r3
 8005e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e0a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005f2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e12:	4b40      	ldr	r3, [pc, #256]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e1a:	ee07 3a90 	vmov	s15, r3
 8005e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e22:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e26:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e42:	e043      	b.n	8005ecc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	ee07 3a90 	vmov	s15, r3
 8005e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e4e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005f30 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e56:	4b2f      	ldr	r3, [pc, #188]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e5e:	ee07 3a90 	vmov	s15, r3
 8005e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e6a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e86:	e021      	b.n	8005ecc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	ee07 3a90 	vmov	s15, r3
 8005e8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e92:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005f2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e9a:	4b1e      	ldr	r3, [pc, #120]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ea2:	ee07 3a90 	vmov	s15, r3
 8005ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8005eae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005f24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ec6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005eca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005ecc:	4b11      	ldr	r3, [pc, #68]	@ (8005f14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed0:	0a5b      	lsrs	r3, r3, #9
 8005ed2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ed6:	3301      	adds	r3, #1
 8005ed8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	ee07 3a90 	vmov	s15, r3
 8005ee0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ee4:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ee8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005eec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ef0:	ee17 3a90 	vmov	r3, s15
 8005ef4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005ef6:	e005      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	61bb      	str	r3, [r7, #24]
      break;
 8005efc:	e002      	b.n	8005f04 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005efe:	4b07      	ldr	r3, [pc, #28]	@ (8005f1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f00:	61bb      	str	r3, [r7, #24]
      break;
 8005f02:	bf00      	nop
  }

  return sysclockfreq;
 8005f04:	69bb      	ldr	r3, [r7, #24]
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3724      	adds	r7, #36	@ 0x24
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	58024400 	.word	0x58024400
 8005f18:	03d09000 	.word	0x03d09000
 8005f1c:	003d0900 	.word	0x003d0900
 8005f20:	016e3600 	.word	0x016e3600
 8005f24:	46000000 	.word	0x46000000
 8005f28:	4c742400 	.word	0x4c742400
 8005f2c:	4a742400 	.word	0x4a742400
 8005f30:	4bb71b00 	.word	0x4bb71b00

08005f34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005f3a:	f7ff fe81 	bl	8005c40 <HAL_RCC_GetSysClockFreq>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	4b10      	ldr	r3, [pc, #64]	@ (8005f84 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	0a1b      	lsrs	r3, r3, #8
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	490f      	ldr	r1, [pc, #60]	@ (8005f88 <HAL_RCC_GetHCLKFreq+0x54>)
 8005f4c:	5ccb      	ldrb	r3, [r1, r3]
 8005f4e:	f003 031f 	and.w	r3, r3, #31
 8005f52:	fa22 f303 	lsr.w	r3, r2, r3
 8005f56:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005f58:	4b0a      	ldr	r3, [pc, #40]	@ (8005f84 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f5a:	699b      	ldr	r3, [r3, #24]
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	4a09      	ldr	r2, [pc, #36]	@ (8005f88 <HAL_RCC_GetHCLKFreq+0x54>)
 8005f62:	5cd3      	ldrb	r3, [r2, r3]
 8005f64:	f003 031f 	and.w	r3, r3, #31
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8005f6e:	4a07      	ldr	r2, [pc, #28]	@ (8005f8c <HAL_RCC_GetHCLKFreq+0x58>)
 8005f70:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005f72:	4a07      	ldr	r2, [pc, #28]	@ (8005f90 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005f78:	4b04      	ldr	r3, [pc, #16]	@ (8005f8c <HAL_RCC_GetHCLKFreq+0x58>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3708      	adds	r7, #8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}
 8005f84:	58024400 	.word	0x58024400
 8005f88:	0800b6e0 	.word	0x0800b6e0
 8005f8c:	24000008 	.word	0x24000008
 8005f90:	24000004 	.word	0x24000004

08005f94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8005f98:	f7ff ffcc 	bl	8005f34 <HAL_RCC_GetHCLKFreq>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fa0:	69db      	ldr	r3, [r3, #28]
 8005fa2:	091b      	lsrs	r3, r3, #4
 8005fa4:	f003 0307 	and.w	r3, r3, #7
 8005fa8:	4904      	ldr	r1, [pc, #16]	@ (8005fbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8005faa:	5ccb      	ldrb	r3, [r1, r3]
 8005fac:	f003 031f 	and.w	r3, r3, #31
 8005fb0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	bd80      	pop	{r7, pc}
 8005fb8:	58024400 	.word	0x58024400
 8005fbc:	0800b6e0 	.word	0x0800b6e0

08005fc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005fc4:	f7ff ffb6 	bl	8005f34 <HAL_RCC_GetHCLKFreq>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	4b06      	ldr	r3, [pc, #24]	@ (8005fe4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	0a1b      	lsrs	r3, r3, #8
 8005fd0:	f003 0307 	and.w	r3, r3, #7
 8005fd4:	4904      	ldr	r1, [pc, #16]	@ (8005fe8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005fd6:	5ccb      	ldrb	r3, [r1, r3]
 8005fd8:	f003 031f 	and.w	r3, r3, #31
 8005fdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	58024400 	.word	0x58024400
 8005fe8:	0800b6e0 	.word	0x0800b6e0

08005fec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ff0:	b0ca      	sub	sp, #296	@ 0x128
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005ffe:	2300      	movs	r3, #0
 8006000:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006008:	e9d3 2300 	ldrd	r2, r3, [r3]
 800600c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006010:	2500      	movs	r5, #0
 8006012:	ea54 0305 	orrs.w	r3, r4, r5
 8006016:	d049      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800601c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800601e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006022:	d02f      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006024:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006028:	d828      	bhi.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800602a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800602e:	d01a      	beq.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006030:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006034:	d822      	bhi.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006036:	2b00      	cmp	r3, #0
 8006038:	d003      	beq.n	8006042 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800603a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800603e:	d007      	beq.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006040:	e01c      	b.n	800607c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006042:	4bb8      	ldr	r3, [pc, #736]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006046:	4ab7      	ldr	r2, [pc, #732]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800604c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800604e:	e01a      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006050:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006054:	3308      	adds	r3, #8
 8006056:	2102      	movs	r1, #2
 8006058:	4618      	mov	r0, r3
 800605a:	f001 fc8f 	bl	800797c <RCCEx_PLL2_Config>
 800605e:	4603      	mov	r3, r0
 8006060:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006064:	e00f      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800606a:	3328      	adds	r3, #40	@ 0x28
 800606c:	2102      	movs	r1, #2
 800606e:	4618      	mov	r0, r3
 8006070:	f001 fd36 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006074:	4603      	mov	r3, r0
 8006076:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800607a:	e004      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006082:	e000      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006084:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006086:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800608a:	2b00      	cmp	r3, #0
 800608c:	d10a      	bne.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800608e:	4ba5      	ldr	r3, [pc, #660]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006090:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006092:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800609a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800609c:	4aa1      	ldr	r2, [pc, #644]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800609e:	430b      	orrs	r3, r1
 80060a0:	6513      	str	r3, [r2, #80]	@ 0x50
 80060a2:	e003      	b.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80060a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80060ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80060b8:	f04f 0900 	mov.w	r9, #0
 80060bc:	ea58 0309 	orrs.w	r3, r8, r9
 80060c0:	d047      	beq.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80060c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80060c8:	2b04      	cmp	r3, #4
 80060ca:	d82a      	bhi.n	8006122 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80060cc:	a201      	add	r2, pc, #4	@ (adr r2, 80060d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80060ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060d2:	bf00      	nop
 80060d4:	080060e9 	.word	0x080060e9
 80060d8:	080060f7 	.word	0x080060f7
 80060dc:	0800610d 	.word	0x0800610d
 80060e0:	0800612b 	.word	0x0800612b
 80060e4:	0800612b 	.word	0x0800612b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060e8:	4b8e      	ldr	r3, [pc, #568]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ec:	4a8d      	ldr	r2, [pc, #564]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060f4:	e01a      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060fa:	3308      	adds	r3, #8
 80060fc:	2100      	movs	r1, #0
 80060fe:	4618      	mov	r0, r3
 8006100:	f001 fc3c 	bl	800797c <RCCEx_PLL2_Config>
 8006104:	4603      	mov	r3, r0
 8006106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800610a:	e00f      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800610c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006110:	3328      	adds	r3, #40	@ 0x28
 8006112:	2100      	movs	r1, #0
 8006114:	4618      	mov	r0, r3
 8006116:	f001 fce3 	bl	8007ae0 <RCCEx_PLL3_Config>
 800611a:	4603      	mov	r3, r0
 800611c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006120:	e004      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006128:	e000      	b.n	800612c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800612a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800612c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006130:	2b00      	cmp	r3, #0
 8006132:	d10a      	bne.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006134:	4b7b      	ldr	r3, [pc, #492]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006138:	f023 0107 	bic.w	r1, r3, #7
 800613c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006142:	4a78      	ldr	r2, [pc, #480]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006144:	430b      	orrs	r3, r1
 8006146:	6513      	str	r3, [r2, #80]	@ 0x50
 8006148:	e003      	b.n	8006152 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800614a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800614e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006152:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800615e:	f04f 0b00 	mov.w	fp, #0
 8006162:	ea5a 030b 	orrs.w	r3, sl, fp
 8006166:	d04c      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006168:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800616c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800616e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006172:	d030      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006174:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006178:	d829      	bhi.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800617a:	2bc0      	cmp	r3, #192	@ 0xc0
 800617c:	d02d      	beq.n	80061da <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800617e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006180:	d825      	bhi.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006182:	2b80      	cmp	r3, #128	@ 0x80
 8006184:	d018      	beq.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006186:	2b80      	cmp	r3, #128	@ 0x80
 8006188:	d821      	bhi.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800618e:	2b40      	cmp	r3, #64	@ 0x40
 8006190:	d007      	beq.n	80061a2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006192:	e01c      	b.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006194:	4b63      	ldr	r3, [pc, #396]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006198:	4a62      	ldr	r2, [pc, #392]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800619a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800619e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80061a0:	e01c      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80061a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a6:	3308      	adds	r3, #8
 80061a8:	2100      	movs	r1, #0
 80061aa:	4618      	mov	r0, r3
 80061ac:	f001 fbe6 	bl	800797c <RCCEx_PLL2_Config>
 80061b0:	4603      	mov	r3, r0
 80061b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80061b6:	e011      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80061b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061bc:	3328      	adds	r3, #40	@ 0x28
 80061be:	2100      	movs	r1, #0
 80061c0:	4618      	mov	r0, r3
 80061c2:	f001 fc8d 	bl	8007ae0 <RCCEx_PLL3_Config>
 80061c6:	4603      	mov	r3, r0
 80061c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80061cc:	e006      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80061d4:	e002      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80061d6:	bf00      	nop
 80061d8:	e000      	b.n	80061dc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80061da:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d10a      	bne.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80061e4:	4b4f      	ldr	r3, [pc, #316]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061e8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80061ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061f2:	4a4c      	ldr	r2, [pc, #304]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061f4:	430b      	orrs	r3, r1
 80061f6:	6513      	str	r3, [r2, #80]	@ 0x50
 80061f8:	e003      	b.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800620a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800620e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006212:	2300      	movs	r3, #0
 8006214:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006218:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800621c:	460b      	mov	r3, r1
 800621e:	4313      	orrs	r3, r2
 8006220:	d053      	beq.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006226:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800622a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800622e:	d035      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006230:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006234:	d82e      	bhi.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006236:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800623a:	d031      	beq.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800623c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006240:	d828      	bhi.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006242:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006246:	d01a      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006248:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800624c:	d822      	bhi.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800624e:	2b00      	cmp	r3, #0
 8006250:	d003      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006252:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006256:	d007      	beq.n	8006268 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006258:	e01c      	b.n	8006294 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800625a:	4b32      	ldr	r3, [pc, #200]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800625c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800625e:	4a31      	ldr	r2, [pc, #196]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006260:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006264:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006266:	e01c      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626c:	3308      	adds	r3, #8
 800626e:	2100      	movs	r1, #0
 8006270:	4618      	mov	r0, r3
 8006272:	f001 fb83 	bl	800797c <RCCEx_PLL2_Config>
 8006276:	4603      	mov	r3, r0
 8006278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800627c:	e011      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800627e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006282:	3328      	adds	r3, #40	@ 0x28
 8006284:	2100      	movs	r1, #0
 8006286:	4618      	mov	r0, r3
 8006288:	f001 fc2a 	bl	8007ae0 <RCCEx_PLL3_Config>
 800628c:	4603      	mov	r3, r0
 800628e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006292:	e006      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800629a:	e002      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800629c:	bf00      	nop
 800629e:	e000      	b.n	80062a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80062a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d10b      	bne.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80062aa:	4b1e      	ldr	r3, [pc, #120]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ae:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80062b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80062ba:	4a1a      	ldr	r2, [pc, #104]	@ (8006324 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062bc:	430b      	orrs	r3, r1
 80062be:	6593      	str	r3, [r2, #88]	@ 0x58
 80062c0:	e003      	b.n	80062ca <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80062ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80062d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80062da:	2300      	movs	r3, #0
 80062dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80062e0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80062e4:	460b      	mov	r3, r1
 80062e6:	4313      	orrs	r3, r2
 80062e8:	d056      	beq.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80062ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80062f2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062f6:	d038      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80062f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062fc:	d831      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80062fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006302:	d034      	beq.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006304:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006308:	d82b      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800630a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800630e:	d01d      	beq.n	800634c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006310:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006314:	d825      	bhi.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006316:	2b00      	cmp	r3, #0
 8006318:	d006      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800631a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800631e:	d00a      	beq.n	8006336 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006320:	e01f      	b.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006322:	bf00      	nop
 8006324:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006328:	4ba2      	ldr	r3, [pc, #648]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	4aa1      	ldr	r2, [pc, #644]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800632e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006332:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006334:	e01c      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800633a:	3308      	adds	r3, #8
 800633c:	2100      	movs	r1, #0
 800633e:	4618      	mov	r0, r3
 8006340:	f001 fb1c 	bl	800797c <RCCEx_PLL2_Config>
 8006344:	4603      	mov	r3, r0
 8006346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800634a:	e011      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800634c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006350:	3328      	adds	r3, #40	@ 0x28
 8006352:	2100      	movs	r1, #0
 8006354:	4618      	mov	r0, r3
 8006356:	f001 fbc3 	bl	8007ae0 <RCCEx_PLL3_Config>
 800635a:	4603      	mov	r3, r0
 800635c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006360:	e006      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006368:	e002      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800636a:	bf00      	nop
 800636c:	e000      	b.n	8006370 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800636e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006370:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10b      	bne.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006378:	4b8e      	ldr	r3, [pc, #568]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800637a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800637c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006384:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006388:	4a8a      	ldr	r2, [pc, #552]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800638a:	430b      	orrs	r3, r1
 800638c:	6593      	str	r3, [r2, #88]	@ 0x58
 800638e:	e003      	b.n	8006398 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006390:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006394:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006398:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800639c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80063a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80063a8:	2300      	movs	r3, #0
 80063aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80063ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80063b2:	460b      	mov	r3, r1
 80063b4:	4313      	orrs	r3, r2
 80063b6:	d03a      	beq.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80063b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063be:	2b30      	cmp	r3, #48	@ 0x30
 80063c0:	d01f      	beq.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80063c2:	2b30      	cmp	r3, #48	@ 0x30
 80063c4:	d819      	bhi.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80063c6:	2b20      	cmp	r3, #32
 80063c8:	d00c      	beq.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80063ca:	2b20      	cmp	r3, #32
 80063cc:	d815      	bhi.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d019      	beq.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80063d2:	2b10      	cmp	r3, #16
 80063d4:	d111      	bne.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80063d6:	4b77      	ldr	r3, [pc, #476]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063da:	4a76      	ldr	r2, [pc, #472]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80063e2:	e011      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80063e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063e8:	3308      	adds	r3, #8
 80063ea:	2102      	movs	r1, #2
 80063ec:	4618      	mov	r0, r3
 80063ee:	f001 fac5 	bl	800797c <RCCEx_PLL2_Config>
 80063f2:	4603      	mov	r3, r0
 80063f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80063f8:	e006      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006400:	e002      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006402:	bf00      	nop
 8006404:	e000      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006406:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006408:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10a      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006410:	4b68      	ldr	r3, [pc, #416]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006412:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006414:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800641e:	4a65      	ldr	r2, [pc, #404]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006420:	430b      	orrs	r3, r1
 8006422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006424:	e003      	b.n	800642e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800642a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800642e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006436:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800643a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800643e:	2300      	movs	r3, #0
 8006440:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8006444:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006448:	460b      	mov	r3, r1
 800644a:	4313      	orrs	r3, r2
 800644c:	d051      	beq.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800644e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006452:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006454:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006458:	d035      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800645a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800645e:	d82e      	bhi.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006460:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006464:	d031      	beq.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8006466:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800646a:	d828      	bhi.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800646c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006470:	d01a      	beq.n	80064a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8006472:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006476:	d822      	bhi.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8006478:	2b00      	cmp	r3, #0
 800647a:	d003      	beq.n	8006484 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800647c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006480:	d007      	beq.n	8006492 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8006482:	e01c      	b.n	80064be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006484:	4b4b      	ldr	r3, [pc, #300]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006488:	4a4a      	ldr	r2, [pc, #296]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800648a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800648e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006490:	e01c      	b.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006496:	3308      	adds	r3, #8
 8006498:	2100      	movs	r1, #0
 800649a:	4618      	mov	r0, r3
 800649c:	f001 fa6e 	bl	800797c <RCCEx_PLL2_Config>
 80064a0:	4603      	mov	r3, r0
 80064a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064a6:	e011      	b.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80064a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ac:	3328      	adds	r3, #40	@ 0x28
 80064ae:	2100      	movs	r1, #0
 80064b0:	4618      	mov	r0, r3
 80064b2:	f001 fb15 	bl	8007ae0 <RCCEx_PLL3_Config>
 80064b6:	4603      	mov	r3, r0
 80064b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064bc:	e006      	b.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80064c4:	e002      	b.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80064c6:	bf00      	nop
 80064c8:	e000      	b.n	80064cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80064ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10a      	bne.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80064d4:	4b37      	ldr	r3, [pc, #220]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80064dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064e2:	4a34      	ldr	r2, [pc, #208]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064e4:	430b      	orrs	r3, r1
 80064e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80064e8:	e003      	b.n	80064f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80064f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80064fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006502:	2300      	movs	r3, #0
 8006504:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006508:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800650c:	460b      	mov	r3, r1
 800650e:	4313      	orrs	r3, r2
 8006510:	d056      	beq.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8006512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006516:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006518:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800651c:	d033      	beq.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800651e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006522:	d82c      	bhi.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006524:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006528:	d02f      	beq.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800652a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800652e:	d826      	bhi.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006530:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006534:	d02b      	beq.n	800658e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8006536:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800653a:	d820      	bhi.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800653c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006540:	d012      	beq.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8006542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006546:	d81a      	bhi.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006548:	2b00      	cmp	r3, #0
 800654a:	d022      	beq.n	8006592 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800654c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006550:	d115      	bne.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006556:	3308      	adds	r3, #8
 8006558:	2101      	movs	r1, #1
 800655a:	4618      	mov	r0, r3
 800655c:	f001 fa0e 	bl	800797c <RCCEx_PLL2_Config>
 8006560:	4603      	mov	r3, r0
 8006562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006566:	e015      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800656c:	3328      	adds	r3, #40	@ 0x28
 800656e:	2101      	movs	r1, #1
 8006570:	4618      	mov	r0, r3
 8006572:	f001 fab5 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006576:	4603      	mov	r3, r0
 8006578:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800657c:	e00a      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800657e:	2301      	movs	r3, #1
 8006580:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006584:	e006      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006586:	bf00      	nop
 8006588:	e004      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800658a:	bf00      	nop
 800658c:	e002      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800658e:	bf00      	nop
 8006590:	e000      	b.n	8006594 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8006592:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006594:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006598:	2b00      	cmp	r3, #0
 800659a:	d10d      	bne.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800659c:	4b05      	ldr	r3, [pc, #20]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800659e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80065a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80065aa:	4a02      	ldr	r2, [pc, #8]	@ (80065b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80065ac:	430b      	orrs	r3, r1
 80065ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80065b0:	e006      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80065b2:	bf00      	nop
 80065b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80065c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80065cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80065d0:	2300      	movs	r3, #0
 80065d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80065d6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80065da:	460b      	mov	r3, r1
 80065dc:	4313      	orrs	r3, r2
 80065de:	d055      	beq.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80065e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80065e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80065ec:	d033      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80065ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80065f2:	d82c      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80065f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065f8:	d02f      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80065fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065fe:	d826      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006600:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006604:	d02b      	beq.n	800665e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8006606:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800660a:	d820      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800660c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006610:	d012      	beq.n	8006638 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8006612:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006616:	d81a      	bhi.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006618:	2b00      	cmp	r3, #0
 800661a:	d022      	beq.n	8006662 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800661c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006620:	d115      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006626:	3308      	adds	r3, #8
 8006628:	2101      	movs	r1, #1
 800662a:	4618      	mov	r0, r3
 800662c:	f001 f9a6 	bl	800797c <RCCEx_PLL2_Config>
 8006630:	4603      	mov	r3, r0
 8006632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006636:	e015      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800663c:	3328      	adds	r3, #40	@ 0x28
 800663e:	2101      	movs	r1, #1
 8006640:	4618      	mov	r0, r3
 8006642:	f001 fa4d 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006646:	4603      	mov	r3, r0
 8006648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800664c:	e00a      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800664e:	2301      	movs	r3, #1
 8006650:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006654:	e006      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006656:	bf00      	nop
 8006658:	e004      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800665a:	bf00      	nop
 800665c:	e002      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800665e:	bf00      	nop
 8006660:	e000      	b.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8006662:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006664:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006668:	2b00      	cmp	r3, #0
 800666a:	d10b      	bne.n	8006684 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800666c:	4ba3      	ldr	r3, [pc, #652]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800666e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006670:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006674:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006678:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800667c:	4a9f      	ldr	r2, [pc, #636]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800667e:	430b      	orrs	r3, r1
 8006680:	6593      	str	r3, [r2, #88]	@ 0x58
 8006682:	e003      	b.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006684:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006688:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800668c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006694:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006698:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800669c:	2300      	movs	r3, #0
 800669e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80066a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80066a6:	460b      	mov	r3, r1
 80066a8:	4313      	orrs	r3, r2
 80066aa:	d037      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80066ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066b6:	d00e      	beq.n	80066d6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80066b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066bc:	d816      	bhi.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x700>
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d018      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80066c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066c6:	d111      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80066c8:	4b8c      	ldr	r3, [pc, #560]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066cc:	4a8b      	ldr	r2, [pc, #556]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80066d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80066d4:	e00f      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80066d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066da:	3308      	adds	r3, #8
 80066dc:	2101      	movs	r1, #1
 80066de:	4618      	mov	r0, r3
 80066e0:	f001 f94c 	bl	800797c <RCCEx_PLL2_Config>
 80066e4:	4603      	mov	r3, r0
 80066e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80066ea:	e004      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80066ec:	2301      	movs	r3, #1
 80066ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066f2:	e000      	b.n	80066f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80066f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d10a      	bne.n	8006714 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80066fe:	4b7f      	ldr	r3, [pc, #508]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006700:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006702:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006706:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800670a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800670c:	4a7b      	ldr	r2, [pc, #492]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800670e:	430b      	orrs	r3, r1
 8006710:	6513      	str	r3, [r2, #80]	@ 0x50
 8006712:	e003      	b.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006714:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006718:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800671c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006724:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006728:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800672c:	2300      	movs	r3, #0
 800672e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006732:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8006736:	460b      	mov	r3, r1
 8006738:	4313      	orrs	r3, r2
 800673a:	d039      	beq.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800673c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006742:	2b03      	cmp	r3, #3
 8006744:	d81c      	bhi.n	8006780 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8006746:	a201      	add	r2, pc, #4	@ (adr r2, 800674c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8006748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800674c:	08006789 	.word	0x08006789
 8006750:	0800675d 	.word	0x0800675d
 8006754:	0800676b 	.word	0x0800676b
 8006758:	08006789 	.word	0x08006789
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800675c:	4b67      	ldr	r3, [pc, #412]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	4a66      	ldr	r2, [pc, #408]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006762:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006766:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006768:	e00f      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800676a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800676e:	3308      	adds	r3, #8
 8006770:	2102      	movs	r1, #2
 8006772:	4618      	mov	r0, r3
 8006774:	f001 f902 	bl	800797c <RCCEx_PLL2_Config>
 8006778:	4603      	mov	r3, r0
 800677a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800677e:	e004      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006780:	2301      	movs	r3, #1
 8006782:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006786:	e000      	b.n	800678a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8006788:	bf00      	nop
    }

    if (ret == HAL_OK)
 800678a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800678e:	2b00      	cmp	r3, #0
 8006790:	d10a      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8006792:	4b5a      	ldr	r3, [pc, #360]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006796:	f023 0103 	bic.w	r1, r3, #3
 800679a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800679e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067a0:	4a56      	ldr	r2, [pc, #344]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80067a2:	430b      	orrs	r3, r1
 80067a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80067a6:	e003      	b.n	80067b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80067bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067c0:	2300      	movs	r3, #0
 80067c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80067c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80067ca:	460b      	mov	r3, r1
 80067cc:	4313      	orrs	r3, r2
 80067ce:	f000 809f 	beq.w	8006910 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a4a      	ldr	r2, [pc, #296]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80067d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067de:	f7fc f89d 	bl	800291c <HAL_GetTick>
 80067e2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067e6:	e00b      	b.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067e8:	f7fc f898 	bl	800291c <HAL_GetTick>
 80067ec:	4602      	mov	r2, r0
 80067ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	2b64      	cmp	r3, #100	@ 0x64
 80067f6:	d903      	bls.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067fe:	e005      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006800:	4b3f      	ldr	r3, [pc, #252]	@ (8006900 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006808:	2b00      	cmp	r3, #0
 800680a:	d0ed      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800680c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006810:	2b00      	cmp	r3, #0
 8006812:	d179      	bne.n	8006908 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8006814:	4b39      	ldr	r3, [pc, #228]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006816:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006820:	4053      	eors	r3, r2
 8006822:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006826:	2b00      	cmp	r3, #0
 8006828:	d015      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800682a:	4b34      	ldr	r3, [pc, #208]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800682c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006832:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006836:	4b31      	ldr	r3, [pc, #196]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006838:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800683a:	4a30      	ldr	r2, [pc, #192]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800683c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006840:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006842:	4b2e      	ldr	r3, [pc, #184]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006846:	4a2d      	ldr	r2, [pc, #180]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006848:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800684c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800684e:	4a2b      	ldr	r2, [pc, #172]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006850:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8006854:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8006856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800685a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800685e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006862:	d118      	bne.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006864:	f7fc f85a 	bl	800291c <HAL_GetTick>
 8006868:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800686c:	e00d      	b.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800686e:	f7fc f855 	bl	800291c <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006878:	1ad2      	subs	r2, r2, r3
 800687a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800687e:	429a      	cmp	r2, r3
 8006880:	d903      	bls.n	800688a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8006882:	2303      	movs	r3, #3
 8006884:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8006888:	e005      	b.n	8006896 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800688a:	4b1c      	ldr	r3, [pc, #112]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800688c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800688e:	f003 0302 	and.w	r3, r3, #2
 8006892:	2b00      	cmp	r3, #0
 8006894:	d0eb      	beq.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8006896:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800689a:	2b00      	cmp	r3, #0
 800689c:	d129      	bne.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800689e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80068a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80068ae:	d10e      	bne.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80068b0:	4b12      	ldr	r3, [pc, #72]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068b2:	691b      	ldr	r3, [r3, #16]
 80068b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80068b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80068c0:	091a      	lsrs	r2, r3, #4
 80068c2:	4b10      	ldr	r3, [pc, #64]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80068c4:	4013      	ands	r3, r2
 80068c6:	4a0d      	ldr	r2, [pc, #52]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068c8:	430b      	orrs	r3, r1
 80068ca:	6113      	str	r3, [r2, #16]
 80068cc:	e005      	b.n	80068da <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80068ce:	4b0b      	ldr	r3, [pc, #44]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	4a0a      	ldr	r2, [pc, #40]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80068d8:	6113      	str	r3, [r2, #16]
 80068da:	4b08      	ldr	r3, [pc, #32]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068dc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80068de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80068e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068ea:	4a04      	ldr	r2, [pc, #16]	@ (80068fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068ec:	430b      	orrs	r3, r1
 80068ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80068f0:	e00e      	b.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80068f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80068fa:	e009      	b.n	8006910 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80068fc:	58024400 	.word	0x58024400
 8006900:	58024800 	.word	0x58024800
 8006904:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006908:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800690c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006910:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006918:	f002 0301 	and.w	r3, r2, #1
 800691c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006920:	2300      	movs	r3, #0
 8006922:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006926:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800692a:	460b      	mov	r3, r1
 800692c:	4313      	orrs	r3, r2
 800692e:	f000 8089 	beq.w	8006a44 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8006932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006936:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006938:	2b28      	cmp	r3, #40	@ 0x28
 800693a:	d86b      	bhi.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800693c:	a201      	add	r2, pc, #4	@ (adr r2, 8006944 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800693e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006942:	bf00      	nop
 8006944:	08006a1d 	.word	0x08006a1d
 8006948:	08006a15 	.word	0x08006a15
 800694c:	08006a15 	.word	0x08006a15
 8006950:	08006a15 	.word	0x08006a15
 8006954:	08006a15 	.word	0x08006a15
 8006958:	08006a15 	.word	0x08006a15
 800695c:	08006a15 	.word	0x08006a15
 8006960:	08006a15 	.word	0x08006a15
 8006964:	080069e9 	.word	0x080069e9
 8006968:	08006a15 	.word	0x08006a15
 800696c:	08006a15 	.word	0x08006a15
 8006970:	08006a15 	.word	0x08006a15
 8006974:	08006a15 	.word	0x08006a15
 8006978:	08006a15 	.word	0x08006a15
 800697c:	08006a15 	.word	0x08006a15
 8006980:	08006a15 	.word	0x08006a15
 8006984:	080069ff 	.word	0x080069ff
 8006988:	08006a15 	.word	0x08006a15
 800698c:	08006a15 	.word	0x08006a15
 8006990:	08006a15 	.word	0x08006a15
 8006994:	08006a15 	.word	0x08006a15
 8006998:	08006a15 	.word	0x08006a15
 800699c:	08006a15 	.word	0x08006a15
 80069a0:	08006a15 	.word	0x08006a15
 80069a4:	08006a1d 	.word	0x08006a1d
 80069a8:	08006a15 	.word	0x08006a15
 80069ac:	08006a15 	.word	0x08006a15
 80069b0:	08006a15 	.word	0x08006a15
 80069b4:	08006a15 	.word	0x08006a15
 80069b8:	08006a15 	.word	0x08006a15
 80069bc:	08006a15 	.word	0x08006a15
 80069c0:	08006a15 	.word	0x08006a15
 80069c4:	08006a1d 	.word	0x08006a1d
 80069c8:	08006a15 	.word	0x08006a15
 80069cc:	08006a15 	.word	0x08006a15
 80069d0:	08006a15 	.word	0x08006a15
 80069d4:	08006a15 	.word	0x08006a15
 80069d8:	08006a15 	.word	0x08006a15
 80069dc:	08006a15 	.word	0x08006a15
 80069e0:	08006a15 	.word	0x08006a15
 80069e4:	08006a1d 	.word	0x08006a1d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80069ec:	3308      	adds	r3, #8
 80069ee:	2101      	movs	r1, #1
 80069f0:	4618      	mov	r0, r3
 80069f2:	f000 ffc3 	bl	800797c <RCCEx_PLL2_Config>
 80069f6:	4603      	mov	r3, r0
 80069f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80069fc:	e00f      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a02:	3328      	adds	r3, #40	@ 0x28
 8006a04:	2101      	movs	r1, #1
 8006a06:	4618      	mov	r0, r3
 8006a08:	f001 f86a 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006a12:	e004      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a1a:	e000      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006a1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d10a      	bne.n	8006a3c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006a26:	4bbf      	ldr	r3, [pc, #764]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a2a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006a2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a32:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a34:	4abb      	ldr	r2, [pc, #748]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a36:	430b      	orrs	r3, r1
 8006a38:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a3a:	e003      	b.n	8006a44 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a4c:	f002 0302 	and.w	r3, r2, #2
 8006a50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006a54:	2300      	movs	r3, #0
 8006a56:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006a5a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006a5e:	460b      	mov	r3, r1
 8006a60:	4313      	orrs	r3, r2
 8006a62:	d041      	beq.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006a64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006a6a:	2b05      	cmp	r3, #5
 8006a6c:	d824      	bhi.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8006a74 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a74:	08006ac1 	.word	0x08006ac1
 8006a78:	08006a8d 	.word	0x08006a8d
 8006a7c:	08006aa3 	.word	0x08006aa3
 8006a80:	08006ac1 	.word	0x08006ac1
 8006a84:	08006ac1 	.word	0x08006ac1
 8006a88:	08006ac1 	.word	0x08006ac1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a90:	3308      	adds	r3, #8
 8006a92:	2101      	movs	r1, #1
 8006a94:	4618      	mov	r0, r3
 8006a96:	f000 ff71 	bl	800797c <RCCEx_PLL2_Config>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006aa0:	e00f      	b.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aa6:	3328      	adds	r3, #40	@ 0x28
 8006aa8:	2101      	movs	r1, #1
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f001 f818 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006ab6:	e004      	b.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006abe:	e000      	b.n	8006ac2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006ac0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006ac2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d10a      	bne.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006aca:	4b96      	ldr	r3, [pc, #600]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006acc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ace:	f023 0107 	bic.w	r1, r3, #7
 8006ad2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ad8:	4a92      	ldr	r2, [pc, #584]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ada:	430b      	orrs	r3, r1
 8006adc:	6553      	str	r3, [r2, #84]	@ 0x54
 8006ade:	e003      	b.n	8006ae8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ae0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ae4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006ae8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af0:	f002 0304 	and.w	r3, r2, #4
 8006af4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006af8:	2300      	movs	r3, #0
 8006afa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006afe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4313      	orrs	r3, r2
 8006b06:	d044      	beq.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006b08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b10:	2b05      	cmp	r3, #5
 8006b12:	d825      	bhi.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006b14:	a201      	add	r2, pc, #4	@ (adr r2, 8006b1c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b1a:	bf00      	nop
 8006b1c:	08006b69 	.word	0x08006b69
 8006b20:	08006b35 	.word	0x08006b35
 8006b24:	08006b4b 	.word	0x08006b4b
 8006b28:	08006b69 	.word	0x08006b69
 8006b2c:	08006b69 	.word	0x08006b69
 8006b30:	08006b69 	.word	0x08006b69
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b38:	3308      	adds	r3, #8
 8006b3a:	2101      	movs	r1, #1
 8006b3c:	4618      	mov	r0, r3
 8006b3e:	f000 ff1d 	bl	800797c <RCCEx_PLL2_Config>
 8006b42:	4603      	mov	r3, r0
 8006b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006b48:	e00f      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b4e:	3328      	adds	r3, #40	@ 0x28
 8006b50:	2101      	movs	r1, #1
 8006b52:	4618      	mov	r0, r3
 8006b54:	f000 ffc4 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006b58:	4603      	mov	r3, r0
 8006b5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006b5e:	e004      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b66:	e000      	b.n	8006b6a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006b68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d10b      	bne.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b72:	4b6c      	ldr	r3, [pc, #432]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b76:	f023 0107 	bic.w	r1, r3, #7
 8006b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b82:	4a68      	ldr	r2, [pc, #416]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b84:	430b      	orrs	r3, r1
 8006b86:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b88:	e003      	b.n	8006b92 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b8e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b9a:	f002 0320 	and.w	r3, r2, #32
 8006b9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ba8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006bac:	460b      	mov	r3, r1
 8006bae:	4313      	orrs	r3, r2
 8006bb0:	d055      	beq.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bbe:	d033      	beq.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006bc4:	d82c      	bhi.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bca:	d02f      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006bcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd0:	d826      	bhi.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006bd2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bd6:	d02b      	beq.n	8006c30 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006bd8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006bdc:	d820      	bhi.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006bde:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006be2:	d012      	beq.n	8006c0a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006be4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006be8:	d81a      	bhi.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d022      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006bee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bf2:	d115      	bne.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bf4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bf8:	3308      	adds	r3, #8
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	f000 febd 	bl	800797c <RCCEx_PLL2_Config>
 8006c02:	4603      	mov	r3, r0
 8006c04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006c08:	e015      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c0e:	3328      	adds	r3, #40	@ 0x28
 8006c10:	2102      	movs	r1, #2
 8006c12:	4618      	mov	r0, r3
 8006c14:	f000 ff64 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006c1e:	e00a      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c26:	e006      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c28:	bf00      	nop
 8006c2a:	e004      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c2c:	bf00      	nop
 8006c2e:	e002      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c30:	bf00      	nop
 8006c32:	e000      	b.n	8006c36 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c34:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10b      	bne.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c3e:	4b39      	ldr	r3, [pc, #228]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c42:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006c46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c4e:	4a35      	ldr	r2, [pc, #212]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006c50:	430b      	orrs	r3, r1
 8006c52:	6553      	str	r3, [r2, #84]	@ 0x54
 8006c54:	e003      	b.n	8006c5e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c66:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006c6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006c6e:	2300      	movs	r3, #0
 8006c70:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006c74:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006c78:	460b      	mov	r3, r1
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	d058      	beq.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006c86:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006c8a:	d033      	beq.n	8006cf4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006c8c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006c90:	d82c      	bhi.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006c92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c96:	d02f      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c9c:	d826      	bhi.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006c9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ca2:	d02b      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006ca4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006ca8:	d820      	bhi.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006caa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cae:	d012      	beq.n	8006cd6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006cb4:	d81a      	bhi.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d022      	beq.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cbe:	d115      	bne.n	8006cec <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cc4:	3308      	adds	r3, #8
 8006cc6:	2100      	movs	r1, #0
 8006cc8:	4618      	mov	r0, r3
 8006cca:	f000 fe57 	bl	800797c <RCCEx_PLL2_Config>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006cd4:	e015      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cda:	3328      	adds	r3, #40	@ 0x28
 8006cdc:	2102      	movs	r1, #2
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f000 fefe 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006cea:	e00a      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cec:	2301      	movs	r3, #1
 8006cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006cf2:	e006      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006cf4:	bf00      	nop
 8006cf6:	e004      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006cf8:	bf00      	nop
 8006cfa:	e002      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006cfc:	bf00      	nop
 8006cfe:	e000      	b.n	8006d02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006d00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d10e      	bne.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d0a:	4b06      	ldr	r3, [pc, #24]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d0e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d1a:	4a02      	ldr	r2, [pc, #8]	@ (8006d24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006d1c:	430b      	orrs	r3, r1
 8006d1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d20:	e006      	b.n	8006d30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006d22:	bf00      	nop
 8006d24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d38:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006d3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006d40:	2300      	movs	r3, #0
 8006d42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006d46:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	4313      	orrs	r3, r2
 8006d4e:	d055      	beq.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006d58:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006d5c:	d033      	beq.n	8006dc6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006d5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006d62:	d82c      	bhi.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006d64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d68:	d02f      	beq.n	8006dca <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d6e:	d826      	bhi.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006d70:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006d74:	d02b      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006d76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006d7a:	d820      	bhi.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006d7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d80:	d012      	beq.n	8006da8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006d82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d86:	d81a      	bhi.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d022      	beq.n	8006dd2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006d8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d90:	d115      	bne.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d96:	3308      	adds	r3, #8
 8006d98:	2100      	movs	r1, #0
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f000 fdee 	bl	800797c <RCCEx_PLL2_Config>
 8006da0:	4603      	mov	r3, r0
 8006da2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006da6:	e015      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006da8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dac:	3328      	adds	r3, #40	@ 0x28
 8006dae:	2102      	movs	r1, #2
 8006db0:	4618      	mov	r0, r3
 8006db2:	f000 fe95 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006db6:	4603      	mov	r3, r0
 8006db8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006dbc:	e00a      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006dc4:	e006      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006dc6:	bf00      	nop
 8006dc8:	e004      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006dca:	bf00      	nop
 8006dcc:	e002      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006dce:	bf00      	nop
 8006dd0:	e000      	b.n	8006dd4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006dd2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dd4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d10b      	bne.n	8006df4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006ddc:	4ba1      	ldr	r3, [pc, #644]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006de0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006de8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006dec:	4a9d      	ldr	r2, [pc, #628]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006dee:	430b      	orrs	r3, r1
 8006df0:	6593      	str	r3, [r2, #88]	@ 0x58
 8006df2:	e003      	b.n	8006dfc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006df4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006df8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006dfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e04:	f002 0308 	and.w	r3, r2, #8
 8006e08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e12:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006e16:	460b      	mov	r3, r1
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	d01e      	beq.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e28:	d10c      	bne.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e2e:	3328      	adds	r3, #40	@ 0x28
 8006e30:	2102      	movs	r1, #2
 8006e32:	4618      	mov	r0, r3
 8006e34:	f000 fe54 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d002      	beq.n	8006e44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006e3e:	2301      	movs	r3, #1
 8006e40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006e44:	4b87      	ldr	r3, [pc, #540]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e48:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e54:	4a83      	ldr	r2, [pc, #524]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e56:	430b      	orrs	r3, r1
 8006e58:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e62:	f002 0310 	and.w	r3, r2, #16
 8006e66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006e70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006e74:	460b      	mov	r3, r1
 8006e76:	4313      	orrs	r3, r2
 8006e78:	d01e      	beq.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006e7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006e82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e86:	d10c      	bne.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e8c:	3328      	adds	r3, #40	@ 0x28
 8006e8e:	2102      	movs	r1, #2
 8006e90:	4618      	mov	r0, r3
 8006e92:	f000 fe25 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d002      	beq.n	8006ea2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006ea2:	4b70      	ldr	r3, [pc, #448]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006ea4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ea6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006eaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006eb2:	4a6c      	ldr	r2, [pc, #432]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006eb4:	430b      	orrs	r3, r1
 8006eb6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006ec4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006ec8:	2300      	movs	r3, #0
 8006eca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006ece:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006ed2:	460b      	mov	r3, r1
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	d03e      	beq.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006ed8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006edc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006ee0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ee4:	d022      	beq.n	8006f2c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006ee6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eea:	d81b      	bhi.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d003      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006ef4:	d00b      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006ef6:	e015      	b.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006ef8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006efc:	3308      	adds	r3, #8
 8006efe:	2100      	movs	r1, #0
 8006f00:	4618      	mov	r0, r3
 8006f02:	f000 fd3b 	bl	800797c <RCCEx_PLL2_Config>
 8006f06:	4603      	mov	r3, r0
 8006f08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006f0c:	e00f      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f12:	3328      	adds	r3, #40	@ 0x28
 8006f14:	2102      	movs	r1, #2
 8006f16:	4618      	mov	r0, r3
 8006f18:	f000 fde2 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006f1c:	4603      	mov	r3, r0
 8006f1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006f22:	e004      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f2a:	e000      	b.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006f2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10b      	bne.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f36:	4b4b      	ldr	r3, [pc, #300]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f3a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f46:	4a47      	ldr	r2, [pc, #284]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f48:	430b      	orrs	r3, r1
 8006f4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f4c:	e003      	b.n	8006f56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006f62:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006f64:	2300      	movs	r3, #0
 8006f66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006f68:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006f6c:	460b      	mov	r3, r1
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	d03b      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f7e:	d01f      	beq.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006f80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006f84:	d818      	bhi.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006f86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f8a:	d003      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006f8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f90:	d007      	beq.n	8006fa2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006f92:	e011      	b.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f94:	4b33      	ldr	r3, [pc, #204]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f98:	4a32      	ldr	r2, [pc, #200]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006fa0:	e00f      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa6:	3328      	adds	r3, #40	@ 0x28
 8006fa8:	2101      	movs	r1, #1
 8006faa:	4618      	mov	r0, r3
 8006fac:	f000 fd98 	bl	8007ae0 <RCCEx_PLL3_Config>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006fb6:	e004      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fbe:	e000      	b.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006fc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d10b      	bne.n	8006fe2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006fca:	4b26      	ldr	r3, [pc, #152]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006fcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006fce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006fd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fda:	4a22      	ldr	r2, [pc, #136]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006fdc:	430b      	orrs	r3, r1
 8006fde:	6553      	str	r3, [r2, #84]	@ 0x54
 8006fe0:	e003      	b.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fe6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006ff6:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	677b      	str	r3, [r7, #116]	@ 0x74
 8006ffc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007000:	460b      	mov	r3, r1
 8007002:	4313      	orrs	r3, r2
 8007004:	d034      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800700a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800700c:	2b00      	cmp	r3, #0
 800700e:	d003      	beq.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007014:	d007      	beq.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007016:	e011      	b.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007018:	4b12      	ldr	r3, [pc, #72]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800701a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800701c:	4a11      	ldr	r2, [pc, #68]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800701e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007022:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007024:	e00e      	b.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800702a:	3308      	adds	r3, #8
 800702c:	2102      	movs	r1, #2
 800702e:	4618      	mov	r0, r3
 8007030:	f000 fca4 	bl	800797c <RCCEx_PLL2_Config>
 8007034:	4603      	mov	r3, r0
 8007036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800703a:	e003      	b.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007042:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10d      	bne.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800704c:	4b05      	ldr	r3, [pc, #20]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800704e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007050:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800705a:	4a02      	ldr	r2, [pc, #8]	@ (8007064 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800705c:	430b      	orrs	r3, r1
 800705e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007060:	e006      	b.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007062:	bf00      	nop
 8007064:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007068:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800706c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007078:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800707c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800707e:	2300      	movs	r3, #0
 8007080:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007082:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007086:	460b      	mov	r3, r1
 8007088:	4313      	orrs	r3, r2
 800708a:	d00c      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800708c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007090:	3328      	adds	r3, #40	@ 0x28
 8007092:	2102      	movs	r1, #2
 8007094:	4618      	mov	r0, r3
 8007096:	f000 fd23 	bl	8007ae0 <RCCEx_PLL3_Config>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d002      	beq.n	80070a6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80070a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80070b2:	663b      	str	r3, [r7, #96]	@ 0x60
 80070b4:	2300      	movs	r3, #0
 80070b6:	667b      	str	r3, [r7, #100]	@ 0x64
 80070b8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80070bc:	460b      	mov	r3, r1
 80070be:	4313      	orrs	r3, r2
 80070c0:	d038      	beq.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80070c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070ce:	d018      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80070d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80070d4:	d811      	bhi.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80070d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070da:	d014      	beq.n	8007106 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80070dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070e0:	d80b      	bhi.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d011      	beq.n	800710a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80070e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ea:	d106      	bne.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070ec:	4bc3      	ldr	r3, [pc, #780]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80070ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f0:	4ac2      	ldr	r2, [pc, #776]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80070f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80070f8:	e008      	b.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070fa:	2301      	movs	r3, #1
 80070fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007100:	e004      	b.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007102:	bf00      	nop
 8007104:	e002      	b.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007106:	bf00      	nop
 8007108:	e000      	b.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800710a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800710c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10b      	bne.n	800712c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007114:	4bb9      	ldr	r3, [pc, #740]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007116:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007118:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800711c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007120:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007124:	4ab5      	ldr	r2, [pc, #724]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007126:	430b      	orrs	r3, r1
 8007128:	6553      	str	r3, [r2, #84]	@ 0x54
 800712a:	e003      	b.n	8007134 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800712c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007130:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800713c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007140:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007142:	2300      	movs	r3, #0
 8007144:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007146:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800714a:	460b      	mov	r3, r1
 800714c:	4313      	orrs	r3, r2
 800714e:	d009      	beq.n	8007164 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007150:	4baa      	ldr	r3, [pc, #680]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007154:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800715c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800715e:	4aa7      	ldr	r2, [pc, #668]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007160:	430b      	orrs	r3, r1
 8007162:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007164:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007170:	653b      	str	r3, [r7, #80]	@ 0x50
 8007172:	2300      	movs	r3, #0
 8007174:	657b      	str	r3, [r7, #84]	@ 0x54
 8007176:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800717a:	460b      	mov	r3, r1
 800717c:	4313      	orrs	r3, r2
 800717e:	d00a      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007180:	4b9e      	ldr	r3, [pc, #632]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007190:	4a9a      	ldr	r2, [pc, #616]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007192:	430b      	orrs	r3, r1
 8007194:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800719a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80071a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80071a4:	2300      	movs	r3, #0
 80071a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80071a8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80071ac:	460b      	mov	r3, r1
 80071ae:	4313      	orrs	r3, r2
 80071b0:	d009      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80071b2:	4b92      	ldr	r3, [pc, #584]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80071ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071c0:	4a8e      	ldr	r2, [pc, #568]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071c2:	430b      	orrs	r3, r1
 80071c4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80071c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ce:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80071d2:	643b      	str	r3, [r7, #64]	@ 0x40
 80071d4:	2300      	movs	r3, #0
 80071d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80071d8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80071dc:	460b      	mov	r3, r1
 80071de:	4313      	orrs	r3, r2
 80071e0:	d00e      	beq.n	8007200 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80071e2:	4b86      	ldr	r3, [pc, #536]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	4a85      	ldr	r2, [pc, #532]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071e8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80071ec:	6113      	str	r3, [r2, #16]
 80071ee:	4b83      	ldr	r3, [pc, #524]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071f0:	6919      	ldr	r1, [r3, #16]
 80071f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80071fa:	4a80      	ldr	r2, [pc, #512]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071fc:	430b      	orrs	r3, r1
 80071fe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007200:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007208:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800720c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800720e:	2300      	movs	r3, #0
 8007210:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007212:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007216:	460b      	mov	r3, r1
 8007218:	4313      	orrs	r3, r2
 800721a:	d009      	beq.n	8007230 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800721c:	4b77      	ldr	r3, [pc, #476]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800721e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007220:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007224:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007228:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800722a:	4a74      	ldr	r2, [pc, #464]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800722c:	430b      	orrs	r3, r1
 800722e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007238:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800723c:	633b      	str	r3, [r7, #48]	@ 0x30
 800723e:	2300      	movs	r3, #0
 8007240:	637b      	str	r3, [r7, #52]	@ 0x34
 8007242:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007246:	460b      	mov	r3, r1
 8007248:	4313      	orrs	r3, r2
 800724a:	d00a      	beq.n	8007262 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800724c:	4b6b      	ldr	r3, [pc, #428]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800724e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007250:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007258:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800725c:	4a67      	ldr	r2, [pc, #412]	@ (80073fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800725e:	430b      	orrs	r3, r1
 8007260:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726a:	2100      	movs	r1, #0
 800726c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007274:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007278:	460b      	mov	r3, r1
 800727a:	4313      	orrs	r3, r2
 800727c:	d011      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800727e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007282:	3308      	adds	r3, #8
 8007284:	2100      	movs	r1, #0
 8007286:	4618      	mov	r0, r3
 8007288:	f000 fb78 	bl	800797c <RCCEx_PLL2_Config>
 800728c:	4603      	mov	r3, r0
 800728e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007292:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007296:	2b00      	cmp	r3, #0
 8007298:	d003      	beq.n	80072a2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800729a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800729e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80072a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072aa:	2100      	movs	r1, #0
 80072ac:	6239      	str	r1, [r7, #32]
 80072ae:	f003 0302 	and.w	r3, r3, #2
 80072b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80072b4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80072b8:	460b      	mov	r3, r1
 80072ba:	4313      	orrs	r3, r2
 80072bc:	d011      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c2:	3308      	adds	r3, #8
 80072c4:	2101      	movs	r1, #1
 80072c6:	4618      	mov	r0, r3
 80072c8:	f000 fb58 	bl	800797c <RCCEx_PLL2_Config>
 80072cc:	4603      	mov	r3, r0
 80072ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80072d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d003      	beq.n	80072e2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80072e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ea:	2100      	movs	r1, #0
 80072ec:	61b9      	str	r1, [r7, #24]
 80072ee:	f003 0304 	and.w	r3, r3, #4
 80072f2:	61fb      	str	r3, [r7, #28]
 80072f4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80072f8:	460b      	mov	r3, r1
 80072fa:	4313      	orrs	r3, r2
 80072fc:	d011      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80072fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007302:	3308      	adds	r3, #8
 8007304:	2102      	movs	r1, #2
 8007306:	4618      	mov	r0, r3
 8007308:	f000 fb38 	bl	800797c <RCCEx_PLL2_Config>
 800730c:	4603      	mov	r3, r0
 800730e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800731e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732a:	2100      	movs	r1, #0
 800732c:	6139      	str	r1, [r7, #16]
 800732e:	f003 0308 	and.w	r3, r3, #8
 8007332:	617b      	str	r3, [r7, #20]
 8007334:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007338:	460b      	mov	r3, r1
 800733a:	4313      	orrs	r3, r2
 800733c:	d011      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800733e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007342:	3328      	adds	r3, #40	@ 0x28
 8007344:	2100      	movs	r1, #0
 8007346:	4618      	mov	r0, r3
 8007348:	f000 fbca 	bl	8007ae0 <RCCEx_PLL3_Config>
 800734c:	4603      	mov	r3, r0
 800734e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007352:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007356:	2b00      	cmp	r3, #0
 8007358:	d003      	beq.n	8007362 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800735a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800735e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007362:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736a:	2100      	movs	r1, #0
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	f003 0310 	and.w	r3, r3, #16
 8007372:	60fb      	str	r3, [r7, #12]
 8007374:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007378:	460b      	mov	r3, r1
 800737a:	4313      	orrs	r3, r2
 800737c:	d011      	beq.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800737e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007382:	3328      	adds	r3, #40	@ 0x28
 8007384:	2101      	movs	r1, #1
 8007386:	4618      	mov	r0, r3
 8007388:	f000 fbaa 	bl	8007ae0 <RCCEx_PLL3_Config>
 800738c:	4603      	mov	r3, r0
 800738e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007392:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800739a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800739e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80073a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073aa:	2100      	movs	r1, #0
 80073ac:	6039      	str	r1, [r7, #0]
 80073ae:	f003 0320 	and.w	r3, r3, #32
 80073b2:	607b      	str	r3, [r7, #4]
 80073b4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80073b8:	460b      	mov	r3, r1
 80073ba:	4313      	orrs	r3, r2
 80073bc:	d011      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80073be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073c2:	3328      	adds	r3, #40	@ 0x28
 80073c4:	2102      	movs	r1, #2
 80073c6:	4618      	mov	r0, r3
 80073c8:	f000 fb8a 	bl	8007ae0 <RCCEx_PLL3_Config>
 80073cc:	4603      	mov	r3, r0
 80073ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80073d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d003      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80073e2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d101      	bne.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	e000      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80073ee:	2301      	movs	r3, #1
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80073f6:	46bd      	mov	sp, r7
 80073f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80073fc:	58024400 	.word	0x58024400

08007400 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007404:	f7fe fd96 	bl	8005f34 <HAL_RCC_GetHCLKFreq>
 8007408:	4602      	mov	r2, r0
 800740a:	4b06      	ldr	r3, [pc, #24]	@ (8007424 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	091b      	lsrs	r3, r3, #4
 8007410:	f003 0307 	and.w	r3, r3, #7
 8007414:	4904      	ldr	r1, [pc, #16]	@ (8007428 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007416:	5ccb      	ldrb	r3, [r1, r3]
 8007418:	f003 031f 	and.w	r3, r3, #31
 800741c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007420:	4618      	mov	r0, r3
 8007422:	bd80      	pop	{r7, pc}
 8007424:	58024400 	.word	0x58024400
 8007428:	0800b6e0 	.word	0x0800b6e0

0800742c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800742c:	b480      	push	{r7}
 800742e:	b089      	sub	sp, #36	@ 0x24
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007434:	4ba1      	ldr	r3, [pc, #644]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007438:	f003 0303 	and.w	r3, r3, #3
 800743c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800743e:	4b9f      	ldr	r3, [pc, #636]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007442:	0b1b      	lsrs	r3, r3, #12
 8007444:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007448:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800744a:	4b9c      	ldr	r3, [pc, #624]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800744c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800744e:	091b      	lsrs	r3, r3, #4
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007456:	4b99      	ldr	r3, [pc, #612]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007458:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800745a:	08db      	lsrs	r3, r3, #3
 800745c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007460:	693a      	ldr	r2, [r7, #16]
 8007462:	fb02 f303 	mul.w	r3, r2, r3
 8007466:	ee07 3a90 	vmov	s15, r3
 800746a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800746e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8007472:	697b      	ldr	r3, [r7, #20]
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 8111 	beq.w	800769c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800747a:	69bb      	ldr	r3, [r7, #24]
 800747c:	2b02      	cmp	r3, #2
 800747e:	f000 8083 	beq.w	8007588 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	2b02      	cmp	r3, #2
 8007486:	f200 80a1 	bhi.w	80075cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d003      	beq.n	8007498 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d056      	beq.n	8007544 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8007496:	e099      	b.n	80075cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007498:	4b88      	ldr	r3, [pc, #544]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f003 0320 	and.w	r3, r3, #32
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d02d      	beq.n	8007500 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80074a4:	4b85      	ldr	r3, [pc, #532]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	08db      	lsrs	r3, r3, #3
 80074aa:	f003 0303 	and.w	r3, r3, #3
 80074ae:	4a84      	ldr	r2, [pc, #528]	@ (80076c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80074b0:	fa22 f303 	lsr.w	r3, r2, r3
 80074b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	ee07 3a90 	vmov	s15, r3
 80074bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	ee07 3a90 	vmov	s15, r3
 80074c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074ce:	4b7b      	ldr	r3, [pc, #492]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074d6:	ee07 3a90 	vmov	s15, r3
 80074da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074de:	ed97 6a03 	vldr	s12, [r7, #12]
 80074e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80076c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80074e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80074fe:	e087      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	ee07 3a90 	vmov	s15, r3
 8007506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800750a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80076c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800750e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007512:	4b6a      	ldr	r3, [pc, #424]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007514:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007516:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800751a:	ee07 3a90 	vmov	s15, r3
 800751e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007522:	ed97 6a03 	vldr	s12, [r7, #12]
 8007526:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80076c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800752a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800752e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007532:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007536:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800753a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800753e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007542:	e065      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007544:	697b      	ldr	r3, [r7, #20]
 8007546:	ee07 3a90 	vmov	s15, r3
 800754a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800754e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80076cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007552:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007556:	4b59      	ldr	r3, [pc, #356]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800755a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800755e:	ee07 3a90 	vmov	s15, r3
 8007562:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007566:	ed97 6a03 	vldr	s12, [r7, #12]
 800756a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80076c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800756e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007572:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007576:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800757a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800757e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007582:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007586:	e043      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007588:	697b      	ldr	r3, [r7, #20]
 800758a:	ee07 3a90 	vmov	s15, r3
 800758e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007592:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80076d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8007596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800759a:	4b48      	ldr	r3, [pc, #288]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800759c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075a2:	ee07 3a90 	vmov	s15, r3
 80075a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80075ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80076c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075ca:	e021      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	ee07 3a90 	vmov	s15, r3
 80075d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80076cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80075da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075de:	4b37      	ldr	r3, [pc, #220]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075e6:	ee07 3a90 	vmov	s15, r3
 80075ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80075f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80076c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800760a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800760e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007610:	4b2a      	ldr	r3, [pc, #168]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007614:	0a5b      	lsrs	r3, r3, #9
 8007616:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800761a:	ee07 3a90 	vmov	s15, r3
 800761e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007622:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007626:	ee37 7a87 	vadd.f32	s14, s15, s14
 800762a:	edd7 6a07 	vldr	s13, [r7, #28]
 800762e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007632:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007636:	ee17 2a90 	vmov	r2, s15
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800763e:	4b1f      	ldr	r3, [pc, #124]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007642:	0c1b      	lsrs	r3, r3, #16
 8007644:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007648:	ee07 3a90 	vmov	s15, r3
 800764c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007650:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007654:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007658:	edd7 6a07 	vldr	s13, [r7, #28]
 800765c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007660:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007664:	ee17 2a90 	vmov	r2, s15
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800766c:	4b13      	ldr	r3, [pc, #76]	@ (80076bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800766e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007670:	0e1b      	lsrs	r3, r3, #24
 8007672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007676:	ee07 3a90 	vmov	s15, r3
 800767a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800767e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007682:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007686:	edd7 6a07 	vldr	s13, [r7, #28]
 800768a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800768e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007692:	ee17 2a90 	vmov	r2, s15
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800769a:	e008      	b.n	80076ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2200      	movs	r2, #0
 80076a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	609a      	str	r2, [r3, #8]
}
 80076ae:	bf00      	nop
 80076b0:	3724      	adds	r7, #36	@ 0x24
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr
 80076ba:	bf00      	nop
 80076bc:	58024400 	.word	0x58024400
 80076c0:	03d09000 	.word	0x03d09000
 80076c4:	46000000 	.word	0x46000000
 80076c8:	4c742400 	.word	0x4c742400
 80076cc:	4a742400 	.word	0x4a742400
 80076d0:	4bb71b00 	.word	0x4bb71b00

080076d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b089      	sub	sp, #36	@ 0x24
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076dc:	4ba1      	ldr	r3, [pc, #644]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e0:	f003 0303 	and.w	r3, r3, #3
 80076e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80076e6:	4b9f      	ldr	r3, [pc, #636]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ea:	0d1b      	lsrs	r3, r3, #20
 80076ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80076f2:	4b9c      	ldr	r3, [pc, #624]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076f6:	0a1b      	lsrs	r3, r3, #8
 80076f8:	f003 0301 	and.w	r3, r3, #1
 80076fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80076fe:	4b99      	ldr	r3, [pc, #612]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007702:	08db      	lsrs	r3, r3, #3
 8007704:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007708:	693a      	ldr	r2, [r7, #16]
 800770a:	fb02 f303 	mul.w	r3, r2, r3
 800770e:	ee07 3a90 	vmov	s15, r3
 8007712:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007716:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800771a:	697b      	ldr	r3, [r7, #20]
 800771c:	2b00      	cmp	r3, #0
 800771e:	f000 8111 	beq.w	8007944 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007722:	69bb      	ldr	r3, [r7, #24]
 8007724:	2b02      	cmp	r3, #2
 8007726:	f000 8083 	beq.w	8007830 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800772a:	69bb      	ldr	r3, [r7, #24]
 800772c:	2b02      	cmp	r3, #2
 800772e:	f200 80a1 	bhi.w	8007874 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007732:	69bb      	ldr	r3, [r7, #24]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d003      	beq.n	8007740 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	2b01      	cmp	r3, #1
 800773c:	d056      	beq.n	80077ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800773e:	e099      	b.n	8007874 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007740:	4b88      	ldr	r3, [pc, #544]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f003 0320 	and.w	r3, r3, #32
 8007748:	2b00      	cmp	r3, #0
 800774a:	d02d      	beq.n	80077a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800774c:	4b85      	ldr	r3, [pc, #532]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	08db      	lsrs	r3, r3, #3
 8007752:	f003 0303 	and.w	r3, r3, #3
 8007756:	4a84      	ldr	r2, [pc, #528]	@ (8007968 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007758:	fa22 f303 	lsr.w	r3, r2, r3
 800775c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	ee07 3a90 	vmov	s15, r3
 8007764:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	ee07 3a90 	vmov	s15, r3
 800776e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007772:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007776:	4b7b      	ldr	r3, [pc, #492]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800777a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800777e:	ee07 3a90 	vmov	s15, r3
 8007782:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007786:	ed97 6a03 	vldr	s12, [r7, #12]
 800778a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800796c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800778e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007792:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007796:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800779a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800779e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80077a6:	e087      	b.n	80078b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80077a8:	697b      	ldr	r3, [r7, #20]
 80077aa:	ee07 3a90 	vmov	s15, r3
 80077ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007970 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80077b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077ba:	4b6a      	ldr	r3, [pc, #424]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077c2:	ee07 3a90 	vmov	s15, r3
 80077c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80077ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800796c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077ea:	e065      	b.n	80078b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80077ec:	697b      	ldr	r3, [r7, #20]
 80077ee:	ee07 3a90 	vmov	s15, r3
 80077f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007974 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80077fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077fe:	4b59      	ldr	r3, [pc, #356]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007806:	ee07 3a90 	vmov	s15, r3
 800780a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800780e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007812:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800796c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007816:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800781a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800781e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007822:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800782a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800782e:	e043      	b.n	80078b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	ee07 3a90 	vmov	s15, r3
 8007836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800783a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007978 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800783e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007842:	4b48      	ldr	r3, [pc, #288]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007846:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007852:	ed97 6a03 	vldr	s12, [r7, #12]
 8007856:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800796c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800785a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800785e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007862:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007866:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800786a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800786e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007872:	e021      	b.n	80078b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800787e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007974 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007882:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007886:	4b37      	ldr	r3, [pc, #220]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800788a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800788e:	ee07 3a90 	vmov	s15, r3
 8007892:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007896:	ed97 6a03 	vldr	s12, [r7, #12]
 800789a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800796c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800789e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80078b8:	4b2a      	ldr	r3, [pc, #168]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078bc:	0a5b      	lsrs	r3, r3, #9
 80078be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078c2:	ee07 3a90 	vmov	s15, r3
 80078c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80078d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078de:	ee17 2a90 	vmov	r2, s15
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80078e6:	4b1f      	ldr	r3, [pc, #124]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ea:	0c1b      	lsrs	r3, r3, #16
 80078ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078f0:	ee07 3a90 	vmov	s15, r3
 80078f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007900:	edd7 6a07 	vldr	s13, [r7, #28]
 8007904:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007908:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800790c:	ee17 2a90 	vmov	r2, s15
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007914:	4b13      	ldr	r3, [pc, #76]	@ (8007964 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007916:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007918:	0e1b      	lsrs	r3, r3, #24
 800791a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800791e:	ee07 3a90 	vmov	s15, r3
 8007922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007926:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800792a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800792e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007936:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800793a:	ee17 2a90 	vmov	r2, s15
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007942:	e008      	b.n	8007956 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	609a      	str	r2, [r3, #8]
}
 8007956:	bf00      	nop
 8007958:	3724      	adds	r7, #36	@ 0x24
 800795a:	46bd      	mov	sp, r7
 800795c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007960:	4770      	bx	lr
 8007962:	bf00      	nop
 8007964:	58024400 	.word	0x58024400
 8007968:	03d09000 	.word	0x03d09000
 800796c:	46000000 	.word	0x46000000
 8007970:	4c742400 	.word	0x4c742400
 8007974:	4a742400 	.word	0x4a742400
 8007978:	4bb71b00 	.word	0x4bb71b00

0800797c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007986:	2300      	movs	r3, #0
 8007988:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800798a:	4b53      	ldr	r3, [pc, #332]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 800798c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800798e:	f003 0303 	and.w	r3, r3, #3
 8007992:	2b03      	cmp	r3, #3
 8007994:	d101      	bne.n	800799a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8007996:	2301      	movs	r3, #1
 8007998:	e099      	b.n	8007ace <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800799a:	4b4f      	ldr	r3, [pc, #316]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a4e      	ldr	r2, [pc, #312]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 80079a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80079a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079a6:	f7fa ffb9 	bl	800291c <HAL_GetTick>
 80079aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079ac:	e008      	b.n	80079c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80079ae:	f7fa ffb5 	bl	800291c <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	d901      	bls.n	80079c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80079bc:	2303      	movs	r3, #3
 80079be:	e086      	b.n	8007ace <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079c0:	4b45      	ldr	r3, [pc, #276]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1f0      	bne.n	80079ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80079cc:	4b42      	ldr	r3, [pc, #264]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 80079ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	031b      	lsls	r3, r3, #12
 80079da:	493f      	ldr	r1, [pc, #252]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 80079dc:	4313      	orrs	r3, r2
 80079de:	628b      	str	r3, [r1, #40]	@ 0x28
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	3b01      	subs	r3, #1
 80079e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	3b01      	subs	r3, #1
 80079f0:	025b      	lsls	r3, r3, #9
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	431a      	orrs	r2, r3
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	68db      	ldr	r3, [r3, #12]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	041b      	lsls	r3, r3, #16
 80079fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007a02:	431a      	orrs	r2, r3
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	061b      	lsls	r3, r3, #24
 8007a0c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007a10:	4931      	ldr	r1, [pc, #196]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007a16:	4b30      	ldr	r3, [pc, #192]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	492d      	ldr	r1, [pc, #180]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a24:	4313      	orrs	r3, r2
 8007a26:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007a28:	4b2b      	ldr	r3, [pc, #172]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a2c:	f023 0220 	bic.w	r2, r3, #32
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	4928      	ldr	r1, [pc, #160]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a36:	4313      	orrs	r3, r2
 8007a38:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a3a:	4b27      	ldr	r3, [pc, #156]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a3e:	4a26      	ldr	r2, [pc, #152]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a40:	f023 0310 	bic.w	r3, r3, #16
 8007a44:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a46:	4b24      	ldr	r3, [pc, #144]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a48:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a4a:	4b24      	ldr	r3, [pc, #144]	@ (8007adc <RCCEx_PLL2_Config+0x160>)
 8007a4c:	4013      	ands	r3, r2
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	69d2      	ldr	r2, [r2, #28]
 8007a52:	00d2      	lsls	r2, r2, #3
 8007a54:	4920      	ldr	r1, [pc, #128]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a56:	4313      	orrs	r3, r2
 8007a58:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a5a:	4b1f      	ldr	r3, [pc, #124]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a60:	f043 0310 	orr.w	r3, r3, #16
 8007a64:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d106      	bne.n	8007a7a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a70:	4a19      	ldr	r2, [pc, #100]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a72:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a76:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a78:	e00f      	b.n	8007a9a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d106      	bne.n	8007a8e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a80:	4b15      	ldr	r3, [pc, #84]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a84:	4a14      	ldr	r2, [pc, #80]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a8a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a8c:	e005      	b.n	8007a9a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a8e:	4b12      	ldr	r3, [pc, #72]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a92:	4a11      	ldr	r2, [pc, #68]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a98:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a0e      	ldr	r2, [pc, #56]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007aa0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007aa4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007aa6:	f7fa ff39 	bl	800291c <HAL_GetTick>
 8007aaa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007aac:	e008      	b.n	8007ac0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007aae:	f7fa ff35 	bl	800291c <HAL_GetTick>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	1ad3      	subs	r3, r2, r3
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d901      	bls.n	8007ac0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007abc:	2303      	movs	r3, #3
 8007abe:	e006      	b.n	8007ace <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ac0:	4b05      	ldr	r3, [pc, #20]	@ (8007ad8 <RCCEx_PLL2_Config+0x15c>)
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d0f0      	beq.n	8007aae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	58024400 	.word	0x58024400
 8007adc:	ffff0007 	.word	0xffff0007

08007ae0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007aea:	2300      	movs	r3, #0
 8007aec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007aee:	4b53      	ldr	r3, [pc, #332]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af2:	f003 0303 	and.w	r3, r3, #3
 8007af6:	2b03      	cmp	r3, #3
 8007af8:	d101      	bne.n	8007afe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e099      	b.n	8007c32 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007afe:	4b4f      	ldr	r3, [pc, #316]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a4e      	ldr	r2, [pc, #312]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b04:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b0a:	f7fa ff07 	bl	800291c <HAL_GetTick>
 8007b0e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b10:	e008      	b.n	8007b24 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007b12:	f7fa ff03 	bl	800291c <HAL_GetTick>
 8007b16:	4602      	mov	r2, r0
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	1ad3      	subs	r3, r2, r3
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d901      	bls.n	8007b24 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e086      	b.n	8007c32 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b24:	4b45      	ldr	r3, [pc, #276]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d1f0      	bne.n	8007b12 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b30:	4b42      	ldr	r3, [pc, #264]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b34:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	051b      	lsls	r3, r3, #20
 8007b3e:	493f      	ldr	r1, [pc, #252]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b40:	4313      	orrs	r3, r2
 8007b42:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	3b01      	subs	r3, #1
 8007b4a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	3b01      	subs	r3, #1
 8007b54:	025b      	lsls	r3, r3, #9
 8007b56:	b29b      	uxth	r3, r3
 8007b58:	431a      	orrs	r2, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	3b01      	subs	r3, #1
 8007b60:	041b      	lsls	r3, r3, #16
 8007b62:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b66:	431a      	orrs	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	061b      	lsls	r3, r3, #24
 8007b70:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b74:	4931      	ldr	r1, [pc, #196]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b76:	4313      	orrs	r3, r2
 8007b78:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b7a:	4b30      	ldr	r3, [pc, #192]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b7e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	695b      	ldr	r3, [r3, #20]
 8007b86:	492d      	ldr	r1, [pc, #180]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b8c:	4b2b      	ldr	r3, [pc, #172]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b90:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	699b      	ldr	r3, [r3, #24]
 8007b98:	4928      	ldr	r1, [pc, #160]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007b9e:	4b27      	ldr	r3, [pc, #156]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba2:	4a26      	ldr	r2, [pc, #152]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007baa:	4b24      	ldr	r3, [pc, #144]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bae:	4b24      	ldr	r3, [pc, #144]	@ (8007c40 <RCCEx_PLL3_Config+0x160>)
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	69d2      	ldr	r2, [r2, #28]
 8007bb6:	00d2      	lsls	r2, r2, #3
 8007bb8:	4920      	ldr	r1, [pc, #128]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bba:	4313      	orrs	r3, r2
 8007bbc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007bbe:	4b1f      	ldr	r3, [pc, #124]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc2:	4a1e      	ldr	r2, [pc, #120]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bc8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d106      	bne.n	8007bde <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007bd0:	4b1a      	ldr	r3, [pc, #104]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd4:	4a19      	ldr	r2, [pc, #100]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bd6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007bda:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bdc:	e00f      	b.n	8007bfe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007bde:	683b      	ldr	r3, [r7, #0]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d106      	bne.n	8007bf2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007be4:	4b15      	ldr	r3, [pc, #84]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be8:	4a14      	ldr	r2, [pc, #80]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bf0:	e005      	b.n	8007bfe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bf2:	4b12      	ldr	r3, [pc, #72]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf6:	4a11      	ldr	r2, [pc, #68]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007bf8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bfc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4a0e      	ldr	r2, [pc, #56]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c0a:	f7fa fe87 	bl	800291c <HAL_GetTick>
 8007c0e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c10:	e008      	b.n	8007c24 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c12:	f7fa fe83 	bl	800291c <HAL_GetTick>
 8007c16:	4602      	mov	r2, r0
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	1ad3      	subs	r3, r2, r3
 8007c1c:	2b02      	cmp	r3, #2
 8007c1e:	d901      	bls.n	8007c24 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e006      	b.n	8007c32 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c24:	4b05      	ldr	r3, [pc, #20]	@ (8007c3c <RCCEx_PLL3_Config+0x15c>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d0f0      	beq.n	8007c12 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
 8007c3a:	bf00      	nop
 8007c3c:	58024400 	.word	0x58024400
 8007c40:	ffff0007 	.word	0xffff0007

08007c44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b082      	sub	sp, #8
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d101      	bne.n	8007c56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e049      	b.n	8007cea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c5c:	b2db      	uxtb	r3, r3
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d106      	bne.n	8007c70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2200      	movs	r2, #0
 8007c66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f7fa f8aa 	bl	8001dc4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2202      	movs	r2, #2
 8007c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	3304      	adds	r3, #4
 8007c80:	4619      	mov	r1, r3
 8007c82:	4610      	mov	r0, r2
 8007c84:	f000 fd50 	bl	8008728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007ce8:	2300      	movs	r3, #0
}
 8007cea:	4618      	mov	r0, r3
 8007cec:	3708      	adds	r7, #8
 8007cee:	46bd      	mov	sp, r7
 8007cf0:	bd80      	pop	{r7, pc}
	...

08007cf4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b085      	sub	sp, #20
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d001      	beq.n	8007d0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e054      	b.n	8007db6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2202      	movs	r2, #2
 8007d10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	68da      	ldr	r2, [r3, #12]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f042 0201 	orr.w	r2, r2, #1
 8007d22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a26      	ldr	r2, [pc, #152]	@ (8007dc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d022      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d36:	d01d      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a22      	ldr	r2, [pc, #136]	@ (8007dc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d018      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a21      	ldr	r2, [pc, #132]	@ (8007dcc <HAL_TIM_Base_Start_IT+0xd8>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d013      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a1f      	ldr	r2, [pc, #124]	@ (8007dd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d00e      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a1e      	ldr	r2, [pc, #120]	@ (8007dd4 <HAL_TIM_Base_Start_IT+0xe0>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d009      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a1c      	ldr	r2, [pc, #112]	@ (8007dd8 <HAL_TIM_Base_Start_IT+0xe4>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d004      	beq.n	8007d74 <HAL_TIM_Base_Start_IT+0x80>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a1b      	ldr	r2, [pc, #108]	@ (8007ddc <HAL_TIM_Base_Start_IT+0xe8>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d115      	bne.n	8007da0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	689a      	ldr	r2, [r3, #8]
 8007d7a:	4b19      	ldr	r3, [pc, #100]	@ (8007de0 <HAL_TIM_Base_Start_IT+0xec>)
 8007d7c:	4013      	ands	r3, r2
 8007d7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2b06      	cmp	r3, #6
 8007d84:	d015      	beq.n	8007db2 <HAL_TIM_Base_Start_IT+0xbe>
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d8c:	d011      	beq.n	8007db2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f042 0201 	orr.w	r2, r2, #1
 8007d9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d9e:	e008      	b.n	8007db2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	681a      	ldr	r2, [r3, #0]
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	f042 0201 	orr.w	r2, r2, #1
 8007dae:	601a      	str	r2, [r3, #0]
 8007db0:	e000      	b.n	8007db4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007db2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3714      	adds	r7, #20
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	40010000 	.word	0x40010000
 8007dc8:	40000400 	.word	0x40000400
 8007dcc:	40000800 	.word	0x40000800
 8007dd0:	40000c00 	.word	0x40000c00
 8007dd4:	40010400 	.word	0x40010400
 8007dd8:	40001800 	.word	0x40001800
 8007ddc:	40014000 	.word	0x40014000
 8007de0:	00010007 	.word	0x00010007

08007de4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b082      	sub	sp, #8
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d101      	bne.n	8007df6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007df2:	2301      	movs	r3, #1
 8007df4:	e049      	b.n	8007e8a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007dfc:	b2db      	uxtb	r3, r3
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d106      	bne.n	8007e10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f7fa f8dc 	bl	8001fc8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	3304      	adds	r3, #4
 8007e20:	4619      	mov	r1, r3
 8007e22:	4610      	mov	r0, r2
 8007e24:	f000 fc80 	bl	8008728 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2201      	movs	r2, #1
 8007e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2201      	movs	r2, #1
 8007e3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2201      	movs	r2, #1
 8007e44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2201      	movs	r2, #1
 8007e64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	3708      	adds	r7, #8
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	bd80      	pop	{r7, pc}
	...

08007e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d109      	bne.n	8007eb8 <HAL_TIM_PWM_Start+0x24>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	bf14      	ite	ne
 8007eb0:	2301      	movne	r3, #1
 8007eb2:	2300      	moveq	r3, #0
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	e03c      	b.n	8007f32 <HAL_TIM_PWM_Start+0x9e>
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	2b04      	cmp	r3, #4
 8007ebc:	d109      	bne.n	8007ed2 <HAL_TIM_PWM_Start+0x3e>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007ec4:	b2db      	uxtb	r3, r3
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	bf14      	ite	ne
 8007eca:	2301      	movne	r3, #1
 8007ecc:	2300      	moveq	r3, #0
 8007ece:	b2db      	uxtb	r3, r3
 8007ed0:	e02f      	b.n	8007f32 <HAL_TIM_PWM_Start+0x9e>
 8007ed2:	683b      	ldr	r3, [r7, #0]
 8007ed4:	2b08      	cmp	r3, #8
 8007ed6:	d109      	bne.n	8007eec <HAL_TIM_PWM_Start+0x58>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007ede:	b2db      	uxtb	r3, r3
 8007ee0:	2b01      	cmp	r3, #1
 8007ee2:	bf14      	ite	ne
 8007ee4:	2301      	movne	r3, #1
 8007ee6:	2300      	moveq	r3, #0
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	e022      	b.n	8007f32 <HAL_TIM_PWM_Start+0x9e>
 8007eec:	683b      	ldr	r3, [r7, #0]
 8007eee:	2b0c      	cmp	r3, #12
 8007ef0:	d109      	bne.n	8007f06 <HAL_TIM_PWM_Start+0x72>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	2b01      	cmp	r3, #1
 8007efc:	bf14      	ite	ne
 8007efe:	2301      	movne	r3, #1
 8007f00:	2300      	moveq	r3, #0
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	e015      	b.n	8007f32 <HAL_TIM_PWM_Start+0x9e>
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	2b10      	cmp	r3, #16
 8007f0a:	d109      	bne.n	8007f20 <HAL_TIM_PWM_Start+0x8c>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	bf14      	ite	ne
 8007f18:	2301      	movne	r3, #1
 8007f1a:	2300      	moveq	r3, #0
 8007f1c:	b2db      	uxtb	r3, r3
 8007f1e:	e008      	b.n	8007f32 <HAL_TIM_PWM_Start+0x9e>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	bf14      	ite	ne
 8007f2c:	2301      	movne	r3, #1
 8007f2e:	2300      	moveq	r3, #0
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d001      	beq.n	8007f3a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007f36:	2301      	movs	r3, #1
 8007f38:	e0a1      	b.n	800807e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d104      	bne.n	8007f4a <HAL_TIM_PWM_Start+0xb6>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2202      	movs	r2, #2
 8007f44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007f48:	e023      	b.n	8007f92 <HAL_TIM_PWM_Start+0xfe>
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	2b04      	cmp	r3, #4
 8007f4e:	d104      	bne.n	8007f5a <HAL_TIM_PWM_Start+0xc6>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2202      	movs	r2, #2
 8007f54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007f58:	e01b      	b.n	8007f92 <HAL_TIM_PWM_Start+0xfe>
 8007f5a:	683b      	ldr	r3, [r7, #0]
 8007f5c:	2b08      	cmp	r3, #8
 8007f5e:	d104      	bne.n	8007f6a <HAL_TIM_PWM_Start+0xd6>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2202      	movs	r2, #2
 8007f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007f68:	e013      	b.n	8007f92 <HAL_TIM_PWM_Start+0xfe>
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	2b0c      	cmp	r3, #12
 8007f6e:	d104      	bne.n	8007f7a <HAL_TIM_PWM_Start+0xe6>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2202      	movs	r2, #2
 8007f74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007f78:	e00b      	b.n	8007f92 <HAL_TIM_PWM_Start+0xfe>
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	2b10      	cmp	r3, #16
 8007f7e:	d104      	bne.n	8007f8a <HAL_TIM_PWM_Start+0xf6>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2202      	movs	r2, #2
 8007f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007f88:	e003      	b.n	8007f92 <HAL_TIM_PWM_Start+0xfe>
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2202      	movs	r2, #2
 8007f8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	2201      	movs	r2, #1
 8007f98:	6839      	ldr	r1, [r7, #0]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f000 ffde 	bl	8008f5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4a38      	ldr	r2, [pc, #224]	@ (8008088 <HAL_TIM_PWM_Start+0x1f4>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d013      	beq.n	8007fd2 <HAL_TIM_PWM_Start+0x13e>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	4a37      	ldr	r2, [pc, #220]	@ (800808c <HAL_TIM_PWM_Start+0x1f8>)
 8007fb0:	4293      	cmp	r3, r2
 8007fb2:	d00e      	beq.n	8007fd2 <HAL_TIM_PWM_Start+0x13e>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4a35      	ldr	r2, [pc, #212]	@ (8008090 <HAL_TIM_PWM_Start+0x1fc>)
 8007fba:	4293      	cmp	r3, r2
 8007fbc:	d009      	beq.n	8007fd2 <HAL_TIM_PWM_Start+0x13e>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4a34      	ldr	r2, [pc, #208]	@ (8008094 <HAL_TIM_PWM_Start+0x200>)
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d004      	beq.n	8007fd2 <HAL_TIM_PWM_Start+0x13e>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a32      	ldr	r2, [pc, #200]	@ (8008098 <HAL_TIM_PWM_Start+0x204>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d101      	bne.n	8007fd6 <HAL_TIM_PWM_Start+0x142>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	e000      	b.n	8007fd8 <HAL_TIM_PWM_Start+0x144>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d007      	beq.n	8007fec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007fea:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a25      	ldr	r2, [pc, #148]	@ (8008088 <HAL_TIM_PWM_Start+0x1f4>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d022      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ffe:	d01d      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a25      	ldr	r2, [pc, #148]	@ (800809c <HAL_TIM_PWM_Start+0x208>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d018      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a24      	ldr	r2, [pc, #144]	@ (80080a0 <HAL_TIM_PWM_Start+0x20c>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d013      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a22      	ldr	r2, [pc, #136]	@ (80080a4 <HAL_TIM_PWM_Start+0x210>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d00e      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	4a1a      	ldr	r2, [pc, #104]	@ (800808c <HAL_TIM_PWM_Start+0x1f8>)
 8008024:	4293      	cmp	r3, r2
 8008026:	d009      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	4a1e      	ldr	r2, [pc, #120]	@ (80080a8 <HAL_TIM_PWM_Start+0x214>)
 800802e:	4293      	cmp	r3, r2
 8008030:	d004      	beq.n	800803c <HAL_TIM_PWM_Start+0x1a8>
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	4a16      	ldr	r2, [pc, #88]	@ (8008090 <HAL_TIM_PWM_Start+0x1fc>)
 8008038:	4293      	cmp	r3, r2
 800803a:	d115      	bne.n	8008068 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	689a      	ldr	r2, [r3, #8]
 8008042:	4b1a      	ldr	r3, [pc, #104]	@ (80080ac <HAL_TIM_PWM_Start+0x218>)
 8008044:	4013      	ands	r3, r2
 8008046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	2b06      	cmp	r3, #6
 800804c:	d015      	beq.n	800807a <HAL_TIM_PWM_Start+0x1e6>
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008054:	d011      	beq.n	800807a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681a      	ldr	r2, [r3, #0]
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f042 0201 	orr.w	r2, r2, #1
 8008064:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008066:	e008      	b.n	800807a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	681a      	ldr	r2, [r3, #0]
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f042 0201 	orr.w	r2, r2, #1
 8008076:	601a      	str	r2, [r3, #0]
 8008078:	e000      	b.n	800807c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800807a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800807c:	2300      	movs	r3, #0
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	40010000 	.word	0x40010000
 800808c:	40010400 	.word	0x40010400
 8008090:	40014000 	.word	0x40014000
 8008094:	40014400 	.word	0x40014400
 8008098:	40014800 	.word	0x40014800
 800809c:	40000400 	.word	0x40000400
 80080a0:	40000800 	.word	0x40000800
 80080a4:	40000c00 	.word	0x40000c00
 80080a8:	40001800 	.word	0x40001800
 80080ac:	00010007 	.word	0x00010007

080080b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b084      	sub	sp, #16
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	f003 0302 	and.w	r3, r3, #2
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d020      	beq.n	8008114 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	f003 0302 	and.w	r3, r3, #2
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d01b      	beq.n	8008114 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f06f 0202 	mvn.w	r2, #2
 80080e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2201      	movs	r2, #1
 80080ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	699b      	ldr	r3, [r3, #24]
 80080f2:	f003 0303 	and.w	r3, r3, #3
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d003      	beq.n	8008102 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 faf6 	bl	80086ec <HAL_TIM_IC_CaptureCallback>
 8008100:	e005      	b.n	800810e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 fae8 	bl	80086d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 faf9 	bl	8008700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	f003 0304 	and.w	r3, r3, #4
 800811a:	2b00      	cmp	r3, #0
 800811c:	d020      	beq.n	8008160 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	f003 0304 	and.w	r3, r3, #4
 8008124:	2b00      	cmp	r3, #0
 8008126:	d01b      	beq.n	8008160 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f06f 0204 	mvn.w	r2, #4
 8008130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	2202      	movs	r2, #2
 8008136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008142:	2b00      	cmp	r3, #0
 8008144:	d003      	beq.n	800814e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 fad0 	bl	80086ec <HAL_TIM_IC_CaptureCallback>
 800814c:	e005      	b.n	800815a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800814e:	6878      	ldr	r0, [r7, #4]
 8008150:	f000 fac2 	bl	80086d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008154:	6878      	ldr	r0, [r7, #4]
 8008156:	f000 fad3 	bl	8008700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2200      	movs	r2, #0
 800815e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	f003 0308 	and.w	r3, r3, #8
 8008166:	2b00      	cmp	r3, #0
 8008168:	d020      	beq.n	80081ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f003 0308 	and.w	r3, r3, #8
 8008170:	2b00      	cmp	r3, #0
 8008172:	d01b      	beq.n	80081ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f06f 0208 	mvn.w	r2, #8
 800817c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2204      	movs	r2, #4
 8008182:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	69db      	ldr	r3, [r3, #28]
 800818a:	f003 0303 	and.w	r3, r3, #3
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 faaa 	bl	80086ec <HAL_TIM_IC_CaptureCallback>
 8008198:	e005      	b.n	80081a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800819a:	6878      	ldr	r0, [r7, #4]
 800819c:	f000 fa9c 	bl	80086d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	f000 faad 	bl	8008700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80081ac:	68bb      	ldr	r3, [r7, #8]
 80081ae:	f003 0310 	and.w	r3, r3, #16
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d020      	beq.n	80081f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	f003 0310 	and.w	r3, r3, #16
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d01b      	beq.n	80081f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f06f 0210 	mvn.w	r2, #16
 80081c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2208      	movs	r2, #8
 80081ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	69db      	ldr	r3, [r3, #28]
 80081d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d003      	beq.n	80081e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fa84 	bl	80086ec <HAL_TIM_IC_CaptureCallback>
 80081e4:	e005      	b.n	80081f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 fa76 	bl	80086d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f000 fa87 	bl	8008700 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	f003 0301 	and.w	r3, r3, #1
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00c      	beq.n	800821c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	f003 0301 	and.w	r3, r3, #1
 8008208:	2b00      	cmp	r3, #0
 800820a:	d007      	beq.n	800821c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f06f 0201 	mvn.w	r2, #1
 8008214:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f7f9 fb7e 	bl	8001918 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008222:	2b00      	cmp	r3, #0
 8008224:	d104      	bne.n	8008230 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800822c:	2b00      	cmp	r3, #0
 800822e:	d00c      	beq.n	800824a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008236:	2b00      	cmp	r3, #0
 8008238:	d007      	beq.n	800824a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008242:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 ffc5 	bl	80091d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00c      	beq.n	800826e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800825a:	2b00      	cmp	r3, #0
 800825c:	d007      	beq.n	800826e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008266:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 ffbd 	bl	80091e8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008274:	2b00      	cmp	r3, #0
 8008276:	d00c      	beq.n	8008292 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800827e:	2b00      	cmp	r3, #0
 8008280:	d007      	beq.n	8008292 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800828a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800828c:	6878      	ldr	r0, [r7, #4]
 800828e:	f000 fa41 	bl	8008714 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	f003 0320 	and.w	r3, r3, #32
 8008298:	2b00      	cmp	r3, #0
 800829a:	d00c      	beq.n	80082b6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f003 0320 	and.w	r3, r3, #32
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d007      	beq.n	80082b6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f06f 0220 	mvn.w	r2, #32
 80082ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 ff85 	bl	80091c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80082b6:	bf00      	nop
 80082b8:	3710      	adds	r7, #16
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}
	...

080082c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b086      	sub	sp, #24
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	60f8      	str	r0, [r7, #12]
 80082c8:	60b9      	str	r1, [r7, #8]
 80082ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082cc:	2300      	movs	r3, #0
 80082ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d101      	bne.n	80082de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80082da:	2302      	movs	r3, #2
 80082dc:	e0ff      	b.n	80084de <HAL_TIM_PWM_ConfigChannel+0x21e>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2201      	movs	r2, #1
 80082e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2b14      	cmp	r3, #20
 80082ea:	f200 80f0 	bhi.w	80084ce <HAL_TIM_PWM_ConfigChannel+0x20e>
 80082ee:	a201      	add	r2, pc, #4	@ (adr r2, 80082f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80082f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082f4:	08008349 	.word	0x08008349
 80082f8:	080084cf 	.word	0x080084cf
 80082fc:	080084cf 	.word	0x080084cf
 8008300:	080084cf 	.word	0x080084cf
 8008304:	08008389 	.word	0x08008389
 8008308:	080084cf 	.word	0x080084cf
 800830c:	080084cf 	.word	0x080084cf
 8008310:	080084cf 	.word	0x080084cf
 8008314:	080083cb 	.word	0x080083cb
 8008318:	080084cf 	.word	0x080084cf
 800831c:	080084cf 	.word	0x080084cf
 8008320:	080084cf 	.word	0x080084cf
 8008324:	0800840b 	.word	0x0800840b
 8008328:	080084cf 	.word	0x080084cf
 800832c:	080084cf 	.word	0x080084cf
 8008330:	080084cf 	.word	0x080084cf
 8008334:	0800844d 	.word	0x0800844d
 8008338:	080084cf 	.word	0x080084cf
 800833c:	080084cf 	.word	0x080084cf
 8008340:	080084cf 	.word	0x080084cf
 8008344:	0800848d 	.word	0x0800848d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	68b9      	ldr	r1, [r7, #8]
 800834e:	4618      	mov	r0, r3
 8008350:	f000 fa90 	bl	8008874 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	699a      	ldr	r2, [r3, #24]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0208 	orr.w	r2, r2, #8
 8008362:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	699a      	ldr	r2, [r3, #24]
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	f022 0204 	bic.w	r2, r2, #4
 8008372:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	6999      	ldr	r1, [r3, #24]
 800837a:	68bb      	ldr	r3, [r7, #8]
 800837c:	691a      	ldr	r2, [r3, #16]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	430a      	orrs	r2, r1
 8008384:	619a      	str	r2, [r3, #24]
      break;
 8008386:	e0a5      	b.n	80084d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68b9      	ldr	r1, [r7, #8]
 800838e:	4618      	mov	r0, r3
 8008390:	f000 fb00 	bl	8008994 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	699a      	ldr	r2, [r3, #24]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80083a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	699a      	ldr	r2, [r3, #24]
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80083b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	6999      	ldr	r1, [r3, #24]
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	691b      	ldr	r3, [r3, #16]
 80083be:	021a      	lsls	r2, r3, #8
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	430a      	orrs	r2, r1
 80083c6:	619a      	str	r2, [r3, #24]
      break;
 80083c8:	e084      	b.n	80084d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	68b9      	ldr	r1, [r7, #8]
 80083d0:	4618      	mov	r0, r3
 80083d2:	f000 fb69 	bl	8008aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	69da      	ldr	r2, [r3, #28]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f042 0208 	orr.w	r2, r2, #8
 80083e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	69da      	ldr	r2, [r3, #28]
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f022 0204 	bic.w	r2, r2, #4
 80083f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	69d9      	ldr	r1, [r3, #28]
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	691a      	ldr	r2, [r3, #16]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	430a      	orrs	r2, r1
 8008406:	61da      	str	r2, [r3, #28]
      break;
 8008408:	e064      	b.n	80084d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	68b9      	ldr	r1, [r7, #8]
 8008410:	4618      	mov	r0, r3
 8008412:	f000 fbd1 	bl	8008bb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	69da      	ldr	r2, [r3, #28]
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008424:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	69da      	ldr	r2, [r3, #28]
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	69d9      	ldr	r1, [r3, #28]
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	021a      	lsls	r2, r3, #8
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	430a      	orrs	r2, r1
 8008448:	61da      	str	r2, [r3, #28]
      break;
 800844a:	e043      	b.n	80084d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	68b9      	ldr	r1, [r7, #8]
 8008452:	4618      	mov	r0, r3
 8008454:	f000 fc1a 	bl	8008c8c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	f042 0208 	orr.w	r2, r2, #8
 8008466:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f022 0204 	bic.w	r2, r2, #4
 8008476:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800847e:	68bb      	ldr	r3, [r7, #8]
 8008480:	691a      	ldr	r2, [r3, #16]
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	430a      	orrs	r2, r1
 8008488:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800848a:	e023      	b.n	80084d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68b9      	ldr	r1, [r7, #8]
 8008492:	4618      	mov	r0, r3
 8008494:	f000 fc5e 	bl	8008d54 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80084a6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80084b6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	691b      	ldr	r3, [r3, #16]
 80084c2:	021a      	lsls	r2, r3, #8
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	430a      	orrs	r2, r1
 80084ca:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80084cc:	e002      	b.n	80084d4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80084ce:	2301      	movs	r3, #1
 80084d0:	75fb      	strb	r3, [r7, #23]
      break;
 80084d2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	2200      	movs	r2, #0
 80084d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80084dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80084de:	4618      	mov	r0, r3
 80084e0:	3718      	adds	r7, #24
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop

080084e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b084      	sub	sp, #16
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	6078      	str	r0, [r7, #4]
 80084f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80084f2:	2300      	movs	r3, #0
 80084f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d101      	bne.n	8008504 <HAL_TIM_ConfigClockSource+0x1c>
 8008500:	2302      	movs	r3, #2
 8008502:	e0dc      	b.n	80086be <HAL_TIM_ConfigClockSource+0x1d6>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	4b6a      	ldr	r3, [pc, #424]	@ (80086c8 <HAL_TIM_ConfigClockSource+0x1e0>)
 8008520:	4013      	ands	r3, r2
 8008522:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800852a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a64      	ldr	r2, [pc, #400]	@ (80086cc <HAL_TIM_ConfigClockSource+0x1e4>)
 800853a:	4293      	cmp	r3, r2
 800853c:	f000 80a9 	beq.w	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 8008540:	4a62      	ldr	r2, [pc, #392]	@ (80086cc <HAL_TIM_ConfigClockSource+0x1e4>)
 8008542:	4293      	cmp	r3, r2
 8008544:	f200 80ae 	bhi.w	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008548:	4a61      	ldr	r2, [pc, #388]	@ (80086d0 <HAL_TIM_ConfigClockSource+0x1e8>)
 800854a:	4293      	cmp	r3, r2
 800854c:	f000 80a1 	beq.w	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 8008550:	4a5f      	ldr	r2, [pc, #380]	@ (80086d0 <HAL_TIM_ConfigClockSource+0x1e8>)
 8008552:	4293      	cmp	r3, r2
 8008554:	f200 80a6 	bhi.w	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008558:	4a5e      	ldr	r2, [pc, #376]	@ (80086d4 <HAL_TIM_ConfigClockSource+0x1ec>)
 800855a:	4293      	cmp	r3, r2
 800855c:	f000 8099 	beq.w	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 8008560:	4a5c      	ldr	r2, [pc, #368]	@ (80086d4 <HAL_TIM_ConfigClockSource+0x1ec>)
 8008562:	4293      	cmp	r3, r2
 8008564:	f200 809e 	bhi.w	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008568:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800856c:	f000 8091 	beq.w	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 8008570:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008574:	f200 8096 	bhi.w	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008578:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800857c:	f000 8089 	beq.w	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 8008580:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008584:	f200 808e 	bhi.w	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008588:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800858c:	d03e      	beq.n	800860c <HAL_TIM_ConfigClockSource+0x124>
 800858e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008592:	f200 8087 	bhi.w	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 8008596:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800859a:	f000 8086 	beq.w	80086aa <HAL_TIM_ConfigClockSource+0x1c2>
 800859e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80085a2:	d87f      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085a4:	2b70      	cmp	r3, #112	@ 0x70
 80085a6:	d01a      	beq.n	80085de <HAL_TIM_ConfigClockSource+0xf6>
 80085a8:	2b70      	cmp	r3, #112	@ 0x70
 80085aa:	d87b      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085ac:	2b60      	cmp	r3, #96	@ 0x60
 80085ae:	d050      	beq.n	8008652 <HAL_TIM_ConfigClockSource+0x16a>
 80085b0:	2b60      	cmp	r3, #96	@ 0x60
 80085b2:	d877      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085b4:	2b50      	cmp	r3, #80	@ 0x50
 80085b6:	d03c      	beq.n	8008632 <HAL_TIM_ConfigClockSource+0x14a>
 80085b8:	2b50      	cmp	r3, #80	@ 0x50
 80085ba:	d873      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085bc:	2b40      	cmp	r3, #64	@ 0x40
 80085be:	d058      	beq.n	8008672 <HAL_TIM_ConfigClockSource+0x18a>
 80085c0:	2b40      	cmp	r3, #64	@ 0x40
 80085c2:	d86f      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085c4:	2b30      	cmp	r3, #48	@ 0x30
 80085c6:	d064      	beq.n	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 80085c8:	2b30      	cmp	r3, #48	@ 0x30
 80085ca:	d86b      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085cc:	2b20      	cmp	r3, #32
 80085ce:	d060      	beq.n	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 80085d0:	2b20      	cmp	r3, #32
 80085d2:	d867      	bhi.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d05c      	beq.n	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 80085d8:	2b10      	cmp	r3, #16
 80085da:	d05a      	beq.n	8008692 <HAL_TIM_ConfigClockSource+0x1aa>
 80085dc:	e062      	b.n	80086a4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80085ee:	f000 fc95 	bl	8008f1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	689b      	ldr	r3, [r3, #8]
 80085f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008600:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	68ba      	ldr	r2, [r7, #8]
 8008608:	609a      	str	r2, [r3, #8]
      break;
 800860a:	e04f      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800861c:	f000 fc7e 	bl	8008f1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	689a      	ldr	r2, [r3, #8]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800862e:	609a      	str	r2, [r3, #8]
      break;
 8008630:	e03c      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800863e:	461a      	mov	r2, r3
 8008640:	f000 fbee 	bl	8008e20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	2150      	movs	r1, #80	@ 0x50
 800864a:	4618      	mov	r0, r3
 800864c:	f000 fc48 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 8008650:	e02c      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800865e:	461a      	mov	r2, r3
 8008660:	f000 fc0d 	bl	8008e7e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	2160      	movs	r1, #96	@ 0x60
 800866a:	4618      	mov	r0, r3
 800866c:	f000 fc38 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 8008670:	e01c      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800867e:	461a      	mov	r2, r3
 8008680:	f000 fbce 	bl	8008e20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	2140      	movs	r1, #64	@ 0x40
 800868a:	4618      	mov	r0, r3
 800868c:	f000 fc28 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 8008690:	e00c      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681a      	ldr	r2, [r3, #0]
 8008696:	683b      	ldr	r3, [r7, #0]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4619      	mov	r1, r3
 800869c:	4610      	mov	r0, r2
 800869e:	f000 fc1f 	bl	8008ee0 <TIM_ITRx_SetConfig>
      break;
 80086a2:	e003      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	73fb      	strb	r3, [r7, #15]
      break;
 80086a8:	e000      	b.n	80086ac <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80086aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80086bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	ffceff88 	.word	0xffceff88
 80086cc:	00100040 	.word	0x00100040
 80086d0:	00100030 	.word	0x00100030
 80086d4:	00100020 	.word	0x00100020

080086d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80086d8:	b480      	push	{r7}
 80086da:	b083      	sub	sp, #12
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80086e0:	bf00      	nop
 80086e2:	370c      	adds	r7, #12
 80086e4:	46bd      	mov	sp, r7
 80086e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ea:	4770      	bx	lr

080086ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80086ec:	b480      	push	{r7}
 80086ee:	b083      	sub	sp, #12
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80086f4:	bf00      	nop
 80086f6:	370c      	adds	r7, #12
 80086f8:	46bd      	mov	sp, r7
 80086fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fe:	4770      	bx	lr

08008700 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008700:	b480      	push	{r7}
 8008702:	b083      	sub	sp, #12
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008708:	bf00      	nop
 800870a:	370c      	adds	r7, #12
 800870c:	46bd      	mov	sp, r7
 800870e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008712:	4770      	bx	lr

08008714 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008714:	b480      	push	{r7}
 8008716:	b083      	sub	sp, #12
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800871c:	bf00      	nop
 800871e:	370c      	adds	r7, #12
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr

08008728 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008728:	b480      	push	{r7}
 800872a:	b085      	sub	sp, #20
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	4a46      	ldr	r2, [pc, #280]	@ (8008854 <TIM_Base_SetConfig+0x12c>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d013      	beq.n	8008768 <TIM_Base_SetConfig+0x40>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008746:	d00f      	beq.n	8008768 <TIM_Base_SetConfig+0x40>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4a43      	ldr	r2, [pc, #268]	@ (8008858 <TIM_Base_SetConfig+0x130>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d00b      	beq.n	8008768 <TIM_Base_SetConfig+0x40>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a42      	ldr	r2, [pc, #264]	@ (800885c <TIM_Base_SetConfig+0x134>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d007      	beq.n	8008768 <TIM_Base_SetConfig+0x40>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a41      	ldr	r2, [pc, #260]	@ (8008860 <TIM_Base_SetConfig+0x138>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d003      	beq.n	8008768 <TIM_Base_SetConfig+0x40>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a40      	ldr	r2, [pc, #256]	@ (8008864 <TIM_Base_SetConfig+0x13c>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d108      	bne.n	800877a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800876e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	4313      	orrs	r3, r2
 8008778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a35      	ldr	r2, [pc, #212]	@ (8008854 <TIM_Base_SetConfig+0x12c>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d01f      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008788:	d01b      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	4a32      	ldr	r2, [pc, #200]	@ (8008858 <TIM_Base_SetConfig+0x130>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d017      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a31      	ldr	r2, [pc, #196]	@ (800885c <TIM_Base_SetConfig+0x134>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d013      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a30      	ldr	r2, [pc, #192]	@ (8008860 <TIM_Base_SetConfig+0x138>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d00f      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a2f      	ldr	r2, [pc, #188]	@ (8008864 <TIM_Base_SetConfig+0x13c>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d00b      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4a2e      	ldr	r2, [pc, #184]	@ (8008868 <TIM_Base_SetConfig+0x140>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d007      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	4a2d      	ldr	r2, [pc, #180]	@ (800886c <TIM_Base_SetConfig+0x144>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d003      	beq.n	80087c2 <TIM_Base_SetConfig+0x9a>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4a2c      	ldr	r2, [pc, #176]	@ (8008870 <TIM_Base_SetConfig+0x148>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d108      	bne.n	80087d4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	68db      	ldr	r3, [r3, #12]
 80087ce:	68fa      	ldr	r2, [r7, #12]
 80087d0:	4313      	orrs	r3, r2
 80087d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	695b      	ldr	r3, [r3, #20]
 80087de:	4313      	orrs	r3, r2
 80087e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	68fa      	ldr	r2, [r7, #12]
 80087e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087e8:	683b      	ldr	r3, [r7, #0]
 80087ea:	689a      	ldr	r2, [r3, #8]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	681a      	ldr	r2, [r3, #0]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	4a16      	ldr	r2, [pc, #88]	@ (8008854 <TIM_Base_SetConfig+0x12c>)
 80087fc:	4293      	cmp	r3, r2
 80087fe:	d00f      	beq.n	8008820 <TIM_Base_SetConfig+0xf8>
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	4a18      	ldr	r2, [pc, #96]	@ (8008864 <TIM_Base_SetConfig+0x13c>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d00b      	beq.n	8008820 <TIM_Base_SetConfig+0xf8>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4a17      	ldr	r2, [pc, #92]	@ (8008868 <TIM_Base_SetConfig+0x140>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d007      	beq.n	8008820 <TIM_Base_SetConfig+0xf8>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	4a16      	ldr	r2, [pc, #88]	@ (800886c <TIM_Base_SetConfig+0x144>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d003      	beq.n	8008820 <TIM_Base_SetConfig+0xf8>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a15      	ldr	r2, [pc, #84]	@ (8008870 <TIM_Base_SetConfig+0x148>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d103      	bne.n	8008828 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008820:	683b      	ldr	r3, [r7, #0]
 8008822:	691a      	ldr	r2, [r3, #16]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2201      	movs	r2, #1
 800882c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	691b      	ldr	r3, [r3, #16]
 8008832:	f003 0301 	and.w	r3, r3, #1
 8008836:	2b01      	cmp	r3, #1
 8008838:	d105      	bne.n	8008846 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	f023 0201 	bic.w	r2, r3, #1
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	611a      	str	r2, [r3, #16]
  }
}
 8008846:	bf00      	nop
 8008848:	3714      	adds	r7, #20
 800884a:	46bd      	mov	sp, r7
 800884c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	40010000 	.word	0x40010000
 8008858:	40000400 	.word	0x40000400
 800885c:	40000800 	.word	0x40000800
 8008860:	40000c00 	.word	0x40000c00
 8008864:	40010400 	.word	0x40010400
 8008868:	40014000 	.word	0x40014000
 800886c:	40014400 	.word	0x40014400
 8008870:	40014800 	.word	0x40014800

08008874 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008874:	b480      	push	{r7}
 8008876:	b087      	sub	sp, #28
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
 800887c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a1b      	ldr	r3, [r3, #32]
 8008882:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6a1b      	ldr	r3, [r3, #32]
 8008888:	f023 0201 	bic.w	r2, r3, #1
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	699b      	ldr	r3, [r3, #24]
 800889a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	4b37      	ldr	r3, [pc, #220]	@ (800897c <TIM_OC1_SetConfig+0x108>)
 80088a0:	4013      	ands	r3, r2
 80088a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	f023 0303 	bic.w	r3, r3, #3
 80088aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	68fa      	ldr	r2, [r7, #12]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088b6:	697b      	ldr	r3, [r7, #20]
 80088b8:	f023 0302 	bic.w	r3, r3, #2
 80088bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	697a      	ldr	r2, [r7, #20]
 80088c4:	4313      	orrs	r3, r2
 80088c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	4a2d      	ldr	r2, [pc, #180]	@ (8008980 <TIM_OC1_SetConfig+0x10c>)
 80088cc:	4293      	cmp	r3, r2
 80088ce:	d00f      	beq.n	80088f0 <TIM_OC1_SetConfig+0x7c>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4a2c      	ldr	r2, [pc, #176]	@ (8008984 <TIM_OC1_SetConfig+0x110>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d00b      	beq.n	80088f0 <TIM_OC1_SetConfig+0x7c>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	4a2b      	ldr	r2, [pc, #172]	@ (8008988 <TIM_OC1_SetConfig+0x114>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d007      	beq.n	80088f0 <TIM_OC1_SetConfig+0x7c>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	4a2a      	ldr	r2, [pc, #168]	@ (800898c <TIM_OC1_SetConfig+0x118>)
 80088e4:	4293      	cmp	r3, r2
 80088e6:	d003      	beq.n	80088f0 <TIM_OC1_SetConfig+0x7c>
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a29      	ldr	r2, [pc, #164]	@ (8008990 <TIM_OC1_SetConfig+0x11c>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d10c      	bne.n	800890a <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	f023 0308 	bic.w	r3, r3, #8
 80088f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	697a      	ldr	r2, [r7, #20]
 80088fe:	4313      	orrs	r3, r2
 8008900:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008902:	697b      	ldr	r3, [r7, #20]
 8008904:	f023 0304 	bic.w	r3, r3, #4
 8008908:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a1c      	ldr	r2, [pc, #112]	@ (8008980 <TIM_OC1_SetConfig+0x10c>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d00f      	beq.n	8008932 <TIM_OC1_SetConfig+0xbe>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a1b      	ldr	r2, [pc, #108]	@ (8008984 <TIM_OC1_SetConfig+0x110>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d00b      	beq.n	8008932 <TIM_OC1_SetConfig+0xbe>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a1a      	ldr	r2, [pc, #104]	@ (8008988 <TIM_OC1_SetConfig+0x114>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d007      	beq.n	8008932 <TIM_OC1_SetConfig+0xbe>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a19      	ldr	r2, [pc, #100]	@ (800898c <TIM_OC1_SetConfig+0x118>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d003      	beq.n	8008932 <TIM_OC1_SetConfig+0xbe>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a18      	ldr	r2, [pc, #96]	@ (8008990 <TIM_OC1_SetConfig+0x11c>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d111      	bne.n	8008956 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008932:	693b      	ldr	r3, [r7, #16]
 8008934:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008938:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008940:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008942:	683b      	ldr	r3, [r7, #0]
 8008944:	695b      	ldr	r3, [r3, #20]
 8008946:	693a      	ldr	r2, [r7, #16]
 8008948:	4313      	orrs	r3, r2
 800894a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	699b      	ldr	r3, [r3, #24]
 8008950:	693a      	ldr	r2, [r7, #16]
 8008952:	4313      	orrs	r3, r2
 8008954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	693a      	ldr	r2, [r7, #16]
 800895a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	68fa      	ldr	r2, [r7, #12]
 8008960:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	685a      	ldr	r2, [r3, #4]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	697a      	ldr	r2, [r7, #20]
 800896e:	621a      	str	r2, [r3, #32]
}
 8008970:	bf00      	nop
 8008972:	371c      	adds	r7, #28
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr
 800897c:	fffeff8f 	.word	0xfffeff8f
 8008980:	40010000 	.word	0x40010000
 8008984:	40010400 	.word	0x40010400
 8008988:	40014000 	.word	0x40014000
 800898c:	40014400 	.word	0x40014400
 8008990:	40014800 	.word	0x40014800

08008994 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008994:	b480      	push	{r7}
 8008996:	b087      	sub	sp, #28
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6a1b      	ldr	r3, [r3, #32]
 80089a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a1b      	ldr	r3, [r3, #32]
 80089a8:	f023 0210 	bic.w	r2, r3, #16
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	685b      	ldr	r3, [r3, #4]
 80089b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	699b      	ldr	r3, [r3, #24]
 80089ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80089bc:	68fa      	ldr	r2, [r7, #12]
 80089be:	4b34      	ldr	r3, [pc, #208]	@ (8008a90 <TIM_OC2_SetConfig+0xfc>)
 80089c0:	4013      	ands	r3, r2
 80089c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80089ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	021b      	lsls	r3, r3, #8
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	4313      	orrs	r3, r2
 80089d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80089d8:	697b      	ldr	r3, [r7, #20]
 80089da:	f023 0320 	bic.w	r3, r3, #32
 80089de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	011b      	lsls	r3, r3, #4
 80089e6:	697a      	ldr	r2, [r7, #20]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	4a29      	ldr	r2, [pc, #164]	@ (8008a94 <TIM_OC2_SetConfig+0x100>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d003      	beq.n	80089fc <TIM_OC2_SetConfig+0x68>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	4a28      	ldr	r2, [pc, #160]	@ (8008a98 <TIM_OC2_SetConfig+0x104>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d10d      	bne.n	8008a18 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	011b      	lsls	r3, r3, #4
 8008a0a:	697a      	ldr	r2, [r7, #20]
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	4a1e      	ldr	r2, [pc, #120]	@ (8008a94 <TIM_OC2_SetConfig+0x100>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d00f      	beq.n	8008a40 <TIM_OC2_SetConfig+0xac>
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	4a1d      	ldr	r2, [pc, #116]	@ (8008a98 <TIM_OC2_SetConfig+0x104>)
 8008a24:	4293      	cmp	r3, r2
 8008a26:	d00b      	beq.n	8008a40 <TIM_OC2_SetConfig+0xac>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a1c      	ldr	r2, [pc, #112]	@ (8008a9c <TIM_OC2_SetConfig+0x108>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d007      	beq.n	8008a40 <TIM_OC2_SetConfig+0xac>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a1b      	ldr	r2, [pc, #108]	@ (8008aa0 <TIM_OC2_SetConfig+0x10c>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d003      	beq.n	8008a40 <TIM_OC2_SetConfig+0xac>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	4a1a      	ldr	r2, [pc, #104]	@ (8008aa4 <TIM_OC2_SetConfig+0x110>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d113      	bne.n	8008a68 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008a46:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008a48:	693b      	ldr	r3, [r7, #16]
 8008a4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008a4e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	695b      	ldr	r3, [r3, #20]
 8008a54:	009b      	lsls	r3, r3, #2
 8008a56:	693a      	ldr	r2, [r7, #16]
 8008a58:	4313      	orrs	r3, r2
 8008a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	699b      	ldr	r3, [r3, #24]
 8008a60:	009b      	lsls	r3, r3, #2
 8008a62:	693a      	ldr	r2, [r7, #16]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	693a      	ldr	r2, [r7, #16]
 8008a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	685a      	ldr	r2, [r3, #4]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	697a      	ldr	r2, [r7, #20]
 8008a80:	621a      	str	r2, [r3, #32]
}
 8008a82:	bf00      	nop
 8008a84:	371c      	adds	r7, #28
 8008a86:	46bd      	mov	sp, r7
 8008a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8c:	4770      	bx	lr
 8008a8e:	bf00      	nop
 8008a90:	feff8fff 	.word	0xfeff8fff
 8008a94:	40010000 	.word	0x40010000
 8008a98:	40010400 	.word	0x40010400
 8008a9c:	40014000 	.word	0x40014000
 8008aa0:	40014400 	.word	0x40014400
 8008aa4:	40014800 	.word	0x40014800

08008aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b087      	sub	sp, #28
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6a1b      	ldr	r3, [r3, #32]
 8008ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	6a1b      	ldr	r3, [r3, #32]
 8008abc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	69db      	ldr	r3, [r3, #28]
 8008ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008ad0:	68fa      	ldr	r2, [r7, #12]
 8008ad2:	4b33      	ldr	r3, [pc, #204]	@ (8008ba0 <TIM_OC3_SetConfig+0xf8>)
 8008ad4:	4013      	ands	r3, r2
 8008ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f023 0303 	bic.w	r3, r3, #3
 8008ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68fa      	ldr	r2, [r7, #12]
 8008ae6:	4313      	orrs	r3, r2
 8008ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008aea:	697b      	ldr	r3, [r7, #20]
 8008aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	689b      	ldr	r3, [r3, #8]
 8008af6:	021b      	lsls	r3, r3, #8
 8008af8:	697a      	ldr	r2, [r7, #20]
 8008afa:	4313      	orrs	r3, r2
 8008afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	4a28      	ldr	r2, [pc, #160]	@ (8008ba4 <TIM_OC3_SetConfig+0xfc>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d003      	beq.n	8008b0e <TIM_OC3_SetConfig+0x66>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	4a27      	ldr	r2, [pc, #156]	@ (8008ba8 <TIM_OC3_SetConfig+0x100>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d10d      	bne.n	8008b2a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008b14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	021b      	lsls	r3, r3, #8
 8008b1c:	697a      	ldr	r2, [r7, #20]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ba4 <TIM_OC3_SetConfig+0xfc>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d00f      	beq.n	8008b52 <TIM_OC3_SetConfig+0xaa>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	4a1c      	ldr	r2, [pc, #112]	@ (8008ba8 <TIM_OC3_SetConfig+0x100>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d00b      	beq.n	8008b52 <TIM_OC3_SetConfig+0xaa>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	4a1b      	ldr	r2, [pc, #108]	@ (8008bac <TIM_OC3_SetConfig+0x104>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d007      	beq.n	8008b52 <TIM_OC3_SetConfig+0xaa>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	4a1a      	ldr	r2, [pc, #104]	@ (8008bb0 <TIM_OC3_SetConfig+0x108>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d003      	beq.n	8008b52 <TIM_OC3_SetConfig+0xaa>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	4a19      	ldr	r2, [pc, #100]	@ (8008bb4 <TIM_OC3_SetConfig+0x10c>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d113      	bne.n	8008b7a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008b52:	693b      	ldr	r3, [r7, #16]
 8008b54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008b5a:	693b      	ldr	r3, [r7, #16]
 8008b5c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008b60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	011b      	lsls	r3, r3, #4
 8008b68:	693a      	ldr	r2, [r7, #16]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	011b      	lsls	r3, r3, #4
 8008b74:	693a      	ldr	r2, [r7, #16]
 8008b76:	4313      	orrs	r3, r2
 8008b78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	685a      	ldr	r2, [r3, #4]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	697a      	ldr	r2, [r7, #20]
 8008b92:	621a      	str	r2, [r3, #32]
}
 8008b94:	bf00      	nop
 8008b96:	371c      	adds	r7, #28
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr
 8008ba0:	fffeff8f 	.word	0xfffeff8f
 8008ba4:	40010000 	.word	0x40010000
 8008ba8:	40010400 	.word	0x40010400
 8008bac:	40014000 	.word	0x40014000
 8008bb0:	40014400 	.word	0x40014400
 8008bb4:	40014800 	.word	0x40014800

08008bb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b087      	sub	sp, #28
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
 8008bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6a1b      	ldr	r3, [r3, #32]
 8008bc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a1b      	ldr	r3, [r3, #32]
 8008bcc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	685b      	ldr	r3, [r3, #4]
 8008bd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	69db      	ldr	r3, [r3, #28]
 8008bde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008be0:	68fa      	ldr	r2, [r7, #12]
 8008be2:	4b24      	ldr	r3, [pc, #144]	@ (8008c74 <TIM_OC4_SetConfig+0xbc>)
 8008be4:	4013      	ands	r3, r2
 8008be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	021b      	lsls	r3, r3, #8
 8008bf6:	68fa      	ldr	r2, [r7, #12]
 8008bf8:	4313      	orrs	r3, r2
 8008bfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008c02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	689b      	ldr	r3, [r3, #8]
 8008c08:	031b      	lsls	r3, r3, #12
 8008c0a:	693a      	ldr	r2, [r7, #16]
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	4a19      	ldr	r2, [pc, #100]	@ (8008c78 <TIM_OC4_SetConfig+0xc0>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d00f      	beq.n	8008c38 <TIM_OC4_SetConfig+0x80>
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	4a18      	ldr	r2, [pc, #96]	@ (8008c7c <TIM_OC4_SetConfig+0xc4>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d00b      	beq.n	8008c38 <TIM_OC4_SetConfig+0x80>
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	4a17      	ldr	r2, [pc, #92]	@ (8008c80 <TIM_OC4_SetConfig+0xc8>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d007      	beq.n	8008c38 <TIM_OC4_SetConfig+0x80>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	4a16      	ldr	r2, [pc, #88]	@ (8008c84 <TIM_OC4_SetConfig+0xcc>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d003      	beq.n	8008c38 <TIM_OC4_SetConfig+0x80>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	4a15      	ldr	r2, [pc, #84]	@ (8008c88 <TIM_OC4_SetConfig+0xd0>)
 8008c34:	4293      	cmp	r3, r2
 8008c36:	d109      	bne.n	8008c4c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008c38:	697b      	ldr	r3, [r7, #20]
 8008c3a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008c3e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	695b      	ldr	r3, [r3, #20]
 8008c44:	019b      	lsls	r3, r3, #6
 8008c46:	697a      	ldr	r2, [r7, #20]
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	697a      	ldr	r2, [r7, #20]
 8008c50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	68fa      	ldr	r2, [r7, #12]
 8008c56:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	685a      	ldr	r2, [r3, #4]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	693a      	ldr	r2, [r7, #16]
 8008c64:	621a      	str	r2, [r3, #32]
}
 8008c66:	bf00      	nop
 8008c68:	371c      	adds	r7, #28
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c70:	4770      	bx	lr
 8008c72:	bf00      	nop
 8008c74:	feff8fff 	.word	0xfeff8fff
 8008c78:	40010000 	.word	0x40010000
 8008c7c:	40010400 	.word	0x40010400
 8008c80:	40014000 	.word	0x40014000
 8008c84:	40014400 	.word	0x40014400
 8008c88:	40014800 	.word	0x40014800

08008c8c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b087      	sub	sp, #28
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
 8008c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	6a1b      	ldr	r3, [r3, #32]
 8008c9a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a1b      	ldr	r3, [r3, #32]
 8008ca0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	685b      	ldr	r3, [r3, #4]
 8008cac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008cb4:	68fa      	ldr	r2, [r7, #12]
 8008cb6:	4b21      	ldr	r3, [pc, #132]	@ (8008d3c <TIM_OC5_SetConfig+0xb0>)
 8008cb8:	4013      	ands	r3, r2
 8008cba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008ccc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	689b      	ldr	r3, [r3, #8]
 8008cd2:	041b      	lsls	r3, r3, #16
 8008cd4:	693a      	ldr	r2, [r7, #16]
 8008cd6:	4313      	orrs	r3, r2
 8008cd8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a18      	ldr	r2, [pc, #96]	@ (8008d40 <TIM_OC5_SetConfig+0xb4>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d00f      	beq.n	8008d02 <TIM_OC5_SetConfig+0x76>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a17      	ldr	r2, [pc, #92]	@ (8008d44 <TIM_OC5_SetConfig+0xb8>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00b      	beq.n	8008d02 <TIM_OC5_SetConfig+0x76>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a16      	ldr	r2, [pc, #88]	@ (8008d48 <TIM_OC5_SetConfig+0xbc>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d007      	beq.n	8008d02 <TIM_OC5_SetConfig+0x76>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a15      	ldr	r2, [pc, #84]	@ (8008d4c <TIM_OC5_SetConfig+0xc0>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d003      	beq.n	8008d02 <TIM_OC5_SetConfig+0x76>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a14      	ldr	r2, [pc, #80]	@ (8008d50 <TIM_OC5_SetConfig+0xc4>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d109      	bne.n	8008d16 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008d02:	697b      	ldr	r3, [r7, #20]
 8008d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008d0a:	683b      	ldr	r3, [r7, #0]
 8008d0c:	695b      	ldr	r3, [r3, #20]
 8008d0e:	021b      	lsls	r3, r3, #8
 8008d10:	697a      	ldr	r2, [r7, #20]
 8008d12:	4313      	orrs	r3, r2
 8008d14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	693a      	ldr	r2, [r7, #16]
 8008d2e:	621a      	str	r2, [r3, #32]
}
 8008d30:	bf00      	nop
 8008d32:	371c      	adds	r7, #28
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr
 8008d3c:	fffeff8f 	.word	0xfffeff8f
 8008d40:	40010000 	.word	0x40010000
 8008d44:	40010400 	.word	0x40010400
 8008d48:	40014000 	.word	0x40014000
 8008d4c:	40014400 	.word	0x40014400
 8008d50:	40014800 	.word	0x40014800

08008d54 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b087      	sub	sp, #28
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a1b      	ldr	r3, [r3, #32]
 8008d68:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	4b22      	ldr	r3, [pc, #136]	@ (8008e08 <TIM_OC6_SetConfig+0xb4>)
 8008d80:	4013      	ands	r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	021b      	lsls	r3, r3, #8
 8008d8a:	68fa      	ldr	r2, [r7, #12]
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008d96:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008d98:	683b      	ldr	r3, [r7, #0]
 8008d9a:	689b      	ldr	r3, [r3, #8]
 8008d9c:	051b      	lsls	r3, r3, #20
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	4313      	orrs	r3, r2
 8008da2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	4a19      	ldr	r2, [pc, #100]	@ (8008e0c <TIM_OC6_SetConfig+0xb8>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d00f      	beq.n	8008dcc <TIM_OC6_SetConfig+0x78>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a18      	ldr	r2, [pc, #96]	@ (8008e10 <TIM_OC6_SetConfig+0xbc>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d00b      	beq.n	8008dcc <TIM_OC6_SetConfig+0x78>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	4a17      	ldr	r2, [pc, #92]	@ (8008e14 <TIM_OC6_SetConfig+0xc0>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d007      	beq.n	8008dcc <TIM_OC6_SetConfig+0x78>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	4a16      	ldr	r2, [pc, #88]	@ (8008e18 <TIM_OC6_SetConfig+0xc4>)
 8008dc0:	4293      	cmp	r3, r2
 8008dc2:	d003      	beq.n	8008dcc <TIM_OC6_SetConfig+0x78>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4a15      	ldr	r2, [pc, #84]	@ (8008e1c <TIM_OC6_SetConfig+0xc8>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d109      	bne.n	8008de0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008dd2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	695b      	ldr	r3, [r3, #20]
 8008dd8:	029b      	lsls	r3, r3, #10
 8008dda:	697a      	ldr	r2, [r7, #20]
 8008ddc:	4313      	orrs	r3, r2
 8008dde:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	697a      	ldr	r2, [r7, #20]
 8008de4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008dec:	683b      	ldr	r3, [r7, #0]
 8008dee:	685a      	ldr	r2, [r3, #4]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	693a      	ldr	r2, [r7, #16]
 8008df8:	621a      	str	r2, [r3, #32]
}
 8008dfa:	bf00      	nop
 8008dfc:	371c      	adds	r7, #28
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr
 8008e06:	bf00      	nop
 8008e08:	feff8fff 	.word	0xfeff8fff
 8008e0c:	40010000 	.word	0x40010000
 8008e10:	40010400 	.word	0x40010400
 8008e14:	40014000 	.word	0x40014000
 8008e18:	40014400 	.word	0x40014400
 8008e1c:	40014800 	.word	0x40014800

08008e20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b087      	sub	sp, #28
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	60f8      	str	r0, [r7, #12]
 8008e28:	60b9      	str	r1, [r7, #8]
 8008e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	6a1b      	ldr	r3, [r3, #32]
 8008e30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	6a1b      	ldr	r3, [r3, #32]
 8008e36:	f023 0201 	bic.w	r2, r3, #1
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	699b      	ldr	r3, [r3, #24]
 8008e42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008e4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	011b      	lsls	r3, r3, #4
 8008e50:	693a      	ldr	r2, [r7, #16]
 8008e52:	4313      	orrs	r3, r2
 8008e54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008e56:	697b      	ldr	r3, [r7, #20]
 8008e58:	f023 030a 	bic.w	r3, r3, #10
 8008e5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008e5e:	697a      	ldr	r2, [r7, #20]
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	4313      	orrs	r3, r2
 8008e64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	693a      	ldr	r2, [r7, #16]
 8008e6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	697a      	ldr	r2, [r7, #20]
 8008e70:	621a      	str	r2, [r3, #32]
}
 8008e72:	bf00      	nop
 8008e74:	371c      	adds	r7, #28
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr

08008e7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008e7e:	b480      	push	{r7}
 8008e80:	b087      	sub	sp, #28
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	60f8      	str	r0, [r7, #12]
 8008e86:	60b9      	str	r1, [r7, #8]
 8008e88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	6a1b      	ldr	r3, [r3, #32]
 8008e8e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6a1b      	ldr	r3, [r3, #32]
 8008e94:	f023 0210 	bic.w	r2, r3, #16
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	699b      	ldr	r3, [r3, #24]
 8008ea0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008ea2:	693b      	ldr	r3, [r7, #16]
 8008ea4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008ea8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	031b      	lsls	r3, r3, #12
 8008eae:	693a      	ldr	r2, [r7, #16]
 8008eb0:	4313      	orrs	r3, r2
 8008eb2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008eba:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	011b      	lsls	r3, r3, #4
 8008ec0:	697a      	ldr	r2, [r7, #20]
 8008ec2:	4313      	orrs	r3, r2
 8008ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	693a      	ldr	r2, [r7, #16]
 8008eca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	697a      	ldr	r2, [r7, #20]
 8008ed0:	621a      	str	r2, [r3, #32]
}
 8008ed2:	bf00      	nop
 8008ed4:	371c      	adds	r7, #28
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
	...

08008ee0 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b085      	sub	sp, #20
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	689b      	ldr	r3, [r3, #8]
 8008eee:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008ef0:	68fa      	ldr	r2, [r7, #12]
 8008ef2:	4b09      	ldr	r3, [pc, #36]	@ (8008f18 <TIM_ITRx_SetConfig+0x38>)
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	4313      	orrs	r3, r2
 8008efe:	f043 0307 	orr.w	r3, r3, #7
 8008f02:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	68fa      	ldr	r2, [r7, #12]
 8008f08:	609a      	str	r2, [r3, #8]
}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
 8008f16:	bf00      	nop
 8008f18:	ffcfff8f 	.word	0xffcfff8f

08008f1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b087      	sub	sp, #28
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	60f8      	str	r0, [r7, #12]
 8008f24:	60b9      	str	r1, [r7, #8]
 8008f26:	607a      	str	r2, [r7, #4]
 8008f28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	689b      	ldr	r3, [r3, #8]
 8008f2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	021a      	lsls	r2, r3, #8
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	431a      	orrs	r2, r3
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	4313      	orrs	r3, r2
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	4313      	orrs	r3, r2
 8008f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	697a      	ldr	r2, [r7, #20]
 8008f4e:	609a      	str	r2, [r3, #8]
}
 8008f50:	bf00      	nop
 8008f52:	371c      	adds	r7, #28
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b087      	sub	sp, #28
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	f003 031f 	and.w	r3, r3, #31
 8008f6e:	2201      	movs	r2, #1
 8008f70:	fa02 f303 	lsl.w	r3, r2, r3
 8008f74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	6a1a      	ldr	r2, [r3, #32]
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	43db      	mvns	r3, r3
 8008f7e:	401a      	ands	r2, r3
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6a1a      	ldr	r2, [r3, #32]
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	f003 031f 	and.w	r3, r3, #31
 8008f8e:	6879      	ldr	r1, [r7, #4]
 8008f90:	fa01 f303 	lsl.w	r3, r1, r3
 8008f94:	431a      	orrs	r2, r3
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	621a      	str	r2, [r3, #32]
}
 8008f9a:	bf00      	nop
 8008f9c:	371c      	adds	r7, #28
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa4:	4770      	bx	lr
	...

08008fa8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008fa8:	b480      	push	{r7}
 8008faa:	b085      	sub	sp, #20
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
 8008fb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008fb8:	2b01      	cmp	r3, #1
 8008fba:	d101      	bne.n	8008fc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008fbc:	2302      	movs	r3, #2
 8008fbe:	e06d      	b.n	800909c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	2202      	movs	r2, #2
 8008fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	689b      	ldr	r3, [r3, #8]
 8008fde:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a30      	ldr	r2, [pc, #192]	@ (80090a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d004      	beq.n	8008ff4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a2f      	ldr	r2, [pc, #188]	@ (80090ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d108      	bne.n	8009006 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008ffa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	4313      	orrs	r3, r2
 8009004:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800900c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	4313      	orrs	r3, r2
 8009016:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	68fa      	ldr	r2, [r7, #12]
 800901e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a20      	ldr	r2, [pc, #128]	@ (80090a8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d022      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009032:	d01d      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a1d      	ldr	r2, [pc, #116]	@ (80090b0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d018      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a1c      	ldr	r2, [pc, #112]	@ (80090b4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d013      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a1a      	ldr	r2, [pc, #104]	@ (80090b8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d00e      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a15      	ldr	r2, [pc, #84]	@ (80090ac <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d009      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a16      	ldr	r2, [pc, #88]	@ (80090bc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d004      	beq.n	8009070 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a15      	ldr	r2, [pc, #84]	@ (80090c0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d10c      	bne.n	800908a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009076:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009078:	683b      	ldr	r3, [r7, #0]
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	4313      	orrs	r3, r2
 8009080:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68ba      	ldr	r2, [r7, #8]
 8009088:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2201      	movs	r2, #1
 800908e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800909a:	2300      	movs	r3, #0
}
 800909c:	4618      	mov	r0, r3
 800909e:	3714      	adds	r7, #20
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr
 80090a8:	40010000 	.word	0x40010000
 80090ac:	40010400 	.word	0x40010400
 80090b0:	40000400 	.word	0x40000400
 80090b4:	40000800 	.word	0x40000800
 80090b8:	40000c00 	.word	0x40000c00
 80090bc:	40001800 	.word	0x40001800
 80090c0:	40014000 	.word	0x40014000

080090c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b085      	sub	sp, #20
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80090ce:	2300      	movs	r3, #0
 80090d0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d101      	bne.n	80090e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80090dc:	2302      	movs	r3, #2
 80090de:	e065      	b.n	80091ac <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2201      	movs	r2, #1
 80090e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	68db      	ldr	r3, [r3, #12]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	689b      	ldr	r3, [r3, #8]
 8009100:	4313      	orrs	r3, r2
 8009102:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	685b      	ldr	r3, [r3, #4]
 800910e:	4313      	orrs	r3, r2
 8009110:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	4313      	orrs	r3, r2
 800911e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	691b      	ldr	r3, [r3, #16]
 800912a:	4313      	orrs	r3, r2
 800912c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	695b      	ldr	r3, [r3, #20]
 8009138:	4313      	orrs	r3, r2
 800913a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009142:	683b      	ldr	r3, [r7, #0]
 8009144:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009146:	4313      	orrs	r3, r2
 8009148:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	699b      	ldr	r3, [r3, #24]
 8009154:	041b      	lsls	r3, r3, #16
 8009156:	4313      	orrs	r3, r2
 8009158:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	4a16      	ldr	r2, [pc, #88]	@ (80091b8 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009160:	4293      	cmp	r3, r2
 8009162:	d004      	beq.n	800916e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a14      	ldr	r2, [pc, #80]	@ (80091bc <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d115      	bne.n	800919a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009178:	051b      	lsls	r3, r3, #20
 800917a:	4313      	orrs	r3, r2
 800917c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	69db      	ldr	r3, [r3, #28]
 8009188:	4313      	orrs	r3, r2
 800918a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009192:	683b      	ldr	r3, [r7, #0]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	4313      	orrs	r3, r2
 8009198:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3714      	adds	r7, #20
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	40010000 	.word	0x40010000
 80091bc:	40010400 	.word	0x40010400

080091c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80091c0:	b480      	push	{r7}
 80091c2:	b083      	sub	sp, #12
 80091c4:	af00      	add	r7, sp, #0
 80091c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80091c8:	bf00      	nop
 80091ca:	370c      	adds	r7, #12
 80091cc:	46bd      	mov	sp, r7
 80091ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d2:	4770      	bx	lr

080091d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80091dc:	bf00      	nop
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr

080091e8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80091f0:	bf00      	nop
 80091f2:	370c      	adds	r7, #12
 80091f4:	46bd      	mov	sp, r7
 80091f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fa:	4770      	bx	lr

080091fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d101      	bne.n	800920e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800920a:	2301      	movs	r3, #1
 800920c:	e042      	b.n	8009294 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009214:	2b00      	cmp	r3, #0
 8009216:	d106      	bne.n	8009226 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f7f9 f8f1 	bl	8002408 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2224      	movs	r2, #36	@ 0x24
 800922a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	681a      	ldr	r2, [r3, #0]
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f022 0201 	bic.w	r2, r2, #1
 800923c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009242:	2b00      	cmp	r3, #0
 8009244:	d002      	beq.n	800924c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f001 f9f8 	bl	800a63c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f000 fc8d 	bl	8009b6c <UART_SetConfig>
 8009252:	4603      	mov	r3, r0
 8009254:	2b01      	cmp	r3, #1
 8009256:	d101      	bne.n	800925c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009258:	2301      	movs	r3, #1
 800925a:	e01b      	b.n	8009294 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	685a      	ldr	r2, [r3, #4]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800926a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	689a      	ldr	r2, [r3, #8]
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800927a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f042 0201 	orr.w	r2, r2, #1
 800928a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f001 fa77 	bl	800a780 <UART_CheckIdleState>
 8009292:	4603      	mov	r3, r0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3708      	adds	r7, #8
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b08a      	sub	sp, #40	@ 0x28
 80092a0:	af02      	add	r7, sp, #8
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	603b      	str	r3, [r7, #0]
 80092a8:	4613      	mov	r3, r2
 80092aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092b2:	2b20      	cmp	r3, #32
 80092b4:	d17b      	bne.n	80093ae <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d002      	beq.n	80092c2 <HAL_UART_Transmit+0x26>
 80092bc:	88fb      	ldrh	r3, [r7, #6]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	e074      	b.n	80093b0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2200      	movs	r2, #0
 80092ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	2221      	movs	r2, #33	@ 0x21
 80092d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80092d6:	f7f9 fb21 	bl	800291c <HAL_GetTick>
 80092da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	88fa      	ldrh	r2, [r7, #6]
 80092e0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	88fa      	ldrh	r2, [r7, #6]
 80092e8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	689b      	ldr	r3, [r3, #8]
 80092f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092f4:	d108      	bne.n	8009308 <HAL_UART_Transmit+0x6c>
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	691b      	ldr	r3, [r3, #16]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d104      	bne.n	8009308 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80092fe:	2300      	movs	r3, #0
 8009300:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	61bb      	str	r3, [r7, #24]
 8009306:	e003      	b.n	8009310 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800930c:	2300      	movs	r3, #0
 800930e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009310:	e030      	b.n	8009374 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	9300      	str	r3, [sp, #0]
 8009316:	697b      	ldr	r3, [r7, #20]
 8009318:	2200      	movs	r2, #0
 800931a:	2180      	movs	r1, #128	@ 0x80
 800931c:	68f8      	ldr	r0, [r7, #12]
 800931e:	f001 fad9 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 8009322:	4603      	mov	r3, r0
 8009324:	2b00      	cmp	r3, #0
 8009326:	d005      	beq.n	8009334 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	2220      	movs	r2, #32
 800932c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009330:	2303      	movs	r3, #3
 8009332:	e03d      	b.n	80093b0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8009334:	69fb      	ldr	r3, [r7, #28]
 8009336:	2b00      	cmp	r3, #0
 8009338:	d10b      	bne.n	8009352 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800933a:	69bb      	ldr	r3, [r7, #24]
 800933c:	881b      	ldrh	r3, [r3, #0]
 800933e:	461a      	mov	r2, r3
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009348:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800934a:	69bb      	ldr	r3, [r7, #24]
 800934c:	3302      	adds	r3, #2
 800934e:	61bb      	str	r3, [r7, #24]
 8009350:	e007      	b.n	8009362 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009352:	69fb      	ldr	r3, [r7, #28]
 8009354:	781a      	ldrb	r2, [r3, #0]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800935c:	69fb      	ldr	r3, [r7, #28]
 800935e:	3301      	adds	r3, #1
 8009360:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009368:	b29b      	uxth	r3, r3
 800936a:	3b01      	subs	r3, #1
 800936c:	b29a      	uxth	r2, r3
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800937a:	b29b      	uxth	r3, r3
 800937c:	2b00      	cmp	r3, #0
 800937e:	d1c8      	bne.n	8009312 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	2200      	movs	r2, #0
 8009388:	2140      	movs	r1, #64	@ 0x40
 800938a:	68f8      	ldr	r0, [r7, #12]
 800938c:	f001 faa2 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 8009390:	4603      	mov	r3, r0
 8009392:	2b00      	cmp	r3, #0
 8009394:	d005      	beq.n	80093a2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	2220      	movs	r2, #32
 800939a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800939e:	2303      	movs	r3, #3
 80093a0:	e006      	b.n	80093b0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2220      	movs	r2, #32
 80093a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80093aa:	2300      	movs	r3, #0
 80093ac:	e000      	b.n	80093b0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80093ae:	2302      	movs	r3, #2
  }
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	3720      	adds	r7, #32
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b0ba      	sub	sp, #232	@ 0xe8
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	69db      	ldr	r3, [r3, #28]
 80093c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	689b      	ldr	r3, [r3, #8]
 80093da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80093de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80093e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80093e6:	4013      	ands	r3, r2
 80093e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80093ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d11b      	bne.n	800942c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80093f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80093f8:	f003 0320 	and.w	r3, r3, #32
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d015      	beq.n	800942c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009400:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009404:	f003 0320 	and.w	r3, r3, #32
 8009408:	2b00      	cmp	r3, #0
 800940a:	d105      	bne.n	8009418 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800940c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009410:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009414:	2b00      	cmp	r3, #0
 8009416:	d009      	beq.n	800942c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 8377 	beq.w	8009b10 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	4798      	blx	r3
      }
      return;
 800942a:	e371      	b.n	8009b10 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800942c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 8123 	beq.w	800967c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009436:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800943a:	4b8d      	ldr	r3, [pc, #564]	@ (8009670 <HAL_UART_IRQHandler+0x2b8>)
 800943c:	4013      	ands	r3, r2
 800943e:	2b00      	cmp	r3, #0
 8009440:	d106      	bne.n	8009450 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8009442:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8009446:	4b8b      	ldr	r3, [pc, #556]	@ (8009674 <HAL_UART_IRQHandler+0x2bc>)
 8009448:	4013      	ands	r3, r2
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 8116 	beq.w	800967c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009454:	f003 0301 	and.w	r3, r3, #1
 8009458:	2b00      	cmp	r3, #0
 800945a:	d011      	beq.n	8009480 <HAL_UART_IRQHandler+0xc8>
 800945c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009464:	2b00      	cmp	r3, #0
 8009466:	d00b      	beq.n	8009480 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	2201      	movs	r2, #1
 800946e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009476:	f043 0201 	orr.w	r2, r3, #1
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009484:	f003 0302 	and.w	r3, r3, #2
 8009488:	2b00      	cmp	r3, #0
 800948a:	d011      	beq.n	80094b0 <HAL_UART_IRQHandler+0xf8>
 800948c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009490:	f003 0301 	and.w	r3, r3, #1
 8009494:	2b00      	cmp	r3, #0
 8009496:	d00b      	beq.n	80094b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	2202      	movs	r2, #2
 800949e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094a6:	f043 0204 	orr.w	r2, r3, #4
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80094b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094b4:	f003 0304 	and.w	r3, r3, #4
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d011      	beq.n	80094e0 <HAL_UART_IRQHandler+0x128>
 80094bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80094c0:	f003 0301 	and.w	r3, r3, #1
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d00b      	beq.n	80094e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2204      	movs	r2, #4
 80094ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80094d6:	f043 0202 	orr.w	r2, r3, #2
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80094e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094e4:	f003 0308 	and.w	r3, r3, #8
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d017      	beq.n	800951c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80094ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094f0:	f003 0320 	and.w	r3, r3, #32
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d105      	bne.n	8009504 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80094f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80094fc:	4b5c      	ldr	r3, [pc, #368]	@ (8009670 <HAL_UART_IRQHandler+0x2b8>)
 80094fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009500:	2b00      	cmp	r3, #0
 8009502:	d00b      	beq.n	800951c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	2208      	movs	r2, #8
 800950a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009512:	f043 0208 	orr.w	r2, r3, #8
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800951c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009524:	2b00      	cmp	r3, #0
 8009526:	d012      	beq.n	800954e <HAL_UART_IRQHandler+0x196>
 8009528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800952c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00c      	beq.n	800954e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800953c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009544:	f043 0220 	orr.w	r2, r3, #32
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009554:	2b00      	cmp	r3, #0
 8009556:	f000 82dd 	beq.w	8009b14 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800955a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800955e:	f003 0320 	and.w	r3, r3, #32
 8009562:	2b00      	cmp	r3, #0
 8009564:	d013      	beq.n	800958e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800956a:	f003 0320 	and.w	r3, r3, #32
 800956e:	2b00      	cmp	r3, #0
 8009570:	d105      	bne.n	800957e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009572:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800957a:	2b00      	cmp	r3, #0
 800957c:	d007      	beq.n	800958e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009582:	2b00      	cmp	r3, #0
 8009584:	d003      	beq.n	800958e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800958a:	6878      	ldr	r0, [r7, #4]
 800958c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009594:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095a2:	2b40      	cmp	r3, #64	@ 0x40
 80095a4:	d005      	beq.n	80095b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80095a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80095aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d054      	beq.n	800965c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80095b2:	6878      	ldr	r0, [r7, #4]
 80095b4:	f001 f9fc 	bl	800a9b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	689b      	ldr	r3, [r3, #8]
 80095be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80095c2:	2b40      	cmp	r3, #64	@ 0x40
 80095c4:	d146      	bne.n	8009654 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	3308      	adds	r3, #8
 80095cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80095d4:	e853 3f00 	ldrex	r3, [r3]
 80095d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80095dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80095e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	3308      	adds	r3, #8
 80095ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80095f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80095f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80095fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009602:	e841 2300 	strex	r3, r2, [r1]
 8009606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800960a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1d9      	bne.n	80095c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009618:	2b00      	cmp	r3, #0
 800961a:	d017      	beq.n	800964c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009622:	4a15      	ldr	r2, [pc, #84]	@ (8009678 <HAL_UART_IRQHandler+0x2c0>)
 8009624:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800962c:	4618      	mov	r0, r3
 800962e:	f7f9 fe33 	bl	8003298 <HAL_DMA_Abort_IT>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d019      	beq.n	800966c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800963e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009640:	687a      	ldr	r2, [r7, #4]
 8009642:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009646:	4610      	mov	r0, r2
 8009648:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800964a:	e00f      	b.n	800966c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f000 fa77 	bl	8009b40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009652:	e00b      	b.n	800966c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 fa73 	bl	8009b40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800965a:	e007      	b.n	800966c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f000 fa6f 	bl	8009b40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	2200      	movs	r2, #0
 8009666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800966a:	e253      	b.n	8009b14 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800966c:	bf00      	nop
    return;
 800966e:	e251      	b.n	8009b14 <HAL_UART_IRQHandler+0x75c>
 8009670:	10000001 	.word	0x10000001
 8009674:	04000120 	.word	0x04000120
 8009678:	0800aa7d 	.word	0x0800aa7d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009680:	2b01      	cmp	r3, #1
 8009682:	f040 81e7 	bne.w	8009a54 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800968a:	f003 0310 	and.w	r3, r3, #16
 800968e:	2b00      	cmp	r3, #0
 8009690:	f000 81e0 	beq.w	8009a54 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009694:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009698:	f003 0310 	and.w	r3, r3, #16
 800969c:	2b00      	cmp	r3, #0
 800969e:	f000 81d9 	beq.w	8009a54 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2210      	movs	r2, #16
 80096a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096b4:	2b40      	cmp	r3, #64	@ 0x40
 80096b6:	f040 8151 	bne.w	800995c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	4a96      	ldr	r2, [pc, #600]	@ (800991c <HAL_UART_IRQHandler+0x564>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d068      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4a93      	ldr	r2, [pc, #588]	@ (8009920 <HAL_UART_IRQHandler+0x568>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d061      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a91      	ldr	r2, [pc, #580]	@ (8009924 <HAL_UART_IRQHandler+0x56c>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d05a      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	4a8e      	ldr	r2, [pc, #568]	@ (8009928 <HAL_UART_IRQHandler+0x570>)
 80096ee:	4293      	cmp	r3, r2
 80096f0:	d053      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a8c      	ldr	r2, [pc, #560]	@ (800992c <HAL_UART_IRQHandler+0x574>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d04c      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a89      	ldr	r2, [pc, #548]	@ (8009930 <HAL_UART_IRQHandler+0x578>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d045      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4a87      	ldr	r2, [pc, #540]	@ (8009934 <HAL_UART_IRQHandler+0x57c>)
 8009718:	4293      	cmp	r3, r2
 800971a:	d03e      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a84      	ldr	r2, [pc, #528]	@ (8009938 <HAL_UART_IRQHandler+0x580>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d037      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a82      	ldr	r2, [pc, #520]	@ (800993c <HAL_UART_IRQHandler+0x584>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d030      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4a7f      	ldr	r2, [pc, #508]	@ (8009940 <HAL_UART_IRQHandler+0x588>)
 8009742:	4293      	cmp	r3, r2
 8009744:	d029      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a7d      	ldr	r2, [pc, #500]	@ (8009944 <HAL_UART_IRQHandler+0x58c>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d022      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	4a7a      	ldr	r2, [pc, #488]	@ (8009948 <HAL_UART_IRQHandler+0x590>)
 800975e:	4293      	cmp	r3, r2
 8009760:	d01b      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	4a78      	ldr	r2, [pc, #480]	@ (800994c <HAL_UART_IRQHandler+0x594>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d014      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	4a75      	ldr	r2, [pc, #468]	@ (8009950 <HAL_UART_IRQHandler+0x598>)
 800977a:	4293      	cmp	r3, r2
 800977c:	d00d      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4a73      	ldr	r2, [pc, #460]	@ (8009954 <HAL_UART_IRQHandler+0x59c>)
 8009788:	4293      	cmp	r3, r2
 800978a:	d006      	beq.n	800979a <HAL_UART_IRQHandler+0x3e2>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a70      	ldr	r2, [pc, #448]	@ (8009958 <HAL_UART_IRQHandler+0x5a0>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d106      	bne.n	80097a8 <HAL_UART_IRQHandler+0x3f0>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	e005      	b.n	80097b4 <HAL_UART_IRQHandler+0x3fc>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80097b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80097bc:	2b00      	cmp	r3, #0
 80097be:	f000 81ab 	beq.w	8009b18 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80097c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097cc:	429a      	cmp	r2, r3
 80097ce:	f080 81a3 	bcs.w	8009b18 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80097d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80097e2:	69db      	ldr	r3, [r3, #28]
 80097e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097e8:	f000 8087 	beq.w	80098fa <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80097f8:	e853 3f00 	ldrex	r3, [r3]
 80097fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009800:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009804:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009808:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	461a      	mov	r2, r3
 8009812:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009816:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800981a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009822:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009826:	e841 2300 	strex	r3, r2, [r1]
 800982a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800982e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009832:	2b00      	cmp	r3, #0
 8009834:	d1da      	bne.n	80097ec <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	3308      	adds	r3, #8
 800983c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800983e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009840:	e853 3f00 	ldrex	r3, [r3]
 8009844:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009846:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009848:	f023 0301 	bic.w	r3, r3, #1
 800984c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	3308      	adds	r3, #8
 8009856:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800985a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800985e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009860:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009862:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009866:	e841 2300 	strex	r3, r2, [r1]
 800986a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800986c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800986e:	2b00      	cmp	r3, #0
 8009870:	d1e1      	bne.n	8009836 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	3308      	adds	r3, #8
 8009878:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800987a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800987c:	e853 3f00 	ldrex	r3, [r3]
 8009880:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009882:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009884:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	3308      	adds	r3, #8
 8009892:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009896:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009898:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800989c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800989e:	e841 2300 	strex	r3, r2, [r1]
 80098a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80098a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d1e3      	bne.n	8009872 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2220      	movs	r2, #32
 80098ae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098c0:	e853 3f00 	ldrex	r3, [r3]
 80098c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80098c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80098c8:	f023 0310 	bic.w	r3, r3, #16
 80098cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	461a      	mov	r2, r3
 80098d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80098da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80098e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80098e2:	e841 2300 	strex	r3, r2, [r1]
 80098e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80098e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d1e4      	bne.n	80098b8 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098f4:	4618      	mov	r0, r3
 80098f6:	f7f9 f9b1 	bl	8002c5c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2202      	movs	r2, #2
 80098fe:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800990c:	b29b      	uxth	r3, r3
 800990e:	1ad3      	subs	r3, r2, r3
 8009910:	b29b      	uxth	r3, r3
 8009912:	4619      	mov	r1, r3
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 f91d 	bl	8009b54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800991a:	e0fd      	b.n	8009b18 <HAL_UART_IRQHandler+0x760>
 800991c:	40020010 	.word	0x40020010
 8009920:	40020028 	.word	0x40020028
 8009924:	40020040 	.word	0x40020040
 8009928:	40020058 	.word	0x40020058
 800992c:	40020070 	.word	0x40020070
 8009930:	40020088 	.word	0x40020088
 8009934:	400200a0 	.word	0x400200a0
 8009938:	400200b8 	.word	0x400200b8
 800993c:	40020410 	.word	0x40020410
 8009940:	40020428 	.word	0x40020428
 8009944:	40020440 	.word	0x40020440
 8009948:	40020458 	.word	0x40020458
 800994c:	40020470 	.word	0x40020470
 8009950:	40020488 	.word	0x40020488
 8009954:	400204a0 	.word	0x400204a0
 8009958:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009968:	b29b      	uxth	r3, r3
 800996a:	1ad3      	subs	r3, r2, r3
 800996c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009976:	b29b      	uxth	r3, r3
 8009978:	2b00      	cmp	r3, #0
 800997a:	f000 80cf 	beq.w	8009b1c <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800997e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009982:	2b00      	cmp	r3, #0
 8009984:	f000 80ca 	beq.w	8009b1c <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800998e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009990:	e853 3f00 	ldrex	r3, [r3]
 8009994:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009998:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800999c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	461a      	mov	r2, r3
 80099a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80099aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80099ac:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80099b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80099b2:	e841 2300 	strex	r3, r2, [r1]
 80099b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80099b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d1e4      	bne.n	8009988 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	3308      	adds	r3, #8
 80099c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c8:	e853 3f00 	ldrex	r3, [r3]
 80099cc:	623b      	str	r3, [r7, #32]
   return(result);
 80099ce:	6a3a      	ldr	r2, [r7, #32]
 80099d0:	4b55      	ldr	r3, [pc, #340]	@ (8009b28 <HAL_UART_IRQHandler+0x770>)
 80099d2:	4013      	ands	r3, r2
 80099d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	3308      	adds	r3, #8
 80099de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80099e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80099e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099ea:	e841 2300 	strex	r3, r2, [r1]
 80099ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d1e3      	bne.n	80099be <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2220      	movs	r2, #32
 80099fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2200      	movs	r2, #0
 8009a08:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	e853 3f00 	ldrex	r3, [r3]
 8009a16:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	f023 0310 	bic.w	r3, r3, #16
 8009a1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	461a      	mov	r2, r3
 8009a28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009a2c:	61fb      	str	r3, [r7, #28]
 8009a2e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a30:	69b9      	ldr	r1, [r7, #24]
 8009a32:	69fa      	ldr	r2, [r7, #28]
 8009a34:	e841 2300 	strex	r3, r2, [r1]
 8009a38:	617b      	str	r3, [r7, #20]
   return(result);
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d1e4      	bne.n	8009a0a <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2202      	movs	r2, #2
 8009a44:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a46:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f000 f881 	bl	8009b54 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009a52:	e063      	b.n	8009b1c <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009a54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d00e      	beq.n	8009a7e <HAL_UART_IRQHandler+0x6c6>
 8009a60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d008      	beq.n	8009a7e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009a74:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009a76:	6878      	ldr	r0, [r7, #4]
 8009a78:	f001 f841 	bl	800aafe <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009a7c:	e051      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d014      	beq.n	8009ab4 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009a8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d105      	bne.n	8009aa2 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009a96:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d008      	beq.n	8009ab4 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d03a      	beq.n	8009b20 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	4798      	blx	r3
    }
    return;
 8009ab2:	e035      	b.n	8009b20 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009ab4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d009      	beq.n	8009ad4 <HAL_UART_IRQHandler+0x71c>
 8009ac0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ac4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d003      	beq.n	8009ad4 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 ffeb 	bl	800aaa8 <UART_EndTransmit_IT>
    return;
 8009ad2:	e026      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009ad4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ad8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d009      	beq.n	8009af4 <HAL_UART_IRQHandler+0x73c>
 8009ae0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ae4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d003      	beq.n	8009af4 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f001 f81a 	bl	800ab26 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009af2:	e016      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009af8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d010      	beq.n	8009b22 <HAL_UART_IRQHandler+0x76a>
 8009b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	da0c      	bge.n	8009b22 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f001 f802 	bl	800ab12 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009b0e:	e008      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
      return;
 8009b10:	bf00      	nop
 8009b12:	e006      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
    return;
 8009b14:	bf00      	nop
 8009b16:	e004      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
      return;
 8009b18:	bf00      	nop
 8009b1a:	e002      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
      return;
 8009b1c:	bf00      	nop
 8009b1e:	e000      	b.n	8009b22 <HAL_UART_IRQHandler+0x76a>
    return;
 8009b20:	bf00      	nop
  }
}
 8009b22:	37e8      	adds	r7, #232	@ 0xe8
 8009b24:	46bd      	mov	sp, r7
 8009b26:	bd80      	pop	{r7, pc}
 8009b28:	effffffe 	.word	0xeffffffe

08009b2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009b2c:	b480      	push	{r7}
 8009b2e:	b083      	sub	sp, #12
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009b34:	bf00      	nop
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009b48:	bf00      	nop
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
 8009b5c:	460b      	mov	r3, r1
 8009b5e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b60:	bf00      	nop
 8009b62:	370c      	adds	r7, #12
 8009b64:	46bd      	mov	sp, r7
 8009b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b6a:	4770      	bx	lr

08009b6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b70:	b092      	sub	sp, #72	@ 0x48
 8009b72:	af00      	add	r7, sp, #0
 8009b74:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b76:	2300      	movs	r3, #0
 8009b78:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	689a      	ldr	r2, [r3, #8]
 8009b80:	697b      	ldr	r3, [r7, #20]
 8009b82:	691b      	ldr	r3, [r3, #16]
 8009b84:	431a      	orrs	r2, r3
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	695b      	ldr	r3, [r3, #20]
 8009b8a:	431a      	orrs	r2, r3
 8009b8c:	697b      	ldr	r3, [r7, #20]
 8009b8e:	69db      	ldr	r3, [r3, #28]
 8009b90:	4313      	orrs	r3, r2
 8009b92:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	4bbe      	ldr	r3, [pc, #760]	@ (8009e94 <UART_SetConfig+0x328>)
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	697a      	ldr	r2, [r7, #20]
 8009ba0:	6812      	ldr	r2, [r2, #0]
 8009ba2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009ba4:	430b      	orrs	r3, r1
 8009ba6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ba8:	697b      	ldr	r3, [r7, #20]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	685b      	ldr	r3, [r3, #4]
 8009bae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	68da      	ldr	r2, [r3, #12]
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	430a      	orrs	r2, r1
 8009bbc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009bbe:	697b      	ldr	r3, [r7, #20]
 8009bc0:	699b      	ldr	r3, [r3, #24]
 8009bc2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4ab3      	ldr	r2, [pc, #716]	@ (8009e98 <UART_SetConfig+0x32c>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d004      	beq.n	8009bd8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	6a1b      	ldr	r3, [r3, #32]
 8009bd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009bd4:	4313      	orrs	r3, r2
 8009bd6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	689a      	ldr	r2, [r3, #8]
 8009bde:	4baf      	ldr	r3, [pc, #700]	@ (8009e9c <UART_SetConfig+0x330>)
 8009be0:	4013      	ands	r3, r2
 8009be2:	697a      	ldr	r2, [r7, #20]
 8009be4:	6812      	ldr	r2, [r2, #0]
 8009be6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009be8:	430b      	orrs	r3, r1
 8009bea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bf2:	f023 010f 	bic.w	r1, r3, #15
 8009bf6:	697b      	ldr	r3, [r7, #20]
 8009bf8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009bfa:	697b      	ldr	r3, [r7, #20]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	430a      	orrs	r2, r1
 8009c00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	4aa6      	ldr	r2, [pc, #664]	@ (8009ea0 <UART_SetConfig+0x334>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d177      	bne.n	8009cfc <UART_SetConfig+0x190>
 8009c0c:	4ba5      	ldr	r3, [pc, #660]	@ (8009ea4 <UART_SetConfig+0x338>)
 8009c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009c10:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009c14:	2b28      	cmp	r3, #40	@ 0x28
 8009c16:	d86d      	bhi.n	8009cf4 <UART_SetConfig+0x188>
 8009c18:	a201      	add	r2, pc, #4	@ (adr r2, 8009c20 <UART_SetConfig+0xb4>)
 8009c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c1e:	bf00      	nop
 8009c20:	08009cc5 	.word	0x08009cc5
 8009c24:	08009cf5 	.word	0x08009cf5
 8009c28:	08009cf5 	.word	0x08009cf5
 8009c2c:	08009cf5 	.word	0x08009cf5
 8009c30:	08009cf5 	.word	0x08009cf5
 8009c34:	08009cf5 	.word	0x08009cf5
 8009c38:	08009cf5 	.word	0x08009cf5
 8009c3c:	08009cf5 	.word	0x08009cf5
 8009c40:	08009ccd 	.word	0x08009ccd
 8009c44:	08009cf5 	.word	0x08009cf5
 8009c48:	08009cf5 	.word	0x08009cf5
 8009c4c:	08009cf5 	.word	0x08009cf5
 8009c50:	08009cf5 	.word	0x08009cf5
 8009c54:	08009cf5 	.word	0x08009cf5
 8009c58:	08009cf5 	.word	0x08009cf5
 8009c5c:	08009cf5 	.word	0x08009cf5
 8009c60:	08009cd5 	.word	0x08009cd5
 8009c64:	08009cf5 	.word	0x08009cf5
 8009c68:	08009cf5 	.word	0x08009cf5
 8009c6c:	08009cf5 	.word	0x08009cf5
 8009c70:	08009cf5 	.word	0x08009cf5
 8009c74:	08009cf5 	.word	0x08009cf5
 8009c78:	08009cf5 	.word	0x08009cf5
 8009c7c:	08009cf5 	.word	0x08009cf5
 8009c80:	08009cdd 	.word	0x08009cdd
 8009c84:	08009cf5 	.word	0x08009cf5
 8009c88:	08009cf5 	.word	0x08009cf5
 8009c8c:	08009cf5 	.word	0x08009cf5
 8009c90:	08009cf5 	.word	0x08009cf5
 8009c94:	08009cf5 	.word	0x08009cf5
 8009c98:	08009cf5 	.word	0x08009cf5
 8009c9c:	08009cf5 	.word	0x08009cf5
 8009ca0:	08009ce5 	.word	0x08009ce5
 8009ca4:	08009cf5 	.word	0x08009cf5
 8009ca8:	08009cf5 	.word	0x08009cf5
 8009cac:	08009cf5 	.word	0x08009cf5
 8009cb0:	08009cf5 	.word	0x08009cf5
 8009cb4:	08009cf5 	.word	0x08009cf5
 8009cb8:	08009cf5 	.word	0x08009cf5
 8009cbc:	08009cf5 	.word	0x08009cf5
 8009cc0:	08009ced 	.word	0x08009ced
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cca:	e222      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009ccc:	2304      	movs	r3, #4
 8009cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cd2:	e21e      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009cd4:	2308      	movs	r3, #8
 8009cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cda:	e21a      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009cdc:	2310      	movs	r3, #16
 8009cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ce2:	e216      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009ce4:	2320      	movs	r3, #32
 8009ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cea:	e212      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009cec:	2340      	movs	r3, #64	@ 0x40
 8009cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cf2:	e20e      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009cf4:	2380      	movs	r3, #128	@ 0x80
 8009cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009cfa:	e20a      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009cfc:	697b      	ldr	r3, [r7, #20]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a69      	ldr	r2, [pc, #420]	@ (8009ea8 <UART_SetConfig+0x33c>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d130      	bne.n	8009d68 <UART_SetConfig+0x1fc>
 8009d06:	4b67      	ldr	r3, [pc, #412]	@ (8009ea4 <UART_SetConfig+0x338>)
 8009d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d0a:	f003 0307 	and.w	r3, r3, #7
 8009d0e:	2b05      	cmp	r3, #5
 8009d10:	d826      	bhi.n	8009d60 <UART_SetConfig+0x1f4>
 8009d12:	a201      	add	r2, pc, #4	@ (adr r2, 8009d18 <UART_SetConfig+0x1ac>)
 8009d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d18:	08009d31 	.word	0x08009d31
 8009d1c:	08009d39 	.word	0x08009d39
 8009d20:	08009d41 	.word	0x08009d41
 8009d24:	08009d49 	.word	0x08009d49
 8009d28:	08009d51 	.word	0x08009d51
 8009d2c:	08009d59 	.word	0x08009d59
 8009d30:	2300      	movs	r3, #0
 8009d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d36:	e1ec      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d38:	2304      	movs	r3, #4
 8009d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d3e:	e1e8      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d40:	2308      	movs	r3, #8
 8009d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d46:	e1e4      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d48:	2310      	movs	r3, #16
 8009d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d4e:	e1e0      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d50:	2320      	movs	r3, #32
 8009d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d56:	e1dc      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d58:	2340      	movs	r3, #64	@ 0x40
 8009d5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d5e:	e1d8      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d60:	2380      	movs	r3, #128	@ 0x80
 8009d62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009d66:	e1d4      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	4a4f      	ldr	r2, [pc, #316]	@ (8009eac <UART_SetConfig+0x340>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d130      	bne.n	8009dd4 <UART_SetConfig+0x268>
 8009d72:	4b4c      	ldr	r3, [pc, #304]	@ (8009ea4 <UART_SetConfig+0x338>)
 8009d74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d76:	f003 0307 	and.w	r3, r3, #7
 8009d7a:	2b05      	cmp	r3, #5
 8009d7c:	d826      	bhi.n	8009dcc <UART_SetConfig+0x260>
 8009d7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009d84 <UART_SetConfig+0x218>)
 8009d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d84:	08009d9d 	.word	0x08009d9d
 8009d88:	08009da5 	.word	0x08009da5
 8009d8c:	08009dad 	.word	0x08009dad
 8009d90:	08009db5 	.word	0x08009db5
 8009d94:	08009dbd 	.word	0x08009dbd
 8009d98:	08009dc5 	.word	0x08009dc5
 8009d9c:	2300      	movs	r3, #0
 8009d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009da2:	e1b6      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009da4:	2304      	movs	r3, #4
 8009da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009daa:	e1b2      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009dac:	2308      	movs	r3, #8
 8009dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009db2:	e1ae      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009db4:	2310      	movs	r3, #16
 8009db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dba:	e1aa      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009dbc:	2320      	movs	r3, #32
 8009dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dc2:	e1a6      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009dc4:	2340      	movs	r3, #64	@ 0x40
 8009dc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dca:	e1a2      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009dcc:	2380      	movs	r3, #128	@ 0x80
 8009dce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009dd2:	e19e      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	681b      	ldr	r3, [r3, #0]
 8009dd8:	4a35      	ldr	r2, [pc, #212]	@ (8009eb0 <UART_SetConfig+0x344>)
 8009dda:	4293      	cmp	r3, r2
 8009ddc:	d130      	bne.n	8009e40 <UART_SetConfig+0x2d4>
 8009dde:	4b31      	ldr	r3, [pc, #196]	@ (8009ea4 <UART_SetConfig+0x338>)
 8009de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009de2:	f003 0307 	and.w	r3, r3, #7
 8009de6:	2b05      	cmp	r3, #5
 8009de8:	d826      	bhi.n	8009e38 <UART_SetConfig+0x2cc>
 8009dea:	a201      	add	r2, pc, #4	@ (adr r2, 8009df0 <UART_SetConfig+0x284>)
 8009dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df0:	08009e09 	.word	0x08009e09
 8009df4:	08009e11 	.word	0x08009e11
 8009df8:	08009e19 	.word	0x08009e19
 8009dfc:	08009e21 	.word	0x08009e21
 8009e00:	08009e29 	.word	0x08009e29
 8009e04:	08009e31 	.word	0x08009e31
 8009e08:	2300      	movs	r3, #0
 8009e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e0e:	e180      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e10:	2304      	movs	r3, #4
 8009e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e16:	e17c      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e18:	2308      	movs	r3, #8
 8009e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e1e:	e178      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e20:	2310      	movs	r3, #16
 8009e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e26:	e174      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e28:	2320      	movs	r3, #32
 8009e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e2e:	e170      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e30:	2340      	movs	r3, #64	@ 0x40
 8009e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e36:	e16c      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e38:	2380      	movs	r3, #128	@ 0x80
 8009e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e3e:	e168      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e40:	697b      	ldr	r3, [r7, #20]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	4a1b      	ldr	r2, [pc, #108]	@ (8009eb4 <UART_SetConfig+0x348>)
 8009e46:	4293      	cmp	r3, r2
 8009e48:	d142      	bne.n	8009ed0 <UART_SetConfig+0x364>
 8009e4a:	4b16      	ldr	r3, [pc, #88]	@ (8009ea4 <UART_SetConfig+0x338>)
 8009e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009e4e:	f003 0307 	and.w	r3, r3, #7
 8009e52:	2b05      	cmp	r3, #5
 8009e54:	d838      	bhi.n	8009ec8 <UART_SetConfig+0x35c>
 8009e56:	a201      	add	r2, pc, #4	@ (adr r2, 8009e5c <UART_SetConfig+0x2f0>)
 8009e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5c:	08009e75 	.word	0x08009e75
 8009e60:	08009e7d 	.word	0x08009e7d
 8009e64:	08009e85 	.word	0x08009e85
 8009e68:	08009e8d 	.word	0x08009e8d
 8009e6c:	08009eb9 	.word	0x08009eb9
 8009e70:	08009ec1 	.word	0x08009ec1
 8009e74:	2300      	movs	r3, #0
 8009e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e7a:	e14a      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e7c:	2304      	movs	r3, #4
 8009e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e82:	e146      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e84:	2308      	movs	r3, #8
 8009e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e8a:	e142      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e8c:	2310      	movs	r3, #16
 8009e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009e92:	e13e      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009e94:	cfff69f3 	.word	0xcfff69f3
 8009e98:	58000c00 	.word	0x58000c00
 8009e9c:	11fff4ff 	.word	0x11fff4ff
 8009ea0:	40011000 	.word	0x40011000
 8009ea4:	58024400 	.word	0x58024400
 8009ea8:	40004400 	.word	0x40004400
 8009eac:	40004800 	.word	0x40004800
 8009eb0:	40004c00 	.word	0x40004c00
 8009eb4:	40005000 	.word	0x40005000
 8009eb8:	2320      	movs	r3, #32
 8009eba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ebe:	e128      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009ec0:	2340      	movs	r3, #64	@ 0x40
 8009ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ec6:	e124      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009ec8:	2380      	movs	r3, #128	@ 0x80
 8009eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009ece:	e120      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009ed0:	697b      	ldr	r3, [r7, #20]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4acb      	ldr	r2, [pc, #812]	@ (800a204 <UART_SetConfig+0x698>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d176      	bne.n	8009fc8 <UART_SetConfig+0x45c>
 8009eda:	4bcb      	ldr	r3, [pc, #812]	@ (800a208 <UART_SetConfig+0x69c>)
 8009edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ede:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009ee2:	2b28      	cmp	r3, #40	@ 0x28
 8009ee4:	d86c      	bhi.n	8009fc0 <UART_SetConfig+0x454>
 8009ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8009eec <UART_SetConfig+0x380>)
 8009ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eec:	08009f91 	.word	0x08009f91
 8009ef0:	08009fc1 	.word	0x08009fc1
 8009ef4:	08009fc1 	.word	0x08009fc1
 8009ef8:	08009fc1 	.word	0x08009fc1
 8009efc:	08009fc1 	.word	0x08009fc1
 8009f00:	08009fc1 	.word	0x08009fc1
 8009f04:	08009fc1 	.word	0x08009fc1
 8009f08:	08009fc1 	.word	0x08009fc1
 8009f0c:	08009f99 	.word	0x08009f99
 8009f10:	08009fc1 	.word	0x08009fc1
 8009f14:	08009fc1 	.word	0x08009fc1
 8009f18:	08009fc1 	.word	0x08009fc1
 8009f1c:	08009fc1 	.word	0x08009fc1
 8009f20:	08009fc1 	.word	0x08009fc1
 8009f24:	08009fc1 	.word	0x08009fc1
 8009f28:	08009fc1 	.word	0x08009fc1
 8009f2c:	08009fa1 	.word	0x08009fa1
 8009f30:	08009fc1 	.word	0x08009fc1
 8009f34:	08009fc1 	.word	0x08009fc1
 8009f38:	08009fc1 	.word	0x08009fc1
 8009f3c:	08009fc1 	.word	0x08009fc1
 8009f40:	08009fc1 	.word	0x08009fc1
 8009f44:	08009fc1 	.word	0x08009fc1
 8009f48:	08009fc1 	.word	0x08009fc1
 8009f4c:	08009fa9 	.word	0x08009fa9
 8009f50:	08009fc1 	.word	0x08009fc1
 8009f54:	08009fc1 	.word	0x08009fc1
 8009f58:	08009fc1 	.word	0x08009fc1
 8009f5c:	08009fc1 	.word	0x08009fc1
 8009f60:	08009fc1 	.word	0x08009fc1
 8009f64:	08009fc1 	.word	0x08009fc1
 8009f68:	08009fc1 	.word	0x08009fc1
 8009f6c:	08009fb1 	.word	0x08009fb1
 8009f70:	08009fc1 	.word	0x08009fc1
 8009f74:	08009fc1 	.word	0x08009fc1
 8009f78:	08009fc1 	.word	0x08009fc1
 8009f7c:	08009fc1 	.word	0x08009fc1
 8009f80:	08009fc1 	.word	0x08009fc1
 8009f84:	08009fc1 	.word	0x08009fc1
 8009f88:	08009fc1 	.word	0x08009fc1
 8009f8c:	08009fb9 	.word	0x08009fb9
 8009f90:	2301      	movs	r3, #1
 8009f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f96:	e0bc      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009f98:	2304      	movs	r3, #4
 8009f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009f9e:	e0b8      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009fa0:	2308      	movs	r3, #8
 8009fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fa6:	e0b4      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009fa8:	2310      	movs	r3, #16
 8009faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fae:	e0b0      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009fb0:	2320      	movs	r3, #32
 8009fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fb6:	e0ac      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009fb8:	2340      	movs	r3, #64	@ 0x40
 8009fba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fbe:	e0a8      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009fc0:	2380      	movs	r3, #128	@ 0x80
 8009fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009fc6:	e0a4      	b.n	800a112 <UART_SetConfig+0x5a6>
 8009fc8:	697b      	ldr	r3, [r7, #20]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a8f      	ldr	r2, [pc, #572]	@ (800a20c <UART_SetConfig+0x6a0>)
 8009fce:	4293      	cmp	r3, r2
 8009fd0:	d130      	bne.n	800a034 <UART_SetConfig+0x4c8>
 8009fd2:	4b8d      	ldr	r3, [pc, #564]	@ (800a208 <UART_SetConfig+0x69c>)
 8009fd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fd6:	f003 0307 	and.w	r3, r3, #7
 8009fda:	2b05      	cmp	r3, #5
 8009fdc:	d826      	bhi.n	800a02c <UART_SetConfig+0x4c0>
 8009fde:	a201      	add	r2, pc, #4	@ (adr r2, 8009fe4 <UART_SetConfig+0x478>)
 8009fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fe4:	08009ffd 	.word	0x08009ffd
 8009fe8:	0800a005 	.word	0x0800a005
 8009fec:	0800a00d 	.word	0x0800a00d
 8009ff0:	0800a015 	.word	0x0800a015
 8009ff4:	0800a01d 	.word	0x0800a01d
 8009ff8:	0800a025 	.word	0x0800a025
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a002:	e086      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a004:	2304      	movs	r3, #4
 800a006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a00a:	e082      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a00c:	2308      	movs	r3, #8
 800a00e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a012:	e07e      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a014:	2310      	movs	r3, #16
 800a016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a01a:	e07a      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a01c:	2320      	movs	r3, #32
 800a01e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a022:	e076      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a024:	2340      	movs	r3, #64	@ 0x40
 800a026:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a02a:	e072      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a02c:	2380      	movs	r3, #128	@ 0x80
 800a02e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a032:	e06e      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a75      	ldr	r2, [pc, #468]	@ (800a210 <UART_SetConfig+0x6a4>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d130      	bne.n	800a0a0 <UART_SetConfig+0x534>
 800a03e:	4b72      	ldr	r3, [pc, #456]	@ (800a208 <UART_SetConfig+0x69c>)
 800a040:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a042:	f003 0307 	and.w	r3, r3, #7
 800a046:	2b05      	cmp	r3, #5
 800a048:	d826      	bhi.n	800a098 <UART_SetConfig+0x52c>
 800a04a:	a201      	add	r2, pc, #4	@ (adr r2, 800a050 <UART_SetConfig+0x4e4>)
 800a04c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a050:	0800a069 	.word	0x0800a069
 800a054:	0800a071 	.word	0x0800a071
 800a058:	0800a079 	.word	0x0800a079
 800a05c:	0800a081 	.word	0x0800a081
 800a060:	0800a089 	.word	0x0800a089
 800a064:	0800a091 	.word	0x0800a091
 800a068:	2300      	movs	r3, #0
 800a06a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a06e:	e050      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a070:	2304      	movs	r3, #4
 800a072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a076:	e04c      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a078:	2308      	movs	r3, #8
 800a07a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a07e:	e048      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a080:	2310      	movs	r3, #16
 800a082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a086:	e044      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a088:	2320      	movs	r3, #32
 800a08a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a08e:	e040      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a090:	2340      	movs	r3, #64	@ 0x40
 800a092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a096:	e03c      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a098:	2380      	movs	r3, #128	@ 0x80
 800a09a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a09e:	e038      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a5b      	ldr	r2, [pc, #364]	@ (800a214 <UART_SetConfig+0x6a8>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d130      	bne.n	800a10c <UART_SetConfig+0x5a0>
 800a0aa:	4b57      	ldr	r3, [pc, #348]	@ (800a208 <UART_SetConfig+0x69c>)
 800a0ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0ae:	f003 0307 	and.w	r3, r3, #7
 800a0b2:	2b05      	cmp	r3, #5
 800a0b4:	d826      	bhi.n	800a104 <UART_SetConfig+0x598>
 800a0b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a0bc <UART_SetConfig+0x550>)
 800a0b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0bc:	0800a0d5 	.word	0x0800a0d5
 800a0c0:	0800a0dd 	.word	0x0800a0dd
 800a0c4:	0800a0e5 	.word	0x0800a0e5
 800a0c8:	0800a0ed 	.word	0x0800a0ed
 800a0cc:	0800a0f5 	.word	0x0800a0f5
 800a0d0:	0800a0fd 	.word	0x0800a0fd
 800a0d4:	2302      	movs	r3, #2
 800a0d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0da:	e01a      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a0dc:	2304      	movs	r3, #4
 800a0de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0e2:	e016      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a0e4:	2308      	movs	r3, #8
 800a0e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0ea:	e012      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a0ec:	2310      	movs	r3, #16
 800a0ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0f2:	e00e      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a0f4:	2320      	movs	r3, #32
 800a0f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a0fa:	e00a      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a0fc:	2340      	movs	r3, #64	@ 0x40
 800a0fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a102:	e006      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a104:	2380      	movs	r3, #128	@ 0x80
 800a106:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a10a:	e002      	b.n	800a112 <UART_SetConfig+0x5a6>
 800a10c:	2380      	movs	r3, #128	@ 0x80
 800a10e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a112:	697b      	ldr	r3, [r7, #20]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a3f      	ldr	r2, [pc, #252]	@ (800a214 <UART_SetConfig+0x6a8>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	f040 80f8 	bne.w	800a30e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a11e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a122:	2b20      	cmp	r3, #32
 800a124:	dc46      	bgt.n	800a1b4 <UART_SetConfig+0x648>
 800a126:	2b02      	cmp	r3, #2
 800a128:	f2c0 8082 	blt.w	800a230 <UART_SetConfig+0x6c4>
 800a12c:	3b02      	subs	r3, #2
 800a12e:	2b1e      	cmp	r3, #30
 800a130:	d87e      	bhi.n	800a230 <UART_SetConfig+0x6c4>
 800a132:	a201      	add	r2, pc, #4	@ (adr r2, 800a138 <UART_SetConfig+0x5cc>)
 800a134:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a138:	0800a1bb 	.word	0x0800a1bb
 800a13c:	0800a231 	.word	0x0800a231
 800a140:	0800a1c3 	.word	0x0800a1c3
 800a144:	0800a231 	.word	0x0800a231
 800a148:	0800a231 	.word	0x0800a231
 800a14c:	0800a231 	.word	0x0800a231
 800a150:	0800a1d3 	.word	0x0800a1d3
 800a154:	0800a231 	.word	0x0800a231
 800a158:	0800a231 	.word	0x0800a231
 800a15c:	0800a231 	.word	0x0800a231
 800a160:	0800a231 	.word	0x0800a231
 800a164:	0800a231 	.word	0x0800a231
 800a168:	0800a231 	.word	0x0800a231
 800a16c:	0800a231 	.word	0x0800a231
 800a170:	0800a1e3 	.word	0x0800a1e3
 800a174:	0800a231 	.word	0x0800a231
 800a178:	0800a231 	.word	0x0800a231
 800a17c:	0800a231 	.word	0x0800a231
 800a180:	0800a231 	.word	0x0800a231
 800a184:	0800a231 	.word	0x0800a231
 800a188:	0800a231 	.word	0x0800a231
 800a18c:	0800a231 	.word	0x0800a231
 800a190:	0800a231 	.word	0x0800a231
 800a194:	0800a231 	.word	0x0800a231
 800a198:	0800a231 	.word	0x0800a231
 800a19c:	0800a231 	.word	0x0800a231
 800a1a0:	0800a231 	.word	0x0800a231
 800a1a4:	0800a231 	.word	0x0800a231
 800a1a8:	0800a231 	.word	0x0800a231
 800a1ac:	0800a231 	.word	0x0800a231
 800a1b0:	0800a223 	.word	0x0800a223
 800a1b4:	2b40      	cmp	r3, #64	@ 0x40
 800a1b6:	d037      	beq.n	800a228 <UART_SetConfig+0x6bc>
 800a1b8:	e03a      	b.n	800a230 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800a1ba:	f7fd f921 	bl	8007400 <HAL_RCCEx_GetD3PCLK1Freq>
 800a1be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a1c0:	e03c      	b.n	800a23c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1c2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f7fd f930 	bl	800742c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a1cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1d0:	e034      	b.n	800a23c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1d2:	f107 0318 	add.w	r3, r7, #24
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f7fd fa7c 	bl	80076d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a1dc:	69fb      	ldr	r3, [r7, #28]
 800a1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a1e0:	e02c      	b.n	800a23c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a1e2:	4b09      	ldr	r3, [pc, #36]	@ (800a208 <UART_SetConfig+0x69c>)
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0320 	and.w	r3, r3, #32
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d016      	beq.n	800a21c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a1ee:	4b06      	ldr	r3, [pc, #24]	@ (800a208 <UART_SetConfig+0x69c>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	08db      	lsrs	r3, r3, #3
 800a1f4:	f003 0303 	and.w	r3, r3, #3
 800a1f8:	4a07      	ldr	r2, [pc, #28]	@ (800a218 <UART_SetConfig+0x6ac>)
 800a1fa:	fa22 f303 	lsr.w	r3, r2, r3
 800a1fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a200:	e01c      	b.n	800a23c <UART_SetConfig+0x6d0>
 800a202:	bf00      	nop
 800a204:	40011400 	.word	0x40011400
 800a208:	58024400 	.word	0x58024400
 800a20c:	40007800 	.word	0x40007800
 800a210:	40007c00 	.word	0x40007c00
 800a214:	58000c00 	.word	0x58000c00
 800a218:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800a21c:	4b9d      	ldr	r3, [pc, #628]	@ (800a494 <UART_SetConfig+0x928>)
 800a21e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a220:	e00c      	b.n	800a23c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a222:	4b9d      	ldr	r3, [pc, #628]	@ (800a498 <UART_SetConfig+0x92c>)
 800a224:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a226:	e009      	b.n	800a23c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a228:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a22c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a22e:	e005      	b.n	800a23c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800a230:	2300      	movs	r3, #0
 800a232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a234:	2301      	movs	r3, #1
 800a236:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a23a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a23c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a23e:	2b00      	cmp	r3, #0
 800a240:	f000 81de 	beq.w	800a600 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a248:	4a94      	ldr	r2, [pc, #592]	@ (800a49c <UART_SetConfig+0x930>)
 800a24a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a24e:	461a      	mov	r2, r3
 800a250:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a252:	fbb3 f3f2 	udiv	r3, r3, r2
 800a256:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	685a      	ldr	r2, [r3, #4]
 800a25c:	4613      	mov	r3, r2
 800a25e:	005b      	lsls	r3, r3, #1
 800a260:	4413      	add	r3, r2
 800a262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a264:	429a      	cmp	r2, r3
 800a266:	d305      	bcc.n	800a274 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a26e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a270:	429a      	cmp	r2, r3
 800a272:	d903      	bls.n	800a27c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800a274:	2301      	movs	r3, #1
 800a276:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a27a:	e1c1      	b.n	800a600 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a27c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a27e:	2200      	movs	r2, #0
 800a280:	60bb      	str	r3, [r7, #8]
 800a282:	60fa      	str	r2, [r7, #12]
 800a284:	697b      	ldr	r3, [r7, #20]
 800a286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a288:	4a84      	ldr	r2, [pc, #528]	@ (800a49c <UART_SetConfig+0x930>)
 800a28a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a28e:	b29b      	uxth	r3, r3
 800a290:	2200      	movs	r2, #0
 800a292:	603b      	str	r3, [r7, #0]
 800a294:	607a      	str	r2, [r7, #4]
 800a296:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a29a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a29e:	f7f6 f86f 	bl	8000380 <__aeabi_uldivmod>
 800a2a2:	4602      	mov	r2, r0
 800a2a4:	460b      	mov	r3, r1
 800a2a6:	4610      	mov	r0, r2
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	f04f 0200 	mov.w	r2, #0
 800a2ae:	f04f 0300 	mov.w	r3, #0
 800a2b2:	020b      	lsls	r3, r1, #8
 800a2b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a2b8:	0202      	lsls	r2, r0, #8
 800a2ba:	6979      	ldr	r1, [r7, #20]
 800a2bc:	6849      	ldr	r1, [r1, #4]
 800a2be:	0849      	lsrs	r1, r1, #1
 800a2c0:	2000      	movs	r0, #0
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	4605      	mov	r5, r0
 800a2c6:	eb12 0804 	adds.w	r8, r2, r4
 800a2ca:	eb43 0905 	adc.w	r9, r3, r5
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	685b      	ldr	r3, [r3, #4]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	469a      	mov	sl, r3
 800a2d6:	4693      	mov	fp, r2
 800a2d8:	4652      	mov	r2, sl
 800a2da:	465b      	mov	r3, fp
 800a2dc:	4640      	mov	r0, r8
 800a2de:	4649      	mov	r1, r9
 800a2e0:	f7f6 f84e 	bl	8000380 <__aeabi_uldivmod>
 800a2e4:	4602      	mov	r2, r0
 800a2e6:	460b      	mov	r3, r1
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2f2:	d308      	bcc.n	800a306 <UART_SetConfig+0x79a>
 800a2f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a2fa:	d204      	bcs.n	800a306 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a302:	60da      	str	r2, [r3, #12]
 800a304:	e17c      	b.n	800a600 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800a306:	2301      	movs	r3, #1
 800a308:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a30c:	e178      	b.n	800a600 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	69db      	ldr	r3, [r3, #28]
 800a312:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a316:	f040 80c5 	bne.w	800a4a4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800a31a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a31e:	2b20      	cmp	r3, #32
 800a320:	dc48      	bgt.n	800a3b4 <UART_SetConfig+0x848>
 800a322:	2b00      	cmp	r3, #0
 800a324:	db7b      	blt.n	800a41e <UART_SetConfig+0x8b2>
 800a326:	2b20      	cmp	r3, #32
 800a328:	d879      	bhi.n	800a41e <UART_SetConfig+0x8b2>
 800a32a:	a201      	add	r2, pc, #4	@ (adr r2, 800a330 <UART_SetConfig+0x7c4>)
 800a32c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a330:	0800a3bb 	.word	0x0800a3bb
 800a334:	0800a3c3 	.word	0x0800a3c3
 800a338:	0800a41f 	.word	0x0800a41f
 800a33c:	0800a41f 	.word	0x0800a41f
 800a340:	0800a3cb 	.word	0x0800a3cb
 800a344:	0800a41f 	.word	0x0800a41f
 800a348:	0800a41f 	.word	0x0800a41f
 800a34c:	0800a41f 	.word	0x0800a41f
 800a350:	0800a3db 	.word	0x0800a3db
 800a354:	0800a41f 	.word	0x0800a41f
 800a358:	0800a41f 	.word	0x0800a41f
 800a35c:	0800a41f 	.word	0x0800a41f
 800a360:	0800a41f 	.word	0x0800a41f
 800a364:	0800a41f 	.word	0x0800a41f
 800a368:	0800a41f 	.word	0x0800a41f
 800a36c:	0800a41f 	.word	0x0800a41f
 800a370:	0800a3eb 	.word	0x0800a3eb
 800a374:	0800a41f 	.word	0x0800a41f
 800a378:	0800a41f 	.word	0x0800a41f
 800a37c:	0800a41f 	.word	0x0800a41f
 800a380:	0800a41f 	.word	0x0800a41f
 800a384:	0800a41f 	.word	0x0800a41f
 800a388:	0800a41f 	.word	0x0800a41f
 800a38c:	0800a41f 	.word	0x0800a41f
 800a390:	0800a41f 	.word	0x0800a41f
 800a394:	0800a41f 	.word	0x0800a41f
 800a398:	0800a41f 	.word	0x0800a41f
 800a39c:	0800a41f 	.word	0x0800a41f
 800a3a0:	0800a41f 	.word	0x0800a41f
 800a3a4:	0800a41f 	.word	0x0800a41f
 800a3a8:	0800a41f 	.word	0x0800a41f
 800a3ac:	0800a41f 	.word	0x0800a41f
 800a3b0:	0800a411 	.word	0x0800a411
 800a3b4:	2b40      	cmp	r3, #64	@ 0x40
 800a3b6:	d02e      	beq.n	800a416 <UART_SetConfig+0x8aa>
 800a3b8:	e031      	b.n	800a41e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a3ba:	f7fb fdeb 	bl	8005f94 <HAL_RCC_GetPCLK1Freq>
 800a3be:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a3c0:	e033      	b.n	800a42a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a3c2:	f7fb fdfd 	bl	8005fc0 <HAL_RCC_GetPCLK2Freq>
 800a3c6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a3c8:	e02f      	b.n	800a42a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a3ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	f7fd f82c 	bl	800742c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3d8:	e027      	b.n	800a42a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a3da:	f107 0318 	add.w	r3, r7, #24
 800a3de:	4618      	mov	r0, r3
 800a3e0:	f7fd f978 	bl	80076d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a3e4:	69fb      	ldr	r3, [r7, #28]
 800a3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a3e8:	e01f      	b.n	800a42a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3ea:	4b2d      	ldr	r3, [pc, #180]	@ (800a4a0 <UART_SetConfig+0x934>)
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 0320 	and.w	r3, r3, #32
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d009      	beq.n	800a40a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a3f6:	4b2a      	ldr	r3, [pc, #168]	@ (800a4a0 <UART_SetConfig+0x934>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	08db      	lsrs	r3, r3, #3
 800a3fc:	f003 0303 	and.w	r3, r3, #3
 800a400:	4a24      	ldr	r2, [pc, #144]	@ (800a494 <UART_SetConfig+0x928>)
 800a402:	fa22 f303 	lsr.w	r3, r2, r3
 800a406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a408:	e00f      	b.n	800a42a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800a40a:	4b22      	ldr	r3, [pc, #136]	@ (800a494 <UART_SetConfig+0x928>)
 800a40c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a40e:	e00c      	b.n	800a42a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a410:	4b21      	ldr	r3, [pc, #132]	@ (800a498 <UART_SetConfig+0x92c>)
 800a412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a414:	e009      	b.n	800a42a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a41c:	e005      	b.n	800a42a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800a41e:	2300      	movs	r3, #0
 800a420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a428:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a42a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f000 80e7 	beq.w	800a600 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a436:	4a19      	ldr	r2, [pc, #100]	@ (800a49c <UART_SetConfig+0x930>)
 800a438:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a43c:	461a      	mov	r2, r3
 800a43e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a440:	fbb3 f3f2 	udiv	r3, r3, r2
 800a444:	005a      	lsls	r2, r3, #1
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	085b      	lsrs	r3, r3, #1
 800a44c:	441a      	add	r2, r3
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	685b      	ldr	r3, [r3, #4]
 800a452:	fbb2 f3f3 	udiv	r3, r2, r3
 800a456:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a45a:	2b0f      	cmp	r3, #15
 800a45c:	d916      	bls.n	800a48c <UART_SetConfig+0x920>
 800a45e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a460:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a464:	d212      	bcs.n	800a48c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a468:	b29b      	uxth	r3, r3
 800a46a:	f023 030f 	bic.w	r3, r3, #15
 800a46e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a472:	085b      	lsrs	r3, r3, #1
 800a474:	b29b      	uxth	r3, r3
 800a476:	f003 0307 	and.w	r3, r3, #7
 800a47a:	b29a      	uxth	r2, r3
 800a47c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a47e:	4313      	orrs	r3, r2
 800a480:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800a482:	697b      	ldr	r3, [r7, #20]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a488:	60da      	str	r2, [r3, #12]
 800a48a:	e0b9      	b.n	800a600 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a48c:	2301      	movs	r3, #1
 800a48e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800a492:	e0b5      	b.n	800a600 <UART_SetConfig+0xa94>
 800a494:	03d09000 	.word	0x03d09000
 800a498:	003d0900 	.word	0x003d0900
 800a49c:	0800b6f0 	.word	0x0800b6f0
 800a4a0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800a4a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a4a8:	2b20      	cmp	r3, #32
 800a4aa:	dc49      	bgt.n	800a540 <UART_SetConfig+0x9d4>
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	db7c      	blt.n	800a5aa <UART_SetConfig+0xa3e>
 800a4b0:	2b20      	cmp	r3, #32
 800a4b2:	d87a      	bhi.n	800a5aa <UART_SetConfig+0xa3e>
 800a4b4:	a201      	add	r2, pc, #4	@ (adr r2, 800a4bc <UART_SetConfig+0x950>)
 800a4b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4ba:	bf00      	nop
 800a4bc:	0800a547 	.word	0x0800a547
 800a4c0:	0800a54f 	.word	0x0800a54f
 800a4c4:	0800a5ab 	.word	0x0800a5ab
 800a4c8:	0800a5ab 	.word	0x0800a5ab
 800a4cc:	0800a557 	.word	0x0800a557
 800a4d0:	0800a5ab 	.word	0x0800a5ab
 800a4d4:	0800a5ab 	.word	0x0800a5ab
 800a4d8:	0800a5ab 	.word	0x0800a5ab
 800a4dc:	0800a567 	.word	0x0800a567
 800a4e0:	0800a5ab 	.word	0x0800a5ab
 800a4e4:	0800a5ab 	.word	0x0800a5ab
 800a4e8:	0800a5ab 	.word	0x0800a5ab
 800a4ec:	0800a5ab 	.word	0x0800a5ab
 800a4f0:	0800a5ab 	.word	0x0800a5ab
 800a4f4:	0800a5ab 	.word	0x0800a5ab
 800a4f8:	0800a5ab 	.word	0x0800a5ab
 800a4fc:	0800a577 	.word	0x0800a577
 800a500:	0800a5ab 	.word	0x0800a5ab
 800a504:	0800a5ab 	.word	0x0800a5ab
 800a508:	0800a5ab 	.word	0x0800a5ab
 800a50c:	0800a5ab 	.word	0x0800a5ab
 800a510:	0800a5ab 	.word	0x0800a5ab
 800a514:	0800a5ab 	.word	0x0800a5ab
 800a518:	0800a5ab 	.word	0x0800a5ab
 800a51c:	0800a5ab 	.word	0x0800a5ab
 800a520:	0800a5ab 	.word	0x0800a5ab
 800a524:	0800a5ab 	.word	0x0800a5ab
 800a528:	0800a5ab 	.word	0x0800a5ab
 800a52c:	0800a5ab 	.word	0x0800a5ab
 800a530:	0800a5ab 	.word	0x0800a5ab
 800a534:	0800a5ab 	.word	0x0800a5ab
 800a538:	0800a5ab 	.word	0x0800a5ab
 800a53c:	0800a59d 	.word	0x0800a59d
 800a540:	2b40      	cmp	r3, #64	@ 0x40
 800a542:	d02e      	beq.n	800a5a2 <UART_SetConfig+0xa36>
 800a544:	e031      	b.n	800a5aa <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a546:	f7fb fd25 	bl	8005f94 <HAL_RCC_GetPCLK1Freq>
 800a54a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a54c:	e033      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a54e:	f7fb fd37 	bl	8005fc0 <HAL_RCC_GetPCLK2Freq>
 800a552:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800a554:	e02f      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a556:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a55a:	4618      	mov	r0, r3
 800a55c:	f7fc ff66 	bl	800742c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800a560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a562:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a564:	e027      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a566:	f107 0318 	add.w	r3, r7, #24
 800a56a:	4618      	mov	r0, r3
 800a56c:	f7fd f8b2 	bl	80076d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800a570:	69fb      	ldr	r3, [r7, #28]
 800a572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a574:	e01f      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a576:	4b2d      	ldr	r3, [pc, #180]	@ (800a62c <UART_SetConfig+0xac0>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	f003 0320 	and.w	r3, r3, #32
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d009      	beq.n	800a596 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800a582:	4b2a      	ldr	r3, [pc, #168]	@ (800a62c <UART_SetConfig+0xac0>)
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	08db      	lsrs	r3, r3, #3
 800a588:	f003 0303 	and.w	r3, r3, #3
 800a58c:	4a28      	ldr	r2, [pc, #160]	@ (800a630 <UART_SetConfig+0xac4>)
 800a58e:	fa22 f303 	lsr.w	r3, r2, r3
 800a592:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800a594:	e00f      	b.n	800a5b6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800a596:	4b26      	ldr	r3, [pc, #152]	@ (800a630 <UART_SetConfig+0xac4>)
 800a598:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a59a:	e00c      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800a59c:	4b25      	ldr	r3, [pc, #148]	@ (800a634 <UART_SetConfig+0xac8>)
 800a59e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5a0:	e009      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a5a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a5a8:	e005      	b.n	800a5b6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800a5b4:	bf00      	nop
    }

    if (pclk != 0U)
 800a5b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d021      	beq.n	800a600 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5bc:	697b      	ldr	r3, [r7, #20]
 800a5be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c0:	4a1d      	ldr	r2, [pc, #116]	@ (800a638 <UART_SetConfig+0xacc>)
 800a5c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a5c6:	461a      	mov	r2, r3
 800a5c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a5ca:	fbb3 f2f2 	udiv	r2, r3, r2
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	685b      	ldr	r3, [r3, #4]
 800a5d2:	085b      	lsrs	r3, r3, #1
 800a5d4:	441a      	add	r2, r3
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	685b      	ldr	r3, [r3, #4]
 800a5da:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5de:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a5e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e2:	2b0f      	cmp	r3, #15
 800a5e4:	d909      	bls.n	800a5fa <UART_SetConfig+0xa8e>
 800a5e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5ec:	d205      	bcs.n	800a5fa <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a5ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a5f0:	b29a      	uxth	r2, r3
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	60da      	str	r2, [r3, #12]
 800a5f8:	e002      	b.n	800a600 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800a5fa:	2301      	movs	r3, #1
 800a5fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a600:	697b      	ldr	r3, [r7, #20]
 800a602:	2201      	movs	r2, #1
 800a604:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a608:	697b      	ldr	r3, [r7, #20]
 800a60a:	2201      	movs	r2, #1
 800a60c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	2200      	movs	r2, #0
 800a614:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	2200      	movs	r2, #0
 800a61a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a61c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800a620:	4618      	mov	r0, r3
 800a622:	3748      	adds	r7, #72	@ 0x48
 800a624:	46bd      	mov	sp, r7
 800a626:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a62a:	bf00      	nop
 800a62c:	58024400 	.word	0x58024400
 800a630:	03d09000 	.word	0x03d09000
 800a634:	003d0900 	.word	0x003d0900
 800a638:	0800b6f0 	.word	0x0800b6f0

0800a63c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a648:	f003 0308 	and.w	r3, r3, #8
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d00a      	beq.n	800a666 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	430a      	orrs	r2, r1
 800a664:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a66a:	f003 0301 	and.w	r3, r3, #1
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00a      	beq.n	800a688 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	430a      	orrs	r2, r1
 800a686:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a68c:	f003 0302 	and.w	r3, r3, #2
 800a690:	2b00      	cmp	r3, #0
 800a692:	d00a      	beq.n	800a6aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6ae:	f003 0304 	and.w	r3, r3, #4
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d00a      	beq.n	800a6cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	685b      	ldr	r3, [r3, #4]
 800a6bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	430a      	orrs	r2, r1
 800a6ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6d0:	f003 0310 	and.w	r3, r3, #16
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d00a      	beq.n	800a6ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	689b      	ldr	r3, [r3, #8]
 800a6de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	430a      	orrs	r2, r1
 800a6ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6f2:	f003 0320 	and.w	r3, r3, #32
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d00a      	beq.n	800a710 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	689b      	ldr	r3, [r3, #8]
 800a700:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	430a      	orrs	r2, r1
 800a70e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a714:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d01a      	beq.n	800a752 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	685b      	ldr	r3, [r3, #4]
 800a722:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	430a      	orrs	r2, r1
 800a730:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a736:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a73a:	d10a      	bne.n	800a752 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	430a      	orrs	r2, r1
 800a750:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00a      	beq.n	800a774 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	685b      	ldr	r3, [r3, #4]
 800a764:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	430a      	orrs	r2, r1
 800a772:	605a      	str	r2, [r3, #4]
  }
}
 800a774:	bf00      	nop
 800a776:	370c      	adds	r7, #12
 800a778:	46bd      	mov	sp, r7
 800a77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a77e:	4770      	bx	lr

0800a780 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b098      	sub	sp, #96	@ 0x60
 800a784:	af02      	add	r7, sp, #8
 800a786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a790:	f7f8 f8c4 	bl	800291c <HAL_GetTick>
 800a794:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f003 0308 	and.w	r3, r3, #8
 800a7a0:	2b08      	cmp	r3, #8
 800a7a2:	d12f      	bne.n	800a804 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a7a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a7a8:	9300      	str	r3, [sp, #0]
 800a7aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f000 f88e 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d022      	beq.n	800a804 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a7c6:	e853 3f00 	ldrex	r3, [r3]
 800a7ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a7cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7d2:	653b      	str	r3, [r7, #80]	@ 0x50
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	461a      	mov	r2, r3
 800a7da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a7dc:	647b      	str	r3, [r7, #68]	@ 0x44
 800a7de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a7e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a7e4:	e841 2300 	strex	r3, r2, [r1]
 800a7e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a7ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d1e6      	bne.n	800a7be <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2220      	movs	r2, #32
 800a7f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2200      	movs	r2, #0
 800a7fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a800:	2303      	movs	r3, #3
 800a802:	e063      	b.n	800a8cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f003 0304 	and.w	r3, r3, #4
 800a80e:	2b04      	cmp	r3, #4
 800a810:	d149      	bne.n	800a8a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a812:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a816:	9300      	str	r3, [sp, #0]
 800a818:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a81a:	2200      	movs	r2, #0
 800a81c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 f857 	bl	800a8d4 <UART_WaitOnFlagUntilTimeout>
 800a826:	4603      	mov	r3, r0
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d03c      	beq.n	800a8a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a834:	e853 3f00 	ldrex	r3, [r3]
 800a838:	623b      	str	r3, [r7, #32]
   return(result);
 800a83a:	6a3b      	ldr	r3, [r7, #32]
 800a83c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a840:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	461a      	mov	r2, r3
 800a848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a84a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a84c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a84e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a852:	e841 2300 	strex	r3, r2, [r1]
 800a856:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d1e6      	bne.n	800a82c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	3308      	adds	r3, #8
 800a864:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a866:	693b      	ldr	r3, [r7, #16]
 800a868:	e853 3f00 	ldrex	r3, [r3]
 800a86c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	f023 0301 	bic.w	r3, r3, #1
 800a874:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	3308      	adds	r3, #8
 800a87c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a87e:	61fa      	str	r2, [r7, #28]
 800a880:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a882:	69b9      	ldr	r1, [r7, #24]
 800a884:	69fa      	ldr	r2, [r7, #28]
 800a886:	e841 2300 	strex	r3, r2, [r1]
 800a88a:	617b      	str	r3, [r7, #20]
   return(result);
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d1e5      	bne.n	800a85e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2220      	movs	r2, #32
 800a896:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	e012      	b.n	800a8cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2220      	movs	r2, #32
 800a8aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2220      	movs	r2, #32
 800a8b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a8ca:	2300      	movs	r3, #0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3758      	adds	r7, #88	@ 0x58
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	bd80      	pop	{r7, pc}

0800a8d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a8d4:	b580      	push	{r7, lr}
 800a8d6:	b084      	sub	sp, #16
 800a8d8:	af00      	add	r7, sp, #0
 800a8da:	60f8      	str	r0, [r7, #12]
 800a8dc:	60b9      	str	r1, [r7, #8]
 800a8de:	603b      	str	r3, [r7, #0]
 800a8e0:	4613      	mov	r3, r2
 800a8e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8e4:	e04f      	b.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a8e6:	69bb      	ldr	r3, [r7, #24]
 800a8e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ec:	d04b      	beq.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a8ee:	f7f8 f815 	bl	800291c <HAL_GetTick>
 800a8f2:	4602      	mov	r2, r0
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	1ad3      	subs	r3, r2, r3
 800a8f8:	69ba      	ldr	r2, [r7, #24]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d302      	bcc.n	800a904 <UART_WaitOnFlagUntilTimeout+0x30>
 800a8fe:	69bb      	ldr	r3, [r7, #24]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d101      	bne.n	800a908 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a904:	2303      	movs	r3, #3
 800a906:	e04e      	b.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f003 0304 	and.w	r3, r3, #4
 800a912:	2b00      	cmp	r3, #0
 800a914:	d037      	beq.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	2b80      	cmp	r3, #128	@ 0x80
 800a91a:	d034      	beq.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	2b40      	cmp	r3, #64	@ 0x40
 800a920:	d031      	beq.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	69db      	ldr	r3, [r3, #28]
 800a928:	f003 0308 	and.w	r3, r3, #8
 800a92c:	2b08      	cmp	r3, #8
 800a92e:	d110      	bne.n	800a952 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	681b      	ldr	r3, [r3, #0]
 800a934:	2208      	movs	r2, #8
 800a936:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a938:	68f8      	ldr	r0, [r7, #12]
 800a93a:	f000 f839 	bl	800a9b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	2208      	movs	r2, #8
 800a942:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2200      	movs	r2, #0
 800a94a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a94e:	2301      	movs	r3, #1
 800a950:	e029      	b.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	69db      	ldr	r3, [r3, #28]
 800a958:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a95c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a960:	d111      	bne.n	800a986 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a96a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a96c:	68f8      	ldr	r0, [r7, #12]
 800a96e:	f000 f81f 	bl	800a9b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	2220      	movs	r2, #32
 800a976:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	2200      	movs	r2, #0
 800a97e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a982:	2303      	movs	r3, #3
 800a984:	e00f      	b.n	800a9a6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	69da      	ldr	r2, [r3, #28]
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	4013      	ands	r3, r2
 800a990:	68ba      	ldr	r2, [r7, #8]
 800a992:	429a      	cmp	r2, r3
 800a994:	bf0c      	ite	eq
 800a996:	2301      	moveq	r3, #1
 800a998:	2300      	movne	r3, #0
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	461a      	mov	r2, r3
 800a99e:	79fb      	ldrb	r3, [r7, #7]
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d0a0      	beq.n	800a8e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a9a4:	2300      	movs	r3, #0
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3710      	adds	r7, #16
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}
	...

0800a9b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b095      	sub	sp, #84	@ 0x54
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c0:	e853 3f00 	ldrex	r3, [r3]
 800a9c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a9cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	461a      	mov	r2, r3
 800a9d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a9d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a9d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a9dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a9de:	e841 2300 	strex	r3, r2, [r1]
 800a9e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a9e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d1e6      	bne.n	800a9b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	3308      	adds	r3, #8
 800a9f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a9f2:	6a3b      	ldr	r3, [r7, #32]
 800a9f4:	e853 3f00 	ldrex	r3, [r3]
 800a9f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a9fa:	69fa      	ldr	r2, [r7, #28]
 800a9fc:	4b1e      	ldr	r3, [pc, #120]	@ (800aa78 <UART_EndRxTransfer+0xc8>)
 800a9fe:	4013      	ands	r3, r2
 800aa00:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	3308      	adds	r3, #8
 800aa08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aa0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800aa0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aa10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800aa12:	e841 2300 	strex	r3, r2, [r1]
 800aa16:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800aa18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d1e5      	bne.n	800a9ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d118      	bne.n	800aa58 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	e853 3f00 	ldrex	r3, [r3]
 800aa32:	60bb      	str	r3, [r7, #8]
   return(result);
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	f023 0310 	bic.w	r3, r3, #16
 800aa3a:	647b      	str	r3, [r7, #68]	@ 0x44
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	461a      	mov	r2, r3
 800aa42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800aa44:	61bb      	str	r3, [r7, #24]
 800aa46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa48:	6979      	ldr	r1, [r7, #20]
 800aa4a:	69ba      	ldr	r2, [r7, #24]
 800aa4c:	e841 2300 	strex	r3, r2, [r1]
 800aa50:	613b      	str	r3, [r7, #16]
   return(result);
 800aa52:	693b      	ldr	r3, [r7, #16]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d1e6      	bne.n	800aa26 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	2220      	movs	r2, #32
 800aa5c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2200      	movs	r2, #0
 800aa64:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2200      	movs	r2, #0
 800aa6a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800aa6c:	bf00      	nop
 800aa6e:	3754      	adds	r7, #84	@ 0x54
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr
 800aa78:	effffffe 	.word	0xeffffffe

0800aa7c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b084      	sub	sp, #16
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa88:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	2200      	movs	r2, #0
 800aa96:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800aa9a:	68f8      	ldr	r0, [r7, #12]
 800aa9c:	f7ff f850 	bl	8009b40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaa0:	bf00      	nop
 800aaa2:	3710      	adds	r7, #16
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b088      	sub	sp, #32
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	e853 3f00 	ldrex	r3, [r3]
 800aabc:	60bb      	str	r3, [r7, #8]
   return(result);
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aac4:	61fb      	str	r3, [r7, #28]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	461a      	mov	r2, r3
 800aacc:	69fb      	ldr	r3, [r7, #28]
 800aace:	61bb      	str	r3, [r7, #24]
 800aad0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aad2:	6979      	ldr	r1, [r7, #20]
 800aad4:	69ba      	ldr	r2, [r7, #24]
 800aad6:	e841 2300 	strex	r3, r2, [r1]
 800aada:	613b      	str	r3, [r7, #16]
   return(result);
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d1e6      	bne.n	800aab0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	2220      	movs	r2, #32
 800aae6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2200      	movs	r2, #0
 800aaee:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800aaf0:	6878      	ldr	r0, [r7, #4]
 800aaf2:	f7ff f81b 	bl	8009b2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aaf6:	bf00      	nop
 800aaf8:	3720      	adds	r7, #32
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}

0800aafe <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800aafe:	b480      	push	{r7}
 800ab00:	b083      	sub	sp, #12
 800ab02:	af00      	add	r7, sp, #0
 800ab04:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ab06:	bf00      	nop
 800ab08:	370c      	adds	r7, #12
 800ab0a:	46bd      	mov	sp, r7
 800ab0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab10:	4770      	bx	lr

0800ab12 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ab12:	b480      	push	{r7}
 800ab14:	b083      	sub	sp, #12
 800ab16:	af00      	add	r7, sp, #0
 800ab18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ab1a:	bf00      	nop
 800ab1c:	370c      	adds	r7, #12
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab24:	4770      	bx	lr

0800ab26 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ab26:	b480      	push	{r7}
 800ab28:	b083      	sub	sp, #12
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ab2e:	bf00      	nop
 800ab30:	370c      	adds	r7, #12
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr

0800ab3a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ab3a:	b480      	push	{r7}
 800ab3c:	b085      	sub	sp, #20
 800ab3e:	af00      	add	r7, sp, #0
 800ab40:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ab48:	2b01      	cmp	r3, #1
 800ab4a:	d101      	bne.n	800ab50 <HAL_UARTEx_DisableFifoMode+0x16>
 800ab4c:	2302      	movs	r3, #2
 800ab4e:	e027      	b.n	800aba0 <HAL_UARTEx_DisableFifoMode+0x66>
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2201      	movs	r2, #1
 800ab54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	2224      	movs	r2, #36	@ 0x24
 800ab5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	681a      	ldr	r2, [r3, #0]
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	681b      	ldr	r3, [r3, #0]
 800ab72:	f022 0201 	bic.w	r2, r2, #1
 800ab76:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800ab7e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2200      	movs	r2, #0
 800ab84:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	68fa      	ldr	r2, [r7, #12]
 800ab8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2220      	movs	r2, #32
 800ab92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2200      	movs	r2, #0
 800ab9a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ab9e:	2300      	movs	r3, #0
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3714      	adds	r7, #20
 800aba4:	46bd      	mov	sp, r7
 800aba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abaa:	4770      	bx	lr

0800abac <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b084      	sub	sp, #16
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
 800abb4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800abbc:	2b01      	cmp	r3, #1
 800abbe:	d101      	bne.n	800abc4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800abc0:	2302      	movs	r3, #2
 800abc2:	e02d      	b.n	800ac20 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2201      	movs	r2, #1
 800abc8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	2224      	movs	r2, #36	@ 0x24
 800abd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	681a      	ldr	r2, [r3, #0]
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f022 0201 	bic.w	r2, r2, #1
 800abea:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	689b      	ldr	r3, [r3, #8]
 800abf2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	683a      	ldr	r2, [r7, #0]
 800abfc:	430a      	orrs	r2, r1
 800abfe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f000 f84f 	bl	800aca4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	68fa      	ldr	r2, [r7, #12]
 800ac0c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2220      	movs	r2, #32
 800ac12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac1e:	2300      	movs	r3, #0
}
 800ac20:	4618      	mov	r0, r3
 800ac22:	3710      	adds	r7, #16
 800ac24:	46bd      	mov	sp, r7
 800ac26:	bd80      	pop	{r7, pc}

0800ac28 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b084      	sub	sp, #16
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800ac38:	2b01      	cmp	r3, #1
 800ac3a:	d101      	bne.n	800ac40 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ac3c:	2302      	movs	r3, #2
 800ac3e:	e02d      	b.n	800ac9c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2201      	movs	r2, #1
 800ac44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2224      	movs	r2, #36	@ 0x24
 800ac4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	681a      	ldr	r2, [r3, #0]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f022 0201 	bic.w	r2, r2, #1
 800ac66:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	689b      	ldr	r3, [r3, #8]
 800ac6e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	683a      	ldr	r2, [r7, #0]
 800ac78:	430a      	orrs	r2, r1
 800ac7a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ac7c:	6878      	ldr	r0, [r7, #4]
 800ac7e:	f000 f811 	bl	800aca4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	68fa      	ldr	r2, [r7, #12]
 800ac88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2220      	movs	r2, #32
 800ac8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2200      	movs	r2, #0
 800ac96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ac9a:	2300      	movs	r3, #0
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	3710      	adds	r7, #16
 800aca0:	46bd      	mov	sp, r7
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b085      	sub	sp, #20
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d108      	bne.n	800acc6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2201      	movs	r2, #1
 800acb8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2201      	movs	r2, #1
 800acc0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800acc4:	e031      	b.n	800ad2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800acc6:	2310      	movs	r3, #16
 800acc8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800acca:	2310      	movs	r3, #16
 800accc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	689b      	ldr	r3, [r3, #8]
 800acd4:	0e5b      	lsrs	r3, r3, #25
 800acd6:	b2db      	uxtb	r3, r3
 800acd8:	f003 0307 	and.w	r3, r3, #7
 800acdc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	0f5b      	lsrs	r3, r3, #29
 800ace6:	b2db      	uxtb	r3, r3
 800ace8:	f003 0307 	and.w	r3, r3, #7
 800acec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800acee:	7bbb      	ldrb	r3, [r7, #14]
 800acf0:	7b3a      	ldrb	r2, [r7, #12]
 800acf2:	4911      	ldr	r1, [pc, #68]	@ (800ad38 <UARTEx_SetNbDataToProcess+0x94>)
 800acf4:	5c8a      	ldrb	r2, [r1, r2]
 800acf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800acfa:	7b3a      	ldrb	r2, [r7, #12]
 800acfc:	490f      	ldr	r1, [pc, #60]	@ (800ad3c <UARTEx_SetNbDataToProcess+0x98>)
 800acfe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ad00:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad04:	b29a      	uxth	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad0c:	7bfb      	ldrb	r3, [r7, #15]
 800ad0e:	7b7a      	ldrb	r2, [r7, #13]
 800ad10:	4909      	ldr	r1, [pc, #36]	@ (800ad38 <UARTEx_SetNbDataToProcess+0x94>)
 800ad12:	5c8a      	ldrb	r2, [r1, r2]
 800ad14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800ad18:	7b7a      	ldrb	r2, [r7, #13]
 800ad1a:	4908      	ldr	r1, [pc, #32]	@ (800ad3c <UARTEx_SetNbDataToProcess+0x98>)
 800ad1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ad1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800ad22:	b29a      	uxth	r2, r3
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800ad2a:	bf00      	nop
 800ad2c:	3714      	adds	r7, #20
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad34:	4770      	bx	lr
 800ad36:	bf00      	nop
 800ad38:	0800b708 	.word	0x0800b708
 800ad3c:	0800b710 	.word	0x0800b710

0800ad40 <siprintf>:
 800ad40:	b40e      	push	{r1, r2, r3}
 800ad42:	b500      	push	{lr}
 800ad44:	b09c      	sub	sp, #112	@ 0x70
 800ad46:	ab1d      	add	r3, sp, #116	@ 0x74
 800ad48:	9002      	str	r0, [sp, #8]
 800ad4a:	9006      	str	r0, [sp, #24]
 800ad4c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ad50:	4809      	ldr	r0, [pc, #36]	@ (800ad78 <siprintf+0x38>)
 800ad52:	9107      	str	r1, [sp, #28]
 800ad54:	9104      	str	r1, [sp, #16]
 800ad56:	4909      	ldr	r1, [pc, #36]	@ (800ad7c <siprintf+0x3c>)
 800ad58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad5c:	9105      	str	r1, [sp, #20]
 800ad5e:	6800      	ldr	r0, [r0, #0]
 800ad60:	9301      	str	r3, [sp, #4]
 800ad62:	a902      	add	r1, sp, #8
 800ad64:	f000 f994 	bl	800b090 <_svfiprintf_r>
 800ad68:	9b02      	ldr	r3, [sp, #8]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	701a      	strb	r2, [r3, #0]
 800ad6e:	b01c      	add	sp, #112	@ 0x70
 800ad70:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad74:	b003      	add	sp, #12
 800ad76:	4770      	bx	lr
 800ad78:	24000014 	.word	0x24000014
 800ad7c:	ffff0208 	.word	0xffff0208

0800ad80 <memset>:
 800ad80:	4402      	add	r2, r0
 800ad82:	4603      	mov	r3, r0
 800ad84:	4293      	cmp	r3, r2
 800ad86:	d100      	bne.n	800ad8a <memset+0xa>
 800ad88:	4770      	bx	lr
 800ad8a:	f803 1b01 	strb.w	r1, [r3], #1
 800ad8e:	e7f9      	b.n	800ad84 <memset+0x4>

0800ad90 <__errno>:
 800ad90:	4b01      	ldr	r3, [pc, #4]	@ (800ad98 <__errno+0x8>)
 800ad92:	6818      	ldr	r0, [r3, #0]
 800ad94:	4770      	bx	lr
 800ad96:	bf00      	nop
 800ad98:	24000014 	.word	0x24000014

0800ad9c <__libc_init_array>:
 800ad9c:	b570      	push	{r4, r5, r6, lr}
 800ad9e:	4d0d      	ldr	r5, [pc, #52]	@ (800add4 <__libc_init_array+0x38>)
 800ada0:	4c0d      	ldr	r4, [pc, #52]	@ (800add8 <__libc_init_array+0x3c>)
 800ada2:	1b64      	subs	r4, r4, r5
 800ada4:	10a4      	asrs	r4, r4, #2
 800ada6:	2600      	movs	r6, #0
 800ada8:	42a6      	cmp	r6, r4
 800adaa:	d109      	bne.n	800adc0 <__libc_init_array+0x24>
 800adac:	4d0b      	ldr	r5, [pc, #44]	@ (800addc <__libc_init_array+0x40>)
 800adae:	4c0c      	ldr	r4, [pc, #48]	@ (800ade0 <__libc_init_array+0x44>)
 800adb0:	f000 fc66 	bl	800b680 <_init>
 800adb4:	1b64      	subs	r4, r4, r5
 800adb6:	10a4      	asrs	r4, r4, #2
 800adb8:	2600      	movs	r6, #0
 800adba:	42a6      	cmp	r6, r4
 800adbc:	d105      	bne.n	800adca <__libc_init_array+0x2e>
 800adbe:	bd70      	pop	{r4, r5, r6, pc}
 800adc0:	f855 3b04 	ldr.w	r3, [r5], #4
 800adc4:	4798      	blx	r3
 800adc6:	3601      	adds	r6, #1
 800adc8:	e7ee      	b.n	800ada8 <__libc_init_array+0xc>
 800adca:	f855 3b04 	ldr.w	r3, [r5], #4
 800adce:	4798      	blx	r3
 800add0:	3601      	adds	r6, #1
 800add2:	e7f2      	b.n	800adba <__libc_init_array+0x1e>
 800add4:	0800b754 	.word	0x0800b754
 800add8:	0800b754 	.word	0x0800b754
 800addc:	0800b754 	.word	0x0800b754
 800ade0:	0800b758 	.word	0x0800b758

0800ade4 <__retarget_lock_acquire_recursive>:
 800ade4:	4770      	bx	lr

0800ade6 <__retarget_lock_release_recursive>:
 800ade6:	4770      	bx	lr

0800ade8 <_free_r>:
 800ade8:	b538      	push	{r3, r4, r5, lr}
 800adea:	4605      	mov	r5, r0
 800adec:	2900      	cmp	r1, #0
 800adee:	d041      	beq.n	800ae74 <_free_r+0x8c>
 800adf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adf4:	1f0c      	subs	r4, r1, #4
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	bfb8      	it	lt
 800adfa:	18e4      	addlt	r4, r4, r3
 800adfc:	f000 f8e0 	bl	800afc0 <__malloc_lock>
 800ae00:	4a1d      	ldr	r2, [pc, #116]	@ (800ae78 <_free_r+0x90>)
 800ae02:	6813      	ldr	r3, [r2, #0]
 800ae04:	b933      	cbnz	r3, 800ae14 <_free_r+0x2c>
 800ae06:	6063      	str	r3, [r4, #4]
 800ae08:	6014      	str	r4, [r2, #0]
 800ae0a:	4628      	mov	r0, r5
 800ae0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae10:	f000 b8dc 	b.w	800afcc <__malloc_unlock>
 800ae14:	42a3      	cmp	r3, r4
 800ae16:	d908      	bls.n	800ae2a <_free_r+0x42>
 800ae18:	6820      	ldr	r0, [r4, #0]
 800ae1a:	1821      	adds	r1, r4, r0
 800ae1c:	428b      	cmp	r3, r1
 800ae1e:	bf01      	itttt	eq
 800ae20:	6819      	ldreq	r1, [r3, #0]
 800ae22:	685b      	ldreq	r3, [r3, #4]
 800ae24:	1809      	addeq	r1, r1, r0
 800ae26:	6021      	streq	r1, [r4, #0]
 800ae28:	e7ed      	b.n	800ae06 <_free_r+0x1e>
 800ae2a:	461a      	mov	r2, r3
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	b10b      	cbz	r3, 800ae34 <_free_r+0x4c>
 800ae30:	42a3      	cmp	r3, r4
 800ae32:	d9fa      	bls.n	800ae2a <_free_r+0x42>
 800ae34:	6811      	ldr	r1, [r2, #0]
 800ae36:	1850      	adds	r0, r2, r1
 800ae38:	42a0      	cmp	r0, r4
 800ae3a:	d10b      	bne.n	800ae54 <_free_r+0x6c>
 800ae3c:	6820      	ldr	r0, [r4, #0]
 800ae3e:	4401      	add	r1, r0
 800ae40:	1850      	adds	r0, r2, r1
 800ae42:	4283      	cmp	r3, r0
 800ae44:	6011      	str	r1, [r2, #0]
 800ae46:	d1e0      	bne.n	800ae0a <_free_r+0x22>
 800ae48:	6818      	ldr	r0, [r3, #0]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	6053      	str	r3, [r2, #4]
 800ae4e:	4408      	add	r0, r1
 800ae50:	6010      	str	r0, [r2, #0]
 800ae52:	e7da      	b.n	800ae0a <_free_r+0x22>
 800ae54:	d902      	bls.n	800ae5c <_free_r+0x74>
 800ae56:	230c      	movs	r3, #12
 800ae58:	602b      	str	r3, [r5, #0]
 800ae5a:	e7d6      	b.n	800ae0a <_free_r+0x22>
 800ae5c:	6820      	ldr	r0, [r4, #0]
 800ae5e:	1821      	adds	r1, r4, r0
 800ae60:	428b      	cmp	r3, r1
 800ae62:	bf04      	itt	eq
 800ae64:	6819      	ldreq	r1, [r3, #0]
 800ae66:	685b      	ldreq	r3, [r3, #4]
 800ae68:	6063      	str	r3, [r4, #4]
 800ae6a:	bf04      	itt	eq
 800ae6c:	1809      	addeq	r1, r1, r0
 800ae6e:	6021      	streq	r1, [r4, #0]
 800ae70:	6054      	str	r4, [r2, #4]
 800ae72:	e7ca      	b.n	800ae0a <_free_r+0x22>
 800ae74:	bd38      	pop	{r3, r4, r5, pc}
 800ae76:	bf00      	nop
 800ae78:	240006e4 	.word	0x240006e4

0800ae7c <sbrk_aligned>:
 800ae7c:	b570      	push	{r4, r5, r6, lr}
 800ae7e:	4e0f      	ldr	r6, [pc, #60]	@ (800aebc <sbrk_aligned+0x40>)
 800ae80:	460c      	mov	r4, r1
 800ae82:	6831      	ldr	r1, [r6, #0]
 800ae84:	4605      	mov	r5, r0
 800ae86:	b911      	cbnz	r1, 800ae8e <sbrk_aligned+0x12>
 800ae88:	f000 fba6 	bl	800b5d8 <_sbrk_r>
 800ae8c:	6030      	str	r0, [r6, #0]
 800ae8e:	4621      	mov	r1, r4
 800ae90:	4628      	mov	r0, r5
 800ae92:	f000 fba1 	bl	800b5d8 <_sbrk_r>
 800ae96:	1c43      	adds	r3, r0, #1
 800ae98:	d103      	bne.n	800aea2 <sbrk_aligned+0x26>
 800ae9a:	f04f 34ff 	mov.w	r4, #4294967295
 800ae9e:	4620      	mov	r0, r4
 800aea0:	bd70      	pop	{r4, r5, r6, pc}
 800aea2:	1cc4      	adds	r4, r0, #3
 800aea4:	f024 0403 	bic.w	r4, r4, #3
 800aea8:	42a0      	cmp	r0, r4
 800aeaa:	d0f8      	beq.n	800ae9e <sbrk_aligned+0x22>
 800aeac:	1a21      	subs	r1, r4, r0
 800aeae:	4628      	mov	r0, r5
 800aeb0:	f000 fb92 	bl	800b5d8 <_sbrk_r>
 800aeb4:	3001      	adds	r0, #1
 800aeb6:	d1f2      	bne.n	800ae9e <sbrk_aligned+0x22>
 800aeb8:	e7ef      	b.n	800ae9a <sbrk_aligned+0x1e>
 800aeba:	bf00      	nop
 800aebc:	240006e0 	.word	0x240006e0

0800aec0 <_malloc_r>:
 800aec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aec4:	1ccd      	adds	r5, r1, #3
 800aec6:	f025 0503 	bic.w	r5, r5, #3
 800aeca:	3508      	adds	r5, #8
 800aecc:	2d0c      	cmp	r5, #12
 800aece:	bf38      	it	cc
 800aed0:	250c      	movcc	r5, #12
 800aed2:	2d00      	cmp	r5, #0
 800aed4:	4606      	mov	r6, r0
 800aed6:	db01      	blt.n	800aedc <_malloc_r+0x1c>
 800aed8:	42a9      	cmp	r1, r5
 800aeda:	d904      	bls.n	800aee6 <_malloc_r+0x26>
 800aedc:	230c      	movs	r3, #12
 800aede:	6033      	str	r3, [r6, #0]
 800aee0:	2000      	movs	r0, #0
 800aee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aee6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800afbc <_malloc_r+0xfc>
 800aeea:	f000 f869 	bl	800afc0 <__malloc_lock>
 800aeee:	f8d8 3000 	ldr.w	r3, [r8]
 800aef2:	461c      	mov	r4, r3
 800aef4:	bb44      	cbnz	r4, 800af48 <_malloc_r+0x88>
 800aef6:	4629      	mov	r1, r5
 800aef8:	4630      	mov	r0, r6
 800aefa:	f7ff ffbf 	bl	800ae7c <sbrk_aligned>
 800aefe:	1c43      	adds	r3, r0, #1
 800af00:	4604      	mov	r4, r0
 800af02:	d158      	bne.n	800afb6 <_malloc_r+0xf6>
 800af04:	f8d8 4000 	ldr.w	r4, [r8]
 800af08:	4627      	mov	r7, r4
 800af0a:	2f00      	cmp	r7, #0
 800af0c:	d143      	bne.n	800af96 <_malloc_r+0xd6>
 800af0e:	2c00      	cmp	r4, #0
 800af10:	d04b      	beq.n	800afaa <_malloc_r+0xea>
 800af12:	6823      	ldr	r3, [r4, #0]
 800af14:	4639      	mov	r1, r7
 800af16:	4630      	mov	r0, r6
 800af18:	eb04 0903 	add.w	r9, r4, r3
 800af1c:	f000 fb5c 	bl	800b5d8 <_sbrk_r>
 800af20:	4581      	cmp	r9, r0
 800af22:	d142      	bne.n	800afaa <_malloc_r+0xea>
 800af24:	6821      	ldr	r1, [r4, #0]
 800af26:	1a6d      	subs	r5, r5, r1
 800af28:	4629      	mov	r1, r5
 800af2a:	4630      	mov	r0, r6
 800af2c:	f7ff ffa6 	bl	800ae7c <sbrk_aligned>
 800af30:	3001      	adds	r0, #1
 800af32:	d03a      	beq.n	800afaa <_malloc_r+0xea>
 800af34:	6823      	ldr	r3, [r4, #0]
 800af36:	442b      	add	r3, r5
 800af38:	6023      	str	r3, [r4, #0]
 800af3a:	f8d8 3000 	ldr.w	r3, [r8]
 800af3e:	685a      	ldr	r2, [r3, #4]
 800af40:	bb62      	cbnz	r2, 800af9c <_malloc_r+0xdc>
 800af42:	f8c8 7000 	str.w	r7, [r8]
 800af46:	e00f      	b.n	800af68 <_malloc_r+0xa8>
 800af48:	6822      	ldr	r2, [r4, #0]
 800af4a:	1b52      	subs	r2, r2, r5
 800af4c:	d420      	bmi.n	800af90 <_malloc_r+0xd0>
 800af4e:	2a0b      	cmp	r2, #11
 800af50:	d917      	bls.n	800af82 <_malloc_r+0xc2>
 800af52:	1961      	adds	r1, r4, r5
 800af54:	42a3      	cmp	r3, r4
 800af56:	6025      	str	r5, [r4, #0]
 800af58:	bf18      	it	ne
 800af5a:	6059      	strne	r1, [r3, #4]
 800af5c:	6863      	ldr	r3, [r4, #4]
 800af5e:	bf08      	it	eq
 800af60:	f8c8 1000 	streq.w	r1, [r8]
 800af64:	5162      	str	r2, [r4, r5]
 800af66:	604b      	str	r3, [r1, #4]
 800af68:	4630      	mov	r0, r6
 800af6a:	f000 f82f 	bl	800afcc <__malloc_unlock>
 800af6e:	f104 000b 	add.w	r0, r4, #11
 800af72:	1d23      	adds	r3, r4, #4
 800af74:	f020 0007 	bic.w	r0, r0, #7
 800af78:	1ac2      	subs	r2, r0, r3
 800af7a:	bf1c      	itt	ne
 800af7c:	1a1b      	subne	r3, r3, r0
 800af7e:	50a3      	strne	r3, [r4, r2]
 800af80:	e7af      	b.n	800aee2 <_malloc_r+0x22>
 800af82:	6862      	ldr	r2, [r4, #4]
 800af84:	42a3      	cmp	r3, r4
 800af86:	bf0c      	ite	eq
 800af88:	f8c8 2000 	streq.w	r2, [r8]
 800af8c:	605a      	strne	r2, [r3, #4]
 800af8e:	e7eb      	b.n	800af68 <_malloc_r+0xa8>
 800af90:	4623      	mov	r3, r4
 800af92:	6864      	ldr	r4, [r4, #4]
 800af94:	e7ae      	b.n	800aef4 <_malloc_r+0x34>
 800af96:	463c      	mov	r4, r7
 800af98:	687f      	ldr	r7, [r7, #4]
 800af9a:	e7b6      	b.n	800af0a <_malloc_r+0x4a>
 800af9c:	461a      	mov	r2, r3
 800af9e:	685b      	ldr	r3, [r3, #4]
 800afa0:	42a3      	cmp	r3, r4
 800afa2:	d1fb      	bne.n	800af9c <_malloc_r+0xdc>
 800afa4:	2300      	movs	r3, #0
 800afa6:	6053      	str	r3, [r2, #4]
 800afa8:	e7de      	b.n	800af68 <_malloc_r+0xa8>
 800afaa:	230c      	movs	r3, #12
 800afac:	6033      	str	r3, [r6, #0]
 800afae:	4630      	mov	r0, r6
 800afb0:	f000 f80c 	bl	800afcc <__malloc_unlock>
 800afb4:	e794      	b.n	800aee0 <_malloc_r+0x20>
 800afb6:	6005      	str	r5, [r0, #0]
 800afb8:	e7d6      	b.n	800af68 <_malloc_r+0xa8>
 800afba:	bf00      	nop
 800afbc:	240006e4 	.word	0x240006e4

0800afc0 <__malloc_lock>:
 800afc0:	4801      	ldr	r0, [pc, #4]	@ (800afc8 <__malloc_lock+0x8>)
 800afc2:	f7ff bf0f 	b.w	800ade4 <__retarget_lock_acquire_recursive>
 800afc6:	bf00      	nop
 800afc8:	240006dc 	.word	0x240006dc

0800afcc <__malloc_unlock>:
 800afcc:	4801      	ldr	r0, [pc, #4]	@ (800afd4 <__malloc_unlock+0x8>)
 800afce:	f7ff bf0a 	b.w	800ade6 <__retarget_lock_release_recursive>
 800afd2:	bf00      	nop
 800afd4:	240006dc 	.word	0x240006dc

0800afd8 <__ssputs_r>:
 800afd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800afdc:	688e      	ldr	r6, [r1, #8]
 800afde:	461f      	mov	r7, r3
 800afe0:	42be      	cmp	r6, r7
 800afe2:	680b      	ldr	r3, [r1, #0]
 800afe4:	4682      	mov	sl, r0
 800afe6:	460c      	mov	r4, r1
 800afe8:	4690      	mov	r8, r2
 800afea:	d82d      	bhi.n	800b048 <__ssputs_r+0x70>
 800afec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aff0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aff4:	d026      	beq.n	800b044 <__ssputs_r+0x6c>
 800aff6:	6965      	ldr	r5, [r4, #20]
 800aff8:	6909      	ldr	r1, [r1, #16]
 800affa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800affe:	eba3 0901 	sub.w	r9, r3, r1
 800b002:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b006:	1c7b      	adds	r3, r7, #1
 800b008:	444b      	add	r3, r9
 800b00a:	106d      	asrs	r5, r5, #1
 800b00c:	429d      	cmp	r5, r3
 800b00e:	bf38      	it	cc
 800b010:	461d      	movcc	r5, r3
 800b012:	0553      	lsls	r3, r2, #21
 800b014:	d527      	bpl.n	800b066 <__ssputs_r+0x8e>
 800b016:	4629      	mov	r1, r5
 800b018:	f7ff ff52 	bl	800aec0 <_malloc_r>
 800b01c:	4606      	mov	r6, r0
 800b01e:	b360      	cbz	r0, 800b07a <__ssputs_r+0xa2>
 800b020:	6921      	ldr	r1, [r4, #16]
 800b022:	464a      	mov	r2, r9
 800b024:	f000 fae8 	bl	800b5f8 <memcpy>
 800b028:	89a3      	ldrh	r3, [r4, #12]
 800b02a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b02e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b032:	81a3      	strh	r3, [r4, #12]
 800b034:	6126      	str	r6, [r4, #16]
 800b036:	6165      	str	r5, [r4, #20]
 800b038:	444e      	add	r6, r9
 800b03a:	eba5 0509 	sub.w	r5, r5, r9
 800b03e:	6026      	str	r6, [r4, #0]
 800b040:	60a5      	str	r5, [r4, #8]
 800b042:	463e      	mov	r6, r7
 800b044:	42be      	cmp	r6, r7
 800b046:	d900      	bls.n	800b04a <__ssputs_r+0x72>
 800b048:	463e      	mov	r6, r7
 800b04a:	6820      	ldr	r0, [r4, #0]
 800b04c:	4632      	mov	r2, r6
 800b04e:	4641      	mov	r1, r8
 800b050:	f000 faa8 	bl	800b5a4 <memmove>
 800b054:	68a3      	ldr	r3, [r4, #8]
 800b056:	1b9b      	subs	r3, r3, r6
 800b058:	60a3      	str	r3, [r4, #8]
 800b05a:	6823      	ldr	r3, [r4, #0]
 800b05c:	4433      	add	r3, r6
 800b05e:	6023      	str	r3, [r4, #0]
 800b060:	2000      	movs	r0, #0
 800b062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b066:	462a      	mov	r2, r5
 800b068:	f000 fad4 	bl	800b614 <_realloc_r>
 800b06c:	4606      	mov	r6, r0
 800b06e:	2800      	cmp	r0, #0
 800b070:	d1e0      	bne.n	800b034 <__ssputs_r+0x5c>
 800b072:	6921      	ldr	r1, [r4, #16]
 800b074:	4650      	mov	r0, sl
 800b076:	f7ff feb7 	bl	800ade8 <_free_r>
 800b07a:	230c      	movs	r3, #12
 800b07c:	f8ca 3000 	str.w	r3, [sl]
 800b080:	89a3      	ldrh	r3, [r4, #12]
 800b082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b086:	81a3      	strh	r3, [r4, #12]
 800b088:	f04f 30ff 	mov.w	r0, #4294967295
 800b08c:	e7e9      	b.n	800b062 <__ssputs_r+0x8a>
	...

0800b090 <_svfiprintf_r>:
 800b090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b094:	4698      	mov	r8, r3
 800b096:	898b      	ldrh	r3, [r1, #12]
 800b098:	061b      	lsls	r3, r3, #24
 800b09a:	b09d      	sub	sp, #116	@ 0x74
 800b09c:	4607      	mov	r7, r0
 800b09e:	460d      	mov	r5, r1
 800b0a0:	4614      	mov	r4, r2
 800b0a2:	d510      	bpl.n	800b0c6 <_svfiprintf_r+0x36>
 800b0a4:	690b      	ldr	r3, [r1, #16]
 800b0a6:	b973      	cbnz	r3, 800b0c6 <_svfiprintf_r+0x36>
 800b0a8:	2140      	movs	r1, #64	@ 0x40
 800b0aa:	f7ff ff09 	bl	800aec0 <_malloc_r>
 800b0ae:	6028      	str	r0, [r5, #0]
 800b0b0:	6128      	str	r0, [r5, #16]
 800b0b2:	b930      	cbnz	r0, 800b0c2 <_svfiprintf_r+0x32>
 800b0b4:	230c      	movs	r3, #12
 800b0b6:	603b      	str	r3, [r7, #0]
 800b0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b0bc:	b01d      	add	sp, #116	@ 0x74
 800b0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0c2:	2340      	movs	r3, #64	@ 0x40
 800b0c4:	616b      	str	r3, [r5, #20]
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	9309      	str	r3, [sp, #36]	@ 0x24
 800b0ca:	2320      	movs	r3, #32
 800b0cc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b0d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0d4:	2330      	movs	r3, #48	@ 0x30
 800b0d6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b274 <_svfiprintf_r+0x1e4>
 800b0da:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b0de:	f04f 0901 	mov.w	r9, #1
 800b0e2:	4623      	mov	r3, r4
 800b0e4:	469a      	mov	sl, r3
 800b0e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0ea:	b10a      	cbz	r2, 800b0f0 <_svfiprintf_r+0x60>
 800b0ec:	2a25      	cmp	r2, #37	@ 0x25
 800b0ee:	d1f9      	bne.n	800b0e4 <_svfiprintf_r+0x54>
 800b0f0:	ebba 0b04 	subs.w	fp, sl, r4
 800b0f4:	d00b      	beq.n	800b10e <_svfiprintf_r+0x7e>
 800b0f6:	465b      	mov	r3, fp
 800b0f8:	4622      	mov	r2, r4
 800b0fa:	4629      	mov	r1, r5
 800b0fc:	4638      	mov	r0, r7
 800b0fe:	f7ff ff6b 	bl	800afd8 <__ssputs_r>
 800b102:	3001      	adds	r0, #1
 800b104:	f000 80a7 	beq.w	800b256 <_svfiprintf_r+0x1c6>
 800b108:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b10a:	445a      	add	r2, fp
 800b10c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b10e:	f89a 3000 	ldrb.w	r3, [sl]
 800b112:	2b00      	cmp	r3, #0
 800b114:	f000 809f 	beq.w	800b256 <_svfiprintf_r+0x1c6>
 800b118:	2300      	movs	r3, #0
 800b11a:	f04f 32ff 	mov.w	r2, #4294967295
 800b11e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b122:	f10a 0a01 	add.w	sl, sl, #1
 800b126:	9304      	str	r3, [sp, #16]
 800b128:	9307      	str	r3, [sp, #28]
 800b12a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b12e:	931a      	str	r3, [sp, #104]	@ 0x68
 800b130:	4654      	mov	r4, sl
 800b132:	2205      	movs	r2, #5
 800b134:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b138:	484e      	ldr	r0, [pc, #312]	@ (800b274 <_svfiprintf_r+0x1e4>)
 800b13a:	f7f5 f8d1 	bl	80002e0 <memchr>
 800b13e:	9a04      	ldr	r2, [sp, #16]
 800b140:	b9d8      	cbnz	r0, 800b17a <_svfiprintf_r+0xea>
 800b142:	06d0      	lsls	r0, r2, #27
 800b144:	bf44      	itt	mi
 800b146:	2320      	movmi	r3, #32
 800b148:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b14c:	0711      	lsls	r1, r2, #28
 800b14e:	bf44      	itt	mi
 800b150:	232b      	movmi	r3, #43	@ 0x2b
 800b152:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b156:	f89a 3000 	ldrb.w	r3, [sl]
 800b15a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b15c:	d015      	beq.n	800b18a <_svfiprintf_r+0xfa>
 800b15e:	9a07      	ldr	r2, [sp, #28]
 800b160:	4654      	mov	r4, sl
 800b162:	2000      	movs	r0, #0
 800b164:	f04f 0c0a 	mov.w	ip, #10
 800b168:	4621      	mov	r1, r4
 800b16a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b16e:	3b30      	subs	r3, #48	@ 0x30
 800b170:	2b09      	cmp	r3, #9
 800b172:	d94b      	bls.n	800b20c <_svfiprintf_r+0x17c>
 800b174:	b1b0      	cbz	r0, 800b1a4 <_svfiprintf_r+0x114>
 800b176:	9207      	str	r2, [sp, #28]
 800b178:	e014      	b.n	800b1a4 <_svfiprintf_r+0x114>
 800b17a:	eba0 0308 	sub.w	r3, r0, r8
 800b17e:	fa09 f303 	lsl.w	r3, r9, r3
 800b182:	4313      	orrs	r3, r2
 800b184:	9304      	str	r3, [sp, #16]
 800b186:	46a2      	mov	sl, r4
 800b188:	e7d2      	b.n	800b130 <_svfiprintf_r+0xa0>
 800b18a:	9b03      	ldr	r3, [sp, #12]
 800b18c:	1d19      	adds	r1, r3, #4
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	9103      	str	r1, [sp, #12]
 800b192:	2b00      	cmp	r3, #0
 800b194:	bfbb      	ittet	lt
 800b196:	425b      	neglt	r3, r3
 800b198:	f042 0202 	orrlt.w	r2, r2, #2
 800b19c:	9307      	strge	r3, [sp, #28]
 800b19e:	9307      	strlt	r3, [sp, #28]
 800b1a0:	bfb8      	it	lt
 800b1a2:	9204      	strlt	r2, [sp, #16]
 800b1a4:	7823      	ldrb	r3, [r4, #0]
 800b1a6:	2b2e      	cmp	r3, #46	@ 0x2e
 800b1a8:	d10a      	bne.n	800b1c0 <_svfiprintf_r+0x130>
 800b1aa:	7863      	ldrb	r3, [r4, #1]
 800b1ac:	2b2a      	cmp	r3, #42	@ 0x2a
 800b1ae:	d132      	bne.n	800b216 <_svfiprintf_r+0x186>
 800b1b0:	9b03      	ldr	r3, [sp, #12]
 800b1b2:	1d1a      	adds	r2, r3, #4
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	9203      	str	r2, [sp, #12]
 800b1b8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b1bc:	3402      	adds	r4, #2
 800b1be:	9305      	str	r3, [sp, #20]
 800b1c0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b284 <_svfiprintf_r+0x1f4>
 800b1c4:	7821      	ldrb	r1, [r4, #0]
 800b1c6:	2203      	movs	r2, #3
 800b1c8:	4650      	mov	r0, sl
 800b1ca:	f7f5 f889 	bl	80002e0 <memchr>
 800b1ce:	b138      	cbz	r0, 800b1e0 <_svfiprintf_r+0x150>
 800b1d0:	9b04      	ldr	r3, [sp, #16]
 800b1d2:	eba0 000a 	sub.w	r0, r0, sl
 800b1d6:	2240      	movs	r2, #64	@ 0x40
 800b1d8:	4082      	lsls	r2, r0
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	3401      	adds	r4, #1
 800b1de:	9304      	str	r3, [sp, #16]
 800b1e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1e4:	4824      	ldr	r0, [pc, #144]	@ (800b278 <_svfiprintf_r+0x1e8>)
 800b1e6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b1ea:	2206      	movs	r2, #6
 800b1ec:	f7f5 f878 	bl	80002e0 <memchr>
 800b1f0:	2800      	cmp	r0, #0
 800b1f2:	d036      	beq.n	800b262 <_svfiprintf_r+0x1d2>
 800b1f4:	4b21      	ldr	r3, [pc, #132]	@ (800b27c <_svfiprintf_r+0x1ec>)
 800b1f6:	bb1b      	cbnz	r3, 800b240 <_svfiprintf_r+0x1b0>
 800b1f8:	9b03      	ldr	r3, [sp, #12]
 800b1fa:	3307      	adds	r3, #7
 800b1fc:	f023 0307 	bic.w	r3, r3, #7
 800b200:	3308      	adds	r3, #8
 800b202:	9303      	str	r3, [sp, #12]
 800b204:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b206:	4433      	add	r3, r6
 800b208:	9309      	str	r3, [sp, #36]	@ 0x24
 800b20a:	e76a      	b.n	800b0e2 <_svfiprintf_r+0x52>
 800b20c:	fb0c 3202 	mla	r2, ip, r2, r3
 800b210:	460c      	mov	r4, r1
 800b212:	2001      	movs	r0, #1
 800b214:	e7a8      	b.n	800b168 <_svfiprintf_r+0xd8>
 800b216:	2300      	movs	r3, #0
 800b218:	3401      	adds	r4, #1
 800b21a:	9305      	str	r3, [sp, #20]
 800b21c:	4619      	mov	r1, r3
 800b21e:	f04f 0c0a 	mov.w	ip, #10
 800b222:	4620      	mov	r0, r4
 800b224:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b228:	3a30      	subs	r2, #48	@ 0x30
 800b22a:	2a09      	cmp	r2, #9
 800b22c:	d903      	bls.n	800b236 <_svfiprintf_r+0x1a6>
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d0c6      	beq.n	800b1c0 <_svfiprintf_r+0x130>
 800b232:	9105      	str	r1, [sp, #20]
 800b234:	e7c4      	b.n	800b1c0 <_svfiprintf_r+0x130>
 800b236:	fb0c 2101 	mla	r1, ip, r1, r2
 800b23a:	4604      	mov	r4, r0
 800b23c:	2301      	movs	r3, #1
 800b23e:	e7f0      	b.n	800b222 <_svfiprintf_r+0x192>
 800b240:	ab03      	add	r3, sp, #12
 800b242:	9300      	str	r3, [sp, #0]
 800b244:	462a      	mov	r2, r5
 800b246:	4b0e      	ldr	r3, [pc, #56]	@ (800b280 <_svfiprintf_r+0x1f0>)
 800b248:	a904      	add	r1, sp, #16
 800b24a:	4638      	mov	r0, r7
 800b24c:	f3af 8000 	nop.w
 800b250:	1c42      	adds	r2, r0, #1
 800b252:	4606      	mov	r6, r0
 800b254:	d1d6      	bne.n	800b204 <_svfiprintf_r+0x174>
 800b256:	89ab      	ldrh	r3, [r5, #12]
 800b258:	065b      	lsls	r3, r3, #25
 800b25a:	f53f af2d 	bmi.w	800b0b8 <_svfiprintf_r+0x28>
 800b25e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b260:	e72c      	b.n	800b0bc <_svfiprintf_r+0x2c>
 800b262:	ab03      	add	r3, sp, #12
 800b264:	9300      	str	r3, [sp, #0]
 800b266:	462a      	mov	r2, r5
 800b268:	4b05      	ldr	r3, [pc, #20]	@ (800b280 <_svfiprintf_r+0x1f0>)
 800b26a:	a904      	add	r1, sp, #16
 800b26c:	4638      	mov	r0, r7
 800b26e:	f000 f879 	bl	800b364 <_printf_i>
 800b272:	e7ed      	b.n	800b250 <_svfiprintf_r+0x1c0>
 800b274:	0800b718 	.word	0x0800b718
 800b278:	0800b722 	.word	0x0800b722
 800b27c:	00000000 	.word	0x00000000
 800b280:	0800afd9 	.word	0x0800afd9
 800b284:	0800b71e 	.word	0x0800b71e

0800b288 <_printf_common>:
 800b288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b28c:	4616      	mov	r6, r2
 800b28e:	4698      	mov	r8, r3
 800b290:	688a      	ldr	r2, [r1, #8]
 800b292:	690b      	ldr	r3, [r1, #16]
 800b294:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b298:	4293      	cmp	r3, r2
 800b29a:	bfb8      	it	lt
 800b29c:	4613      	movlt	r3, r2
 800b29e:	6033      	str	r3, [r6, #0]
 800b2a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b2a4:	4607      	mov	r7, r0
 800b2a6:	460c      	mov	r4, r1
 800b2a8:	b10a      	cbz	r2, 800b2ae <_printf_common+0x26>
 800b2aa:	3301      	adds	r3, #1
 800b2ac:	6033      	str	r3, [r6, #0]
 800b2ae:	6823      	ldr	r3, [r4, #0]
 800b2b0:	0699      	lsls	r1, r3, #26
 800b2b2:	bf42      	ittt	mi
 800b2b4:	6833      	ldrmi	r3, [r6, #0]
 800b2b6:	3302      	addmi	r3, #2
 800b2b8:	6033      	strmi	r3, [r6, #0]
 800b2ba:	6825      	ldr	r5, [r4, #0]
 800b2bc:	f015 0506 	ands.w	r5, r5, #6
 800b2c0:	d106      	bne.n	800b2d0 <_printf_common+0x48>
 800b2c2:	f104 0a19 	add.w	sl, r4, #25
 800b2c6:	68e3      	ldr	r3, [r4, #12]
 800b2c8:	6832      	ldr	r2, [r6, #0]
 800b2ca:	1a9b      	subs	r3, r3, r2
 800b2cc:	42ab      	cmp	r3, r5
 800b2ce:	dc26      	bgt.n	800b31e <_printf_common+0x96>
 800b2d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b2d4:	6822      	ldr	r2, [r4, #0]
 800b2d6:	3b00      	subs	r3, #0
 800b2d8:	bf18      	it	ne
 800b2da:	2301      	movne	r3, #1
 800b2dc:	0692      	lsls	r2, r2, #26
 800b2de:	d42b      	bmi.n	800b338 <_printf_common+0xb0>
 800b2e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b2e4:	4641      	mov	r1, r8
 800b2e6:	4638      	mov	r0, r7
 800b2e8:	47c8      	blx	r9
 800b2ea:	3001      	adds	r0, #1
 800b2ec:	d01e      	beq.n	800b32c <_printf_common+0xa4>
 800b2ee:	6823      	ldr	r3, [r4, #0]
 800b2f0:	6922      	ldr	r2, [r4, #16]
 800b2f2:	f003 0306 	and.w	r3, r3, #6
 800b2f6:	2b04      	cmp	r3, #4
 800b2f8:	bf02      	ittt	eq
 800b2fa:	68e5      	ldreq	r5, [r4, #12]
 800b2fc:	6833      	ldreq	r3, [r6, #0]
 800b2fe:	1aed      	subeq	r5, r5, r3
 800b300:	68a3      	ldr	r3, [r4, #8]
 800b302:	bf0c      	ite	eq
 800b304:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b308:	2500      	movne	r5, #0
 800b30a:	4293      	cmp	r3, r2
 800b30c:	bfc4      	itt	gt
 800b30e:	1a9b      	subgt	r3, r3, r2
 800b310:	18ed      	addgt	r5, r5, r3
 800b312:	2600      	movs	r6, #0
 800b314:	341a      	adds	r4, #26
 800b316:	42b5      	cmp	r5, r6
 800b318:	d11a      	bne.n	800b350 <_printf_common+0xc8>
 800b31a:	2000      	movs	r0, #0
 800b31c:	e008      	b.n	800b330 <_printf_common+0xa8>
 800b31e:	2301      	movs	r3, #1
 800b320:	4652      	mov	r2, sl
 800b322:	4641      	mov	r1, r8
 800b324:	4638      	mov	r0, r7
 800b326:	47c8      	blx	r9
 800b328:	3001      	adds	r0, #1
 800b32a:	d103      	bne.n	800b334 <_printf_common+0xac>
 800b32c:	f04f 30ff 	mov.w	r0, #4294967295
 800b330:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b334:	3501      	adds	r5, #1
 800b336:	e7c6      	b.n	800b2c6 <_printf_common+0x3e>
 800b338:	18e1      	adds	r1, r4, r3
 800b33a:	1c5a      	adds	r2, r3, #1
 800b33c:	2030      	movs	r0, #48	@ 0x30
 800b33e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b342:	4422      	add	r2, r4
 800b344:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b348:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b34c:	3302      	adds	r3, #2
 800b34e:	e7c7      	b.n	800b2e0 <_printf_common+0x58>
 800b350:	2301      	movs	r3, #1
 800b352:	4622      	mov	r2, r4
 800b354:	4641      	mov	r1, r8
 800b356:	4638      	mov	r0, r7
 800b358:	47c8      	blx	r9
 800b35a:	3001      	adds	r0, #1
 800b35c:	d0e6      	beq.n	800b32c <_printf_common+0xa4>
 800b35e:	3601      	adds	r6, #1
 800b360:	e7d9      	b.n	800b316 <_printf_common+0x8e>
	...

0800b364 <_printf_i>:
 800b364:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b368:	7e0f      	ldrb	r7, [r1, #24]
 800b36a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b36c:	2f78      	cmp	r7, #120	@ 0x78
 800b36e:	4691      	mov	r9, r2
 800b370:	4680      	mov	r8, r0
 800b372:	460c      	mov	r4, r1
 800b374:	469a      	mov	sl, r3
 800b376:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b37a:	d807      	bhi.n	800b38c <_printf_i+0x28>
 800b37c:	2f62      	cmp	r7, #98	@ 0x62
 800b37e:	d80a      	bhi.n	800b396 <_printf_i+0x32>
 800b380:	2f00      	cmp	r7, #0
 800b382:	f000 80d2 	beq.w	800b52a <_printf_i+0x1c6>
 800b386:	2f58      	cmp	r7, #88	@ 0x58
 800b388:	f000 80b9 	beq.w	800b4fe <_printf_i+0x19a>
 800b38c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b390:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b394:	e03a      	b.n	800b40c <_printf_i+0xa8>
 800b396:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b39a:	2b15      	cmp	r3, #21
 800b39c:	d8f6      	bhi.n	800b38c <_printf_i+0x28>
 800b39e:	a101      	add	r1, pc, #4	@ (adr r1, 800b3a4 <_printf_i+0x40>)
 800b3a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b3a4:	0800b3fd 	.word	0x0800b3fd
 800b3a8:	0800b411 	.word	0x0800b411
 800b3ac:	0800b38d 	.word	0x0800b38d
 800b3b0:	0800b38d 	.word	0x0800b38d
 800b3b4:	0800b38d 	.word	0x0800b38d
 800b3b8:	0800b38d 	.word	0x0800b38d
 800b3bc:	0800b411 	.word	0x0800b411
 800b3c0:	0800b38d 	.word	0x0800b38d
 800b3c4:	0800b38d 	.word	0x0800b38d
 800b3c8:	0800b38d 	.word	0x0800b38d
 800b3cc:	0800b38d 	.word	0x0800b38d
 800b3d0:	0800b511 	.word	0x0800b511
 800b3d4:	0800b43b 	.word	0x0800b43b
 800b3d8:	0800b4cb 	.word	0x0800b4cb
 800b3dc:	0800b38d 	.word	0x0800b38d
 800b3e0:	0800b38d 	.word	0x0800b38d
 800b3e4:	0800b533 	.word	0x0800b533
 800b3e8:	0800b38d 	.word	0x0800b38d
 800b3ec:	0800b43b 	.word	0x0800b43b
 800b3f0:	0800b38d 	.word	0x0800b38d
 800b3f4:	0800b38d 	.word	0x0800b38d
 800b3f8:	0800b4d3 	.word	0x0800b4d3
 800b3fc:	6833      	ldr	r3, [r6, #0]
 800b3fe:	1d1a      	adds	r2, r3, #4
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	6032      	str	r2, [r6, #0]
 800b404:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b408:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b40c:	2301      	movs	r3, #1
 800b40e:	e09d      	b.n	800b54c <_printf_i+0x1e8>
 800b410:	6833      	ldr	r3, [r6, #0]
 800b412:	6820      	ldr	r0, [r4, #0]
 800b414:	1d19      	adds	r1, r3, #4
 800b416:	6031      	str	r1, [r6, #0]
 800b418:	0606      	lsls	r6, r0, #24
 800b41a:	d501      	bpl.n	800b420 <_printf_i+0xbc>
 800b41c:	681d      	ldr	r5, [r3, #0]
 800b41e:	e003      	b.n	800b428 <_printf_i+0xc4>
 800b420:	0645      	lsls	r5, r0, #25
 800b422:	d5fb      	bpl.n	800b41c <_printf_i+0xb8>
 800b424:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b428:	2d00      	cmp	r5, #0
 800b42a:	da03      	bge.n	800b434 <_printf_i+0xd0>
 800b42c:	232d      	movs	r3, #45	@ 0x2d
 800b42e:	426d      	negs	r5, r5
 800b430:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b434:	4859      	ldr	r0, [pc, #356]	@ (800b59c <_printf_i+0x238>)
 800b436:	230a      	movs	r3, #10
 800b438:	e011      	b.n	800b45e <_printf_i+0xfa>
 800b43a:	6821      	ldr	r1, [r4, #0]
 800b43c:	6833      	ldr	r3, [r6, #0]
 800b43e:	0608      	lsls	r0, r1, #24
 800b440:	f853 5b04 	ldr.w	r5, [r3], #4
 800b444:	d402      	bmi.n	800b44c <_printf_i+0xe8>
 800b446:	0649      	lsls	r1, r1, #25
 800b448:	bf48      	it	mi
 800b44a:	b2ad      	uxthmi	r5, r5
 800b44c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b44e:	4853      	ldr	r0, [pc, #332]	@ (800b59c <_printf_i+0x238>)
 800b450:	6033      	str	r3, [r6, #0]
 800b452:	bf14      	ite	ne
 800b454:	230a      	movne	r3, #10
 800b456:	2308      	moveq	r3, #8
 800b458:	2100      	movs	r1, #0
 800b45a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b45e:	6866      	ldr	r6, [r4, #4]
 800b460:	60a6      	str	r6, [r4, #8]
 800b462:	2e00      	cmp	r6, #0
 800b464:	bfa2      	ittt	ge
 800b466:	6821      	ldrge	r1, [r4, #0]
 800b468:	f021 0104 	bicge.w	r1, r1, #4
 800b46c:	6021      	strge	r1, [r4, #0]
 800b46e:	b90d      	cbnz	r5, 800b474 <_printf_i+0x110>
 800b470:	2e00      	cmp	r6, #0
 800b472:	d04b      	beq.n	800b50c <_printf_i+0x1a8>
 800b474:	4616      	mov	r6, r2
 800b476:	fbb5 f1f3 	udiv	r1, r5, r3
 800b47a:	fb03 5711 	mls	r7, r3, r1, r5
 800b47e:	5dc7      	ldrb	r7, [r0, r7]
 800b480:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b484:	462f      	mov	r7, r5
 800b486:	42bb      	cmp	r3, r7
 800b488:	460d      	mov	r5, r1
 800b48a:	d9f4      	bls.n	800b476 <_printf_i+0x112>
 800b48c:	2b08      	cmp	r3, #8
 800b48e:	d10b      	bne.n	800b4a8 <_printf_i+0x144>
 800b490:	6823      	ldr	r3, [r4, #0]
 800b492:	07df      	lsls	r7, r3, #31
 800b494:	d508      	bpl.n	800b4a8 <_printf_i+0x144>
 800b496:	6923      	ldr	r3, [r4, #16]
 800b498:	6861      	ldr	r1, [r4, #4]
 800b49a:	4299      	cmp	r1, r3
 800b49c:	bfde      	ittt	le
 800b49e:	2330      	movle	r3, #48	@ 0x30
 800b4a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b4a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b4a8:	1b92      	subs	r2, r2, r6
 800b4aa:	6122      	str	r2, [r4, #16]
 800b4ac:	f8cd a000 	str.w	sl, [sp]
 800b4b0:	464b      	mov	r3, r9
 800b4b2:	aa03      	add	r2, sp, #12
 800b4b4:	4621      	mov	r1, r4
 800b4b6:	4640      	mov	r0, r8
 800b4b8:	f7ff fee6 	bl	800b288 <_printf_common>
 800b4bc:	3001      	adds	r0, #1
 800b4be:	d14a      	bne.n	800b556 <_printf_i+0x1f2>
 800b4c0:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c4:	b004      	add	sp, #16
 800b4c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4ca:	6823      	ldr	r3, [r4, #0]
 800b4cc:	f043 0320 	orr.w	r3, r3, #32
 800b4d0:	6023      	str	r3, [r4, #0]
 800b4d2:	4833      	ldr	r0, [pc, #204]	@ (800b5a0 <_printf_i+0x23c>)
 800b4d4:	2778      	movs	r7, #120	@ 0x78
 800b4d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b4da:	6823      	ldr	r3, [r4, #0]
 800b4dc:	6831      	ldr	r1, [r6, #0]
 800b4de:	061f      	lsls	r7, r3, #24
 800b4e0:	f851 5b04 	ldr.w	r5, [r1], #4
 800b4e4:	d402      	bmi.n	800b4ec <_printf_i+0x188>
 800b4e6:	065f      	lsls	r7, r3, #25
 800b4e8:	bf48      	it	mi
 800b4ea:	b2ad      	uxthmi	r5, r5
 800b4ec:	6031      	str	r1, [r6, #0]
 800b4ee:	07d9      	lsls	r1, r3, #31
 800b4f0:	bf44      	itt	mi
 800b4f2:	f043 0320 	orrmi.w	r3, r3, #32
 800b4f6:	6023      	strmi	r3, [r4, #0]
 800b4f8:	b11d      	cbz	r5, 800b502 <_printf_i+0x19e>
 800b4fa:	2310      	movs	r3, #16
 800b4fc:	e7ac      	b.n	800b458 <_printf_i+0xf4>
 800b4fe:	4827      	ldr	r0, [pc, #156]	@ (800b59c <_printf_i+0x238>)
 800b500:	e7e9      	b.n	800b4d6 <_printf_i+0x172>
 800b502:	6823      	ldr	r3, [r4, #0]
 800b504:	f023 0320 	bic.w	r3, r3, #32
 800b508:	6023      	str	r3, [r4, #0]
 800b50a:	e7f6      	b.n	800b4fa <_printf_i+0x196>
 800b50c:	4616      	mov	r6, r2
 800b50e:	e7bd      	b.n	800b48c <_printf_i+0x128>
 800b510:	6833      	ldr	r3, [r6, #0]
 800b512:	6825      	ldr	r5, [r4, #0]
 800b514:	6961      	ldr	r1, [r4, #20]
 800b516:	1d18      	adds	r0, r3, #4
 800b518:	6030      	str	r0, [r6, #0]
 800b51a:	062e      	lsls	r6, r5, #24
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	d501      	bpl.n	800b524 <_printf_i+0x1c0>
 800b520:	6019      	str	r1, [r3, #0]
 800b522:	e002      	b.n	800b52a <_printf_i+0x1c6>
 800b524:	0668      	lsls	r0, r5, #25
 800b526:	d5fb      	bpl.n	800b520 <_printf_i+0x1bc>
 800b528:	8019      	strh	r1, [r3, #0]
 800b52a:	2300      	movs	r3, #0
 800b52c:	6123      	str	r3, [r4, #16]
 800b52e:	4616      	mov	r6, r2
 800b530:	e7bc      	b.n	800b4ac <_printf_i+0x148>
 800b532:	6833      	ldr	r3, [r6, #0]
 800b534:	1d1a      	adds	r2, r3, #4
 800b536:	6032      	str	r2, [r6, #0]
 800b538:	681e      	ldr	r6, [r3, #0]
 800b53a:	6862      	ldr	r2, [r4, #4]
 800b53c:	2100      	movs	r1, #0
 800b53e:	4630      	mov	r0, r6
 800b540:	f7f4 fece 	bl	80002e0 <memchr>
 800b544:	b108      	cbz	r0, 800b54a <_printf_i+0x1e6>
 800b546:	1b80      	subs	r0, r0, r6
 800b548:	6060      	str	r0, [r4, #4]
 800b54a:	6863      	ldr	r3, [r4, #4]
 800b54c:	6123      	str	r3, [r4, #16]
 800b54e:	2300      	movs	r3, #0
 800b550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b554:	e7aa      	b.n	800b4ac <_printf_i+0x148>
 800b556:	6923      	ldr	r3, [r4, #16]
 800b558:	4632      	mov	r2, r6
 800b55a:	4649      	mov	r1, r9
 800b55c:	4640      	mov	r0, r8
 800b55e:	47d0      	blx	sl
 800b560:	3001      	adds	r0, #1
 800b562:	d0ad      	beq.n	800b4c0 <_printf_i+0x15c>
 800b564:	6823      	ldr	r3, [r4, #0]
 800b566:	079b      	lsls	r3, r3, #30
 800b568:	d413      	bmi.n	800b592 <_printf_i+0x22e>
 800b56a:	68e0      	ldr	r0, [r4, #12]
 800b56c:	9b03      	ldr	r3, [sp, #12]
 800b56e:	4298      	cmp	r0, r3
 800b570:	bfb8      	it	lt
 800b572:	4618      	movlt	r0, r3
 800b574:	e7a6      	b.n	800b4c4 <_printf_i+0x160>
 800b576:	2301      	movs	r3, #1
 800b578:	4632      	mov	r2, r6
 800b57a:	4649      	mov	r1, r9
 800b57c:	4640      	mov	r0, r8
 800b57e:	47d0      	blx	sl
 800b580:	3001      	adds	r0, #1
 800b582:	d09d      	beq.n	800b4c0 <_printf_i+0x15c>
 800b584:	3501      	adds	r5, #1
 800b586:	68e3      	ldr	r3, [r4, #12]
 800b588:	9903      	ldr	r1, [sp, #12]
 800b58a:	1a5b      	subs	r3, r3, r1
 800b58c:	42ab      	cmp	r3, r5
 800b58e:	dcf2      	bgt.n	800b576 <_printf_i+0x212>
 800b590:	e7eb      	b.n	800b56a <_printf_i+0x206>
 800b592:	2500      	movs	r5, #0
 800b594:	f104 0619 	add.w	r6, r4, #25
 800b598:	e7f5      	b.n	800b586 <_printf_i+0x222>
 800b59a:	bf00      	nop
 800b59c:	0800b729 	.word	0x0800b729
 800b5a0:	0800b73a 	.word	0x0800b73a

0800b5a4 <memmove>:
 800b5a4:	4288      	cmp	r0, r1
 800b5a6:	b510      	push	{r4, lr}
 800b5a8:	eb01 0402 	add.w	r4, r1, r2
 800b5ac:	d902      	bls.n	800b5b4 <memmove+0x10>
 800b5ae:	4284      	cmp	r4, r0
 800b5b0:	4623      	mov	r3, r4
 800b5b2:	d807      	bhi.n	800b5c4 <memmove+0x20>
 800b5b4:	1e43      	subs	r3, r0, #1
 800b5b6:	42a1      	cmp	r1, r4
 800b5b8:	d008      	beq.n	800b5cc <memmove+0x28>
 800b5ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b5be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b5c2:	e7f8      	b.n	800b5b6 <memmove+0x12>
 800b5c4:	4402      	add	r2, r0
 800b5c6:	4601      	mov	r1, r0
 800b5c8:	428a      	cmp	r2, r1
 800b5ca:	d100      	bne.n	800b5ce <memmove+0x2a>
 800b5cc:	bd10      	pop	{r4, pc}
 800b5ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b5d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b5d6:	e7f7      	b.n	800b5c8 <memmove+0x24>

0800b5d8 <_sbrk_r>:
 800b5d8:	b538      	push	{r3, r4, r5, lr}
 800b5da:	4d06      	ldr	r5, [pc, #24]	@ (800b5f4 <_sbrk_r+0x1c>)
 800b5dc:	2300      	movs	r3, #0
 800b5de:	4604      	mov	r4, r0
 800b5e0:	4608      	mov	r0, r1
 800b5e2:	602b      	str	r3, [r5, #0]
 800b5e4:	f7f7 f82c 	bl	8002640 <_sbrk>
 800b5e8:	1c43      	adds	r3, r0, #1
 800b5ea:	d102      	bne.n	800b5f2 <_sbrk_r+0x1a>
 800b5ec:	682b      	ldr	r3, [r5, #0]
 800b5ee:	b103      	cbz	r3, 800b5f2 <_sbrk_r+0x1a>
 800b5f0:	6023      	str	r3, [r4, #0]
 800b5f2:	bd38      	pop	{r3, r4, r5, pc}
 800b5f4:	240006d8 	.word	0x240006d8

0800b5f8 <memcpy>:
 800b5f8:	440a      	add	r2, r1
 800b5fa:	4291      	cmp	r1, r2
 800b5fc:	f100 33ff 	add.w	r3, r0, #4294967295
 800b600:	d100      	bne.n	800b604 <memcpy+0xc>
 800b602:	4770      	bx	lr
 800b604:	b510      	push	{r4, lr}
 800b606:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b60a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b60e:	4291      	cmp	r1, r2
 800b610:	d1f9      	bne.n	800b606 <memcpy+0xe>
 800b612:	bd10      	pop	{r4, pc}

0800b614 <_realloc_r>:
 800b614:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b618:	4680      	mov	r8, r0
 800b61a:	4615      	mov	r5, r2
 800b61c:	460c      	mov	r4, r1
 800b61e:	b921      	cbnz	r1, 800b62a <_realloc_r+0x16>
 800b620:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b624:	4611      	mov	r1, r2
 800b626:	f7ff bc4b 	b.w	800aec0 <_malloc_r>
 800b62a:	b92a      	cbnz	r2, 800b638 <_realloc_r+0x24>
 800b62c:	f7ff fbdc 	bl	800ade8 <_free_r>
 800b630:	2400      	movs	r4, #0
 800b632:	4620      	mov	r0, r4
 800b634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b638:	f000 f81a 	bl	800b670 <_malloc_usable_size_r>
 800b63c:	4285      	cmp	r5, r0
 800b63e:	4606      	mov	r6, r0
 800b640:	d802      	bhi.n	800b648 <_realloc_r+0x34>
 800b642:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b646:	d8f4      	bhi.n	800b632 <_realloc_r+0x1e>
 800b648:	4629      	mov	r1, r5
 800b64a:	4640      	mov	r0, r8
 800b64c:	f7ff fc38 	bl	800aec0 <_malloc_r>
 800b650:	4607      	mov	r7, r0
 800b652:	2800      	cmp	r0, #0
 800b654:	d0ec      	beq.n	800b630 <_realloc_r+0x1c>
 800b656:	42b5      	cmp	r5, r6
 800b658:	462a      	mov	r2, r5
 800b65a:	4621      	mov	r1, r4
 800b65c:	bf28      	it	cs
 800b65e:	4632      	movcs	r2, r6
 800b660:	f7ff ffca 	bl	800b5f8 <memcpy>
 800b664:	4621      	mov	r1, r4
 800b666:	4640      	mov	r0, r8
 800b668:	f7ff fbbe 	bl	800ade8 <_free_r>
 800b66c:	463c      	mov	r4, r7
 800b66e:	e7e0      	b.n	800b632 <_realloc_r+0x1e>

0800b670 <_malloc_usable_size_r>:
 800b670:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b674:	1f18      	subs	r0, r3, #4
 800b676:	2b00      	cmp	r3, #0
 800b678:	bfbc      	itt	lt
 800b67a:	580b      	ldrlt	r3, [r1, r0]
 800b67c:	18c0      	addlt	r0, r0, r3
 800b67e:	4770      	bx	lr

0800b680 <_init>:
 800b680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b682:	bf00      	nop
 800b684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b686:	bc08      	pop	{r3}
 800b688:	469e      	mov	lr, r3
 800b68a:	4770      	bx	lr

0800b68c <_fini>:
 800b68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b68e:	bf00      	nop
 800b690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b692:	bc08      	pop	{r3}
 800b694:	469e      	mov	lr, r3
 800b696:	4770      	bx	lr
