# Exams/m2014 q4i
### Solution
```Verilog
module top_module (
    output out);
	assign out = 1'b0;
endmodule
```
[code](./45.v)
