

================================================================
== Vitis HLS Report for 'shift_register'
================================================================
* Date:           Mon Mar 25 05:06:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        4shift_register
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [shift_register.cpp:3]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %areset"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %areset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %load"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %load, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ena"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ena, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %data"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %q"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %q, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%areset_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %areset" [shift_register.cpp:8]   --->   Operation 13 'read' 'areset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_load = load i4 %reg_r" [shift_register.cpp:15]   --->   Operation 14 'load' 'reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %areset_read, void %if.else, void %if.then" [shift_register.cpp:8]   --->   Operation 15 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%load_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %load" [shift_register.cpp:10]   --->   Operation 16 'read' 'load_read' <Predicate = (!areset_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %load_read, void %if.else3, void %if.then2" [shift_register.cpp:10]   --->   Operation 17 'br' 'br_ln10' <Predicate = (!areset_read)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ena_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %ena" [shift_register.cpp:13]   --->   Operation 18 'read' 'ena_read' <Predicate = (!areset_read & !load_read)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.54ns)   --->   "%br_ln13 = br i1 %ena_read, void %if.end8, void %if.end.i.i" [shift_register.cpp:13]   --->   Operation 19 'br' 'br_ln13' <Predicate = (!areset_read & !load_read)> <Delay = 0.54>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %reg_load, i32 1, i32 3" [shift_register.cpp:15]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!areset_read & !load_read & ena_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %lshr_ln" [shift_register.cpp:15]   --->   Operation 21 'zext' 'zext_ln15' <Predicate = (!areset_read & !load_read & ena_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.50ns)   --->   "%store_ln15 = store i4 %zext_ln15, i4 %reg_r" [shift_register.cpp:15]   --->   Operation 22 'store' 'store_ln15' <Predicate = (!areset_read & !load_read & ena_read)> <Delay = 0.50>
ST_1 : Operation 23 [1/1] (0.54ns)   --->   "%br_ln16 = br void %if.end8" [shift_register.cpp:16]   --->   Operation 23 'br' 'br_ln16' <Predicate = (!areset_read & !load_read & ena_read)> <Delay = 0.54>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %data" [shift_register.cpp:12]   --->   Operation 24 'read' 'data_read' <Predicate = (!areset_read & load_read)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.50ns)   --->   "%store_ln12 = store i4 %data_read, i4 %reg_r" [shift_register.cpp:12]   --->   Operation 25 'store' 'store_ln12' <Predicate = (!areset_read & load_read)> <Delay = 0.50>
ST_1 : Operation 26 [1/1] (0.54ns)   --->   "%br_ln13 = br void %if.end8" [shift_register.cpp:13]   --->   Operation 26 'br' 'br_ln13' <Predicate = (!areset_read & load_read)> <Delay = 0.54>
ST_1 : Operation 27 [1/1] (0.50ns)   --->   "%store_ln9 = store i4 0, i4 %reg_r" [shift_register.cpp:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = (areset_read)> <Delay = 0.50>
ST_1 : Operation 28 [1/1] (0.54ns)   --->   "%br_ln10 = br void %if.end8" [shift_register.cpp:10]   --->   Operation 28 'br' 'br_ln10' <Predicate = (areset_read)> <Delay = 0.54>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_loc_2 = phi i4 0, void %if.then, i4 %data_read, void %if.then2, i4 %zext_ln15, void %if.end.i.i, i4 %reg_load, void %if.else3" [shift_register.cpp:12]   --->   Operation 29 'phi' 'reg_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %q, i4 %reg_loc_2" [shift_register.cpp:19]   --->   Operation 30 'write' 'write_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [shift_register.cpp:20]   --->   Operation 31 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.650ns
The critical path consists of the following:
	wire read operation ('areset_read', shift_register.cpp:8) on port 'areset' (shift_register.cpp:8) [18]  (0.000 ns)
	wire read operation ('ena_read', shift_register.cpp:13) on port 'ena' (shift_register.cpp:13) [25]  (0.000 ns)
	multiplexor before 'phi' operation 4 bit ('reg_loc_2', shift_register.cpp:12) with incoming values : ('reg_load', shift_register.cpp:15) ('zext_ln15', shift_register.cpp:15) ('data_read', shift_register.cpp:12) [40]  (0.544 ns)
	'phi' operation 4 bit ('reg_loc_2', shift_register.cpp:12) with incoming values : ('reg_load', shift_register.cpp:15) ('zext_ln15', shift_register.cpp:15) ('data_read', shift_register.cpp:12) [40]  (0.000 ns)
	blocking operation 0.105857 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
