#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x142663fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x142677220 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x1426ad9e0 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1426b6c60_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x1426c2670_0 .var "out", 31 0;
S_0x1426ac790 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1426c2730_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1426c27d0_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x1426c2880_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x1426c2930_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x1426c29e0_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1426c2ac0_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x1426984a0 .scope module, "mtlo_tb" "mtlo_tb" 6 1;
 .timescale 0 0;
v0x1426cf670_0 .net "active", 0 0, L_0x1426d8380;  1 drivers
v0x1426cf720_0 .var "clk", 0 0;
v0x1426cf830_0 .var "clk_enable", 0 0;
v0x1426cf8c0_0 .net "data_address", 31 0, v0x1426cd650_0;  1 drivers
v0x1426cf950_0 .net "data_read", 0 0, L_0x1426d79c0;  1 drivers
v0x1426cf9e0_0 .var "data_readdata", 31 0;
v0x1426cfa70_0 .net "data_write", 0 0, L_0x1426d7450;  1 drivers
v0x1426cfb00_0 .net "data_writedata", 31 0, v0x1426c6460_0;  1 drivers
v0x1426cfbd0_0 .net "instr_address", 31 0, L_0x1426d84b0;  1 drivers
v0x1426cfce0_0 .var "instr_readdata", 31 0;
v0x1426cfd70_0 .net "register_v0", 31 0, L_0x1426d5d00;  1 drivers
v0x1426cfe40_0 .var "reset", 0 0;
S_0x1426c2c00 .scope begin, "$unm_blk_3" "$unm_blk_3" 6 36, 6 36 0, S_0x1426984a0;
 .timescale 0 0;
v0x1426c2dd0_0 .var "expected", 31 0;
v0x1426c2e90_0 .var "funct", 5 0;
v0x1426c2f40_0 .var "i", 4 0;
v0x1426c3000_0 .var "imm", 15 0;
v0x1426c30b0_0 .var "imm_instr", 31 0;
v0x1426c31a0_0 .var "opcode", 5 0;
v0x1426c3250_0 .var "r_instr", 31 0;
v0x1426c3300_0 .var "rd", 4 0;
v0x1426c33b0_0 .var "rs", 4 0;
v0x1426c34c0_0 .var "rt", 4 0;
v0x1426c3570_0 .var "shamt", 4 0;
v0x1426c3620_0 .var "test", 31 0;
E_0x1426b7400 .event posedge, v0x1426c6770_0;
S_0x1426c36d0 .scope module, "dut" "mips_cpu_harvard" 6 131, 7 1 0, S_0x1426984a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1426d0ec0 .functor OR 1, L_0x1426d0b70, L_0x1426d0d80, C4<0>, C4<0>;
L_0x1426d0fb0 .functor BUFZ 1, L_0x1426d0660, C4<0>, C4<0>, C4<0>;
L_0x1426d13e0 .functor AND 1, L_0x1426d0660, L_0x1426d1530, C4<1>, C4<1>;
L_0x1426d16b0 .functor OR 1, L_0x1426d13e0, L_0x1426d1450, C4<0>, C4<0>;
L_0x1426d17e0 .functor OR 1, L_0x1426d16b0, L_0x1426d1260, C4<0>, C4<0>;
L_0x1426d1900 .functor OR 1, L_0x1426d17e0, L_0x1426d2ba0, C4<0>, C4<0>;
L_0x1426d19b0 .functor OR 1, L_0x1426d1900, L_0x1426d2630, C4<0>, C4<0>;
L_0x1426d2540 .functor AND 1, L_0x1426d2050, L_0x1426d2170, C4<1>, C4<1>;
L_0x1426d2630 .functor OR 1, L_0x1426d1df0, L_0x1426d2540, C4<0>, C4<0>;
L_0x1426d2ba0 .functor AND 1, L_0x1426d2320, L_0x1426d2850, C4<1>, C4<1>;
L_0x1426d3100 .functor OR 1, L_0x1426d2a40, L_0x1426d2d70, C4<0>, C4<0>;
L_0x1426d1180 .functor OR 1, L_0x1426d34f0, L_0x1426d37a0, C4<0>, C4<0>;
L_0x1426d3ad0 .functor AND 1, L_0x1426d2fc0, L_0x1426d1180, C4<1>, C4<1>;
L_0x1426d3cd0 .functor OR 1, L_0x1426d3960, L_0x1426d3e10, C4<0>, C4<0>;
L_0x1426d4160 .functor OR 1, L_0x1426d3cd0, L_0x1426d4040, C4<0>, C4<0>;
L_0x1426d3bc0 .functor AND 1, L_0x1426d0660, L_0x1426d4160, C4<1>, C4<1>;
L_0x1426d3ef0 .functor AND 1, L_0x1426d0660, L_0x1426d4350, C4<1>, C4<1>;
L_0x1426d4210 .functor AND 1, L_0x1426d0660, L_0x1426d2420, C4<1>, C4<1>;
L_0x1426d4e10 .functor AND 1, v0x1426cd530_0, v0x1426cf370_0, C4<1>, C4<1>;
L_0x1426d4e80 .functor AND 1, L_0x1426d4e10, L_0x1426d19b0, C4<1>, C4<1>;
L_0x1426d4fb0 .functor OR 1, L_0x1426d2630, L_0x1426d2ba0, C4<0>, C4<0>;
L_0x1426d5d70 .functor BUFZ 32, L_0x1426d5960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1426d5e60 .functor BUFZ 32, L_0x1426d5c10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1426d6dd0 .functor AND 1, v0x1426cf830_0, L_0x1426d3bc0, C4<1>, C4<1>;
L_0x1426d6e40 .functor AND 1, L_0x1426d6dd0, v0x1426cd530_0, C4<1>, C4<1>;
L_0x1426d5680 .functor AND 1, L_0x1426d6e40, L_0x1426d7020, C4<1>, C4<1>;
L_0x1426d7300 .functor AND 1, v0x1426cd530_0, v0x1426cf370_0, C4<1>, C4<1>;
L_0x1426d7450 .functor AND 1, L_0x1426d7300, L_0x1426d1b80, C4<1>, C4<1>;
L_0x1426d70c0 .functor OR 1, L_0x1426d7500, L_0x1426d75a0, C4<0>, C4<0>;
L_0x1426d7950 .functor AND 1, L_0x1426d70c0, L_0x1426d71b0, C4<1>, C4<1>;
L_0x1426d79c0 .functor OR 1, L_0x1426d1260, L_0x1426d7950, C4<0>, C4<0>;
L_0x1426d8380 .functor BUFZ 1, v0x1426cd530_0, C4<0>, C4<0>, C4<0>;
L_0x1426d84b0 .functor BUFZ 32, v0x1426cd5c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1426c8800_0 .net *"_ivl_100", 31 0, L_0x1426d27b0;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c8890_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c8920_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x1426c89b0_0 .net *"_ivl_106", 0 0, L_0x1426d2320;  1 drivers
v0x1426c8a40_0 .net *"_ivl_109", 5 0, L_0x1426d29a0;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1426c8ae0_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x1426c8b90_0 .net *"_ivl_112", 0 0, L_0x1426d2850;  1 drivers
v0x1426c8c30_0 .net *"_ivl_116", 31 0, L_0x1426d2cd0;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c8ce0_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x1426c8df0_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1426c8ea0_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x1426c8f50_0 .net *"_ivl_122", 0 0, L_0x1426d2a40;  1 drivers
v0x1426c8ff0_0 .net *"_ivl_124", 31 0, L_0x1426d2ee0;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c90a0_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1426c9150_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x1426c9200_0 .net *"_ivl_130", 0 0, L_0x1426d2d70;  1 drivers
v0x1426c92a0_0 .net *"_ivl_134", 31 0, L_0x1426d3250;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c9430_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c94c0_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x1426c9570_0 .net *"_ivl_140", 0 0, L_0x1426d2fc0;  1 drivers
v0x1426c9610_0 .net *"_ivl_143", 5 0, L_0x1426d3600;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x1426c96c0_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x1426c9770_0 .net *"_ivl_146", 0 0, L_0x1426d34f0;  1 drivers
v0x1426c9810_0 .net *"_ivl_149", 5 0, L_0x1426d38c0;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x1426c98c0_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x1426c9970_0 .net *"_ivl_152", 0 0, L_0x1426d37a0;  1 drivers
v0x1426c9a10_0 .net *"_ivl_155", 0 0, L_0x1426d1180;  1 drivers
v0x1426c9ab0_0 .net *"_ivl_159", 1 0, L_0x1426d3c30;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x1426c9b60_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1426c9c10_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x1426c9cc0_0 .net *"_ivl_162", 0 0, L_0x1426d3960;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x1426c9d60_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x1426c9e10_0 .net *"_ivl_166", 0 0, L_0x1426d3e10;  1 drivers
v0x1426c9340_0 .net *"_ivl_169", 0 0, L_0x1426d3cd0;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x1426ca0a0_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x1426ca130_0 .net *"_ivl_172", 0 0, L_0x1426d4040;  1 drivers
v0x1426ca1c0_0 .net *"_ivl_175", 0 0, L_0x1426d4160;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x1426ca250_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x1426ca2f0_0 .net *"_ivl_180", 0 0, L_0x1426d4350;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x1426ca390_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x1426ca440_0 .net *"_ivl_186", 0 0, L_0x1426d2420;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x1426ca4e0_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x1426ca590_0 .net *"_ivl_197", 4 0, L_0x1426d4a40;  1 drivers
v0x1426ca640_0 .net *"_ivl_199", 4 0, L_0x1426d48d0;  1 drivers
v0x1426ca6f0_0 .net *"_ivl_20", 31 0, L_0x1426d09d0;  1 drivers
v0x1426ca7a0_0 .net *"_ivl_200", 4 0, L_0x1426d4970;  1 drivers
v0x1426ca850_0 .net *"_ivl_205", 0 0, L_0x1426d4e10;  1 drivers
v0x1426ca8f0_0 .net *"_ivl_209", 0 0, L_0x1426d4fb0;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1426ca990_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x1426caa40_0 .net *"_ivl_212", 31 0, L_0x1426d3fa0;  1 drivers
v0x1426caaf0_0 .net *"_ivl_214", 31 0, L_0x1426d4ae0;  1 drivers
v0x1426caba0_0 .net *"_ivl_216", 31 0, L_0x1426d5350;  1 drivers
v0x1426cac50_0 .net *"_ivl_218", 31 0, L_0x1426d5210;  1 drivers
v0x1426cad00_0 .net *"_ivl_227", 0 0, L_0x1426d6dd0;  1 drivers
v0x1426cada0_0 .net *"_ivl_229", 0 0, L_0x1426d6e40;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cae40_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x1426caef0_0 .net *"_ivl_230", 31 0, L_0x1426d6f80;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cafa0_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1426cb050_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x1426cb100_0 .net *"_ivl_236", 0 0, L_0x1426d7020;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1426cb1a0_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x1426cb250_0 .net *"_ivl_241", 0 0, L_0x1426d7300;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x1426cb2f0_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x1426cb3a0_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x1426cb450_0 .net *"_ivl_255", 0 0, L_0x1426d71b0;  1 drivers
v0x1426c9eb0_0 .net *"_ivl_257", 0 0, L_0x1426d7950;  1 drivers
v0x1426c9f50_0 .net *"_ivl_26", 0 0, L_0x1426d0b70;  1 drivers
v0x1426c9ff0_0 .net *"_ivl_261", 15 0, L_0x1426d7df0;  1 drivers
v0x1426cb4e0_0 .net *"_ivl_262", 17 0, L_0x1426d7680;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1426cb590_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x1426cb640_0 .net *"_ivl_268", 15 0, L_0x1426d80a0;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1426cb6f0_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x1426cb7a0_0 .net *"_ivl_273", 0 0, L_0x1426d7fd0;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x1426cb850_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cb900_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x1426cb9b0_0 .net *"_ivl_278", 13 0, L_0x1426d8140;  1 drivers
v0x1426cba60_0 .net *"_ivl_28", 31 0, L_0x1426d0c90;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cbb10_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1426cbbc0_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x1426cbc70_0 .net *"_ivl_34", 0 0, L_0x1426d0d80;  1 drivers
v0x1426cbd10_0 .net *"_ivl_4", 31 0, L_0x1426d0530;  1 drivers
v0x1426cbdc0_0 .net *"_ivl_41", 2 0, L_0x1426d1060;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1426cbe70_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x1426cbf20_0 .net *"_ivl_47", 2 0, L_0x1426d1340;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x1426cbfd0_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x1426cc080_0 .net *"_ivl_53", 0 0, L_0x1426d1530;  1 drivers
v0x1426cc120_0 .net *"_ivl_55", 0 0, L_0x1426d13e0;  1 drivers
v0x1426cc1c0_0 .net *"_ivl_57", 0 0, L_0x1426d16b0;  1 drivers
v0x1426cc260_0 .net *"_ivl_59", 0 0, L_0x1426d17e0;  1 drivers
v0x1426cc300_0 .net *"_ivl_61", 0 0, L_0x1426d1900;  1 drivers
v0x1426cc3a0_0 .net *"_ivl_65", 2 0, L_0x1426d1ac0;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1426cc450_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cc500_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x1426cc5b0_0 .net *"_ivl_70", 31 0, L_0x1426d1d50;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cc660_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1426cc710_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x1426cc7c0_0 .net *"_ivl_76", 0 0, L_0x1426d1df0;  1 drivers
v0x1426cc860_0 .net *"_ivl_78", 31 0, L_0x1426d1fb0;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cc910_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426cc9c0_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1426cca70_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x1426ccb20_0 .net *"_ivl_84", 0 0, L_0x1426d2050;  1 drivers
v0x1426ccbc0_0 .net *"_ivl_87", 0 0, L_0x1426d1f10;  1 drivers
v0x1426ccc70_0 .net *"_ivl_88", 31 0, L_0x1426d2220;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426ccd20_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1426ccdd0_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x1426cce80_0 .net *"_ivl_94", 0 0, L_0x1426d2170;  1 drivers
v0x1426ccf20_0 .net *"_ivl_97", 0 0, L_0x1426d2540;  1 drivers
v0x1426ccfc0_0 .net "active", 0 0, L_0x1426d8380;  alias, 1 drivers
v0x1426cd060_0 .net "alu_op1", 31 0, L_0x1426d5d70;  1 drivers
v0x1426cd100_0 .net "alu_op2", 31 0, L_0x1426d5e60;  1 drivers
v0x1426cd1a0_0 .net "alui_instr", 0 0, L_0x1426d1450;  1 drivers
v0x1426cd240_0 .net "b_flag", 0 0, v0x1426c4320_0;  1 drivers
v0x1426cd2f0_0 .net "b_imm", 17 0, L_0x1426d7eb0;  1 drivers
v0x1426cd380_0 .net "b_offset", 31 0, L_0x1426d82a0;  1 drivers
v0x1426cd410_0 .net "clk", 0 0, v0x1426cf720_0;  1 drivers
v0x1426cd4a0_0 .net "clk_enable", 0 0, v0x1426cf830_0;  1 drivers
v0x1426cd530_0 .var "cpu_active", 0 0;
v0x1426cd5c0_0 .var "curr_addr", 31 0;
v0x1426cd650_0 .var "data_address", 31 0;
v0x1426cd6f0_0 .net "data_read", 0 0, L_0x1426d79c0;  alias, 1 drivers
v0x1426cd790_0 .net "data_readdata", 31 0, v0x1426cf9e0_0;  1 drivers
v0x1426cd870_0 .net "data_write", 0 0, L_0x1426d7450;  alias, 1 drivers
v0x1426cd910_0 .net "data_writedata", 31 0, v0x1426c6460_0;  alias, 1 drivers
v0x1426cd9b0_0 .var "delay_slot", 31 0;
v0x1426cda50_0 .net "effective_addr", 31 0, v0x1426c46e0_0;  1 drivers
v0x1426cdaf0_0 .net "funct_code", 5 0, L_0x1426d0490;  1 drivers
v0x1426cdba0_0 .net "hi_out", 31 0, v0x1426c6820_0;  1 drivers
v0x1426cdc60_0 .net "hl_reg_enable", 0 0, L_0x1426d5680;  1 drivers
v0x1426cdd30_0 .net "instr_address", 31 0, L_0x1426d84b0;  alias, 1 drivers
v0x1426cddd0_0 .net "instr_opcode", 5 0, L_0x1426d0330;  1 drivers
v0x1426cde70_0 .net "instr_readdata", 31 0, v0x1426cfce0_0;  1 drivers
v0x1426cdf40_0 .net "j_imm", 0 0, L_0x1426d3100;  1 drivers
v0x1426cdfe0_0 .net "j_reg", 0 0, L_0x1426d3ad0;  1 drivers
v0x1426ce080_0 .net "link_const", 0 0, L_0x1426d2630;  1 drivers
v0x1426ce120_0 .net "link_reg", 0 0, L_0x1426d2ba0;  1 drivers
v0x1426ce1c0_0 .net "lo_out", 31 0, v0x1426c6f50_0;  1 drivers
v0x1426ce260_0 .net "load_data", 31 0, v0x1426c57d0_0;  1 drivers
v0x1426ce310_0 .net "load_instr", 0 0, L_0x1426d1260;  1 drivers
v0x1426ce3a0_0 .net "lw", 0 0, L_0x1426d0780;  1 drivers
v0x1426ce440_0 .net "mfhi", 0 0, L_0x1426d3ef0;  1 drivers
v0x1426ce4e0_0 .net "mflo", 0 0, L_0x1426d4210;  1 drivers
v0x1426ce580_0 .net "movefrom", 0 0, L_0x1426d0ec0;  1 drivers
v0x1426ce620_0 .net "muldiv", 0 0, L_0x1426d3bc0;  1 drivers
v0x1426ce6c0_0 .var "next_delay_slot", 31 0;
v0x1426ce770_0 .net "partial_store", 0 0, L_0x1426d70c0;  1 drivers
v0x1426ce810_0 .net "r_format", 0 0, L_0x1426d0660;  1 drivers
v0x1426ce8b0_0 .net "reg_a_read_data", 31 0, L_0x1426d5960;  1 drivers
v0x1426ce970_0 .net "reg_a_read_index", 4 0, L_0x1426d47f0;  1 drivers
v0x1426cea20_0 .net "reg_b_read_data", 31 0, L_0x1426d5c10;  1 drivers
v0x1426ceab0_0 .net "reg_b_read_index", 4 0, L_0x1426d4430;  1 drivers
v0x1426ceb70_0 .net "reg_dst", 0 0, L_0x1426d0fb0;  1 drivers
v0x1426cec00_0 .net "reg_write", 0 0, L_0x1426d19b0;  1 drivers
v0x1426ceca0_0 .net "reg_write_data", 31 0, L_0x1426d55e0;  1 drivers
v0x1426ced60_0 .net "reg_write_enable", 0 0, L_0x1426d4e80;  1 drivers
v0x1426cee10_0 .net "reg_write_index", 4 0, L_0x1426d4cb0;  1 drivers
v0x1426ceec0_0 .net "register_v0", 31 0, L_0x1426d5d00;  alias, 1 drivers
v0x1426cef70_0 .net "reset", 0 0, v0x1426cfe40_0;  1 drivers
v0x1426cf000_0 .net "result", 31 0, v0x1426c4b30_0;  1 drivers
v0x1426cf0b0_0 .net "result_hi", 31 0, v0x1426c44d0_0;  1 drivers
v0x1426cf180_0 .net "result_lo", 31 0, v0x1426c4630_0;  1 drivers
v0x1426cf250_0 .net "sb", 0 0, L_0x1426d7500;  1 drivers
v0x1426cf2e0_0 .net "sh", 0 0, L_0x1426d75a0;  1 drivers
v0x1426cf370_0 .var "state", 0 0;
v0x1426cf410_0 .net "store_instr", 0 0, L_0x1426d1b80;  1 drivers
v0x1426cf4b0_0 .net "sw", 0 0, L_0x1426d08f0;  1 drivers
E_0x1426c3140/0 .event edge, v0x1426c4320_0, v0x1426cd9b0_0, v0x1426cd380_0, v0x1426cdf40_0;
E_0x1426c3140/1 .event edge, v0x1426c4580_0, v0x1426cdfe0_0, v0x1426c7c10_0;
E_0x1426c3140 .event/or E_0x1426c3140/0, E_0x1426c3140/1;
E_0x1426c3a60 .event edge, v0x1426c6140_0, v0x1426c46e0_0;
L_0x1426d0330 .part v0x1426cfce0_0, 26, 6;
L_0x1426d0490 .part v0x1426cfce0_0, 0, 6;
L_0x1426d0530 .concat [ 6 26 0 0], L_0x1426d0330, L_0x148088010;
L_0x1426d0660 .cmp/eq 32, L_0x1426d0530, L_0x148088058;
L_0x1426d0780 .cmp/eq 6, L_0x1426d0330, L_0x1480880a0;
L_0x1426d08f0 .cmp/eq 6, L_0x1426d0330, L_0x1480880e8;
L_0x1426d09d0 .concat [ 6 26 0 0], L_0x1426d0330, L_0x148088130;
L_0x1426d0b70 .cmp/eq 32, L_0x1426d09d0, L_0x148088178;
L_0x1426d0c90 .concat [ 6 26 0 0], L_0x1426d0330, L_0x1480881c0;
L_0x1426d0d80 .cmp/eq 32, L_0x1426d0c90, L_0x148088208;
L_0x1426d1060 .part L_0x1426d0330, 3, 3;
L_0x1426d1260 .cmp/eq 3, L_0x1426d1060, L_0x148088250;
L_0x1426d1340 .part L_0x1426d0330, 3, 3;
L_0x1426d1450 .cmp/eq 3, L_0x1426d1340, L_0x148088298;
L_0x1426d1530 .reduce/nor L_0x1426d3bc0;
L_0x1426d1ac0 .part L_0x1426d0330, 3, 3;
L_0x1426d1b80 .cmp/eq 3, L_0x1426d1ac0, L_0x1480882e0;
L_0x1426d1d50 .concat [ 6 26 0 0], L_0x1426d0330, L_0x148088328;
L_0x1426d1df0 .cmp/eq 32, L_0x1426d1d50, L_0x148088370;
L_0x1426d1fb0 .concat [ 6 26 0 0], L_0x1426d0330, L_0x1480883b8;
L_0x1426d2050 .cmp/eq 32, L_0x1426d1fb0, L_0x148088400;
L_0x1426d1f10 .part v0x1426cfce0_0, 20, 1;
L_0x1426d2220 .concat [ 1 31 0 0], L_0x1426d1f10, L_0x148088448;
L_0x1426d2170 .cmp/eq 32, L_0x1426d2220, L_0x148088490;
L_0x1426d27b0 .concat [ 6 26 0 0], L_0x1426d0330, L_0x1480884d8;
L_0x1426d2320 .cmp/eq 32, L_0x1426d27b0, L_0x148088520;
L_0x1426d29a0 .part v0x1426cfce0_0, 0, 6;
L_0x1426d2850 .cmp/eq 6, L_0x1426d29a0, L_0x148088568;
L_0x1426d2cd0 .concat [ 6 26 0 0], L_0x1426d0330, L_0x1480885b0;
L_0x1426d2a40 .cmp/eq 32, L_0x1426d2cd0, L_0x1480885f8;
L_0x1426d2ee0 .concat [ 6 26 0 0], L_0x1426d0330, L_0x148088640;
L_0x1426d2d70 .cmp/eq 32, L_0x1426d2ee0, L_0x148088688;
L_0x1426d3250 .concat [ 6 26 0 0], L_0x1426d0330, L_0x1480886d0;
L_0x1426d2fc0 .cmp/eq 32, L_0x1426d3250, L_0x148088718;
L_0x1426d3600 .part v0x1426cfce0_0, 0, 6;
L_0x1426d34f0 .cmp/eq 6, L_0x1426d3600, L_0x148088760;
L_0x1426d38c0 .part v0x1426cfce0_0, 0, 6;
L_0x1426d37a0 .cmp/eq 6, L_0x1426d38c0, L_0x1480887a8;
L_0x1426d3c30 .part L_0x1426d0490, 3, 2;
L_0x1426d3960 .cmp/eq 2, L_0x1426d3c30, L_0x1480887f0;
L_0x1426d3e10 .cmp/eq 6, L_0x1426d0490, L_0x148088838;
L_0x1426d4040 .cmp/eq 6, L_0x1426d0490, L_0x148088880;
L_0x1426d4350 .cmp/eq 6, L_0x1426d0490, L_0x1480888c8;
L_0x1426d2420 .cmp/eq 6, L_0x1426d0490, L_0x148088910;
L_0x1426d47f0 .part v0x1426cfce0_0, 21, 5;
L_0x1426d4430 .part v0x1426cfce0_0, 16, 5;
L_0x1426d4a40 .part v0x1426cfce0_0, 11, 5;
L_0x1426d48d0 .part v0x1426cfce0_0, 16, 5;
L_0x1426d4970 .functor MUXZ 5, L_0x1426d48d0, L_0x1426d4a40, L_0x1426d0fb0, C4<>;
L_0x1426d4cb0 .functor MUXZ 5, L_0x1426d4970, L_0x148088958, L_0x1426d2630, C4<>;
L_0x1426d3fa0 .arith/sum 32, v0x1426cd9b0_0, L_0x1480889a0;
L_0x1426d4ae0 .functor MUXZ 32, v0x1426c4b30_0, v0x1426c57d0_0, L_0x1426d1260, C4<>;
L_0x1426d5350 .functor MUXZ 32, L_0x1426d4ae0, v0x1426c6f50_0, L_0x1426d4210, C4<>;
L_0x1426d5210 .functor MUXZ 32, L_0x1426d5350, v0x1426c6820_0, L_0x1426d3ef0, C4<>;
L_0x1426d55e0 .functor MUXZ 32, L_0x1426d5210, L_0x1426d3fa0, L_0x1426d4fb0, C4<>;
L_0x1426d6f80 .concat [ 1 31 0 0], v0x1426cf370_0, L_0x148088ac0;
L_0x1426d7020 .cmp/eq 32, L_0x1426d6f80, L_0x148088b08;
L_0x1426d7500 .cmp/eq 6, L_0x1426d0330, L_0x148088b50;
L_0x1426d75a0 .cmp/eq 6, L_0x1426d0330, L_0x148088b98;
L_0x1426d71b0 .reduce/nor v0x1426cf370_0;
L_0x1426d7df0 .part v0x1426cfce0_0, 0, 16;
L_0x1426d7680 .concat [ 16 2 0 0], L_0x1426d7df0, L_0x148088c28;
L_0x1426d80a0 .part L_0x1426d7680, 0, 16;
L_0x1426d7eb0 .concat [ 2 16 0 0], L_0x148088c70, L_0x1426d80a0;
L_0x1426d7fd0 .part L_0x1426d7eb0, 17, 1;
L_0x1426d8140 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x1426d7fd0, C4<>;
L_0x1426d82a0 .concat [ 18 14 0 0], L_0x1426d7eb0, L_0x1426d8140;
S_0x1426c3a90 .scope module, "cpu_alu" "alu" 7 134, 8 1 0, S_0x1426c36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x1426c3df0_0 .net *"_ivl_10", 15 0, L_0x1426d6760;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1426c3eb0_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x1426c3f60_0 .net *"_ivl_17", 15 0, L_0x1426d68a0;  1 drivers
v0x1426c4020_0 .net *"_ivl_5", 0 0, L_0x1426d60b0;  1 drivers
v0x1426c40d0_0 .net *"_ivl_6", 15 0, L_0x1426d36a0;  1 drivers
v0x1426c41c0_0 .net *"_ivl_9", 15 0, L_0x1426d6460;  1 drivers
v0x1426c4270_0 .net "addr_rt", 4 0, L_0x1426d6b10;  1 drivers
v0x1426c4320_0 .var "b_flag", 0 0;
v0x1426c43c0_0 .net "funct", 5 0, L_0x1426d50a0;  1 drivers
v0x1426c44d0_0 .var "hi", 31 0;
v0x1426c4580_0 .net "instructionword", 31 0, v0x1426cfce0_0;  alias, 1 drivers
v0x1426c4630_0 .var "lo", 31 0;
v0x1426c46e0_0 .var "memaddroffset", 31 0;
v0x1426c4790_0 .var "multresult", 63 0;
v0x1426c4840_0 .net "op1", 31 0, L_0x1426d5d70;  alias, 1 drivers
v0x1426c48f0_0 .net "op2", 31 0, L_0x1426d5e60;  alias, 1 drivers
v0x1426c49a0_0 .net "opcode", 5 0, L_0x1426d6010;  1 drivers
v0x1426c4b30_0 .var "result", 31 0;
v0x1426c4bc0_0 .net "shamt", 4 0, L_0x1426d6a70;  1 drivers
v0x1426c4c70_0 .net/s "sign_op1", 31 0, L_0x1426d5d70;  alias, 1 drivers
v0x1426c4d30_0 .net/s "sign_op2", 31 0, L_0x1426d5e60;  alias, 1 drivers
v0x1426c4dc0_0 .net "simmediatedata", 31 0, L_0x1426d6800;  1 drivers
v0x1426c4e50_0 .net "simmediatedatas", 31 0, L_0x1426d6800;  alias, 1 drivers
v0x1426c4ee0_0 .net "uimmediatedata", 31 0, L_0x1426d6940;  1 drivers
v0x1426c4f70_0 .net "unsign_op1", 31 0, L_0x1426d5d70;  alias, 1 drivers
v0x1426c5040_0 .net "unsign_op2", 31 0, L_0x1426d5e60;  alias, 1 drivers
v0x1426c5120_0 .var "unsigned_result", 31 0;
E_0x1426c3d60/0 .event edge, v0x1426c49a0_0, v0x1426c4840_0, v0x1426c4dc0_0, v0x1426c43c0_0;
E_0x1426c3d60/1 .event edge, v0x1426c48f0_0, v0x1426c4bc0_0, v0x1426c4790_0, v0x1426c4270_0;
E_0x1426c3d60/2 .event edge, v0x1426c4ee0_0, v0x1426c5120_0;
E_0x1426c3d60 .event/or E_0x1426c3d60/0, E_0x1426c3d60/1, E_0x1426c3d60/2;
L_0x1426d6010 .part v0x1426cfce0_0, 26, 6;
L_0x1426d50a0 .part v0x1426cfce0_0, 0, 6;
L_0x1426d60b0 .part v0x1426cfce0_0, 15, 1;
LS_0x1426d36a0_0_0 .concat [ 1 1 1 1], L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0;
LS_0x1426d36a0_0_4 .concat [ 1 1 1 1], L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0;
LS_0x1426d36a0_0_8 .concat [ 1 1 1 1], L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0;
LS_0x1426d36a0_0_12 .concat [ 1 1 1 1], L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0, L_0x1426d60b0;
L_0x1426d36a0 .concat [ 4 4 4 4], LS_0x1426d36a0_0_0, LS_0x1426d36a0_0_4, LS_0x1426d36a0_0_8, LS_0x1426d36a0_0_12;
L_0x1426d6460 .part v0x1426cfce0_0, 0, 16;
L_0x1426d6760 .concat [ 16 0 0 0], L_0x1426d6460;
L_0x1426d6800 .concat [ 16 16 0 0], L_0x1426d6760, L_0x1426d36a0;
L_0x1426d68a0 .part v0x1426cfce0_0, 0, 16;
L_0x1426d6940 .concat [ 16 16 0 0], L_0x1426d68a0, L_0x148088a78;
L_0x1426d6a70 .part v0x1426cfce0_0, 6, 5;
L_0x1426d6b10 .part v0x1426cfce0_0, 16, 5;
S_0x1426c5270 .scope module, "cpu_load_block" "load_block" 7 147, 9 1 0, S_0x1426c36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x1426c5510_0 .net "address", 31 0, v0x1426c46e0_0;  alias, 1 drivers
v0x1426c55c0_0 .net "datafromMem", 31 0, v0x1426cf9e0_0;  alias, 1 drivers
v0x1426c5660_0 .net "instr_word", 31 0, v0x1426cfce0_0;  alias, 1 drivers
v0x1426c5730_0 .net "opcode", 5 0, L_0x1426d6c10;  1 drivers
v0x1426c57d0_0 .var "out_transformed", 31 0;
v0x1426c58c0_0 .net "regword", 31 0, L_0x1426d5c10;  alias, 1 drivers
v0x1426c5970_0 .net "whichbyte", 1 0, L_0x1426d6cb0;  1 drivers
E_0x1426c54b0/0 .event edge, v0x1426c5730_0, v0x1426c55c0_0, v0x1426c5970_0, v0x1426c4580_0;
E_0x1426c54b0/1 .event edge, v0x1426c58c0_0;
E_0x1426c54b0 .event/or E_0x1426c54b0/0, E_0x1426c54b0/1;
L_0x1426d6c10 .part v0x1426cfce0_0, 26, 6;
L_0x1426d6cb0 .part v0x1426c46e0_0, 0, 2;
S_0x1426c5aa0 .scope module, "dut" "store_block" 7 204, 10 1 0, S_0x1426c36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x1426c5d40_0 .net *"_ivl_1", 1 0, L_0x1426d7bb0;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1426c5e00_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x1426c5eb0_0 .net "bytenum", 2 0, L_0x1426d7860;  1 drivers
v0x1426c5f70_0 .net "dataword", 31 0, v0x1426cf9e0_0;  alias, 1 drivers
v0x1426c6030_0 .net "eff_addr", 31 0, v0x1426c46e0_0;  alias, 1 drivers
v0x1426c6140_0 .net "opcode", 5 0, L_0x1426d0330;  alias, 1 drivers
v0x1426c61d0_0 .net "regbyte", 7 0, L_0x1426d7c90;  1 drivers
v0x1426c6280_0 .net "reghalfword", 15 0, L_0x1426d7d30;  1 drivers
v0x1426c6330_0 .net "regword", 31 0, L_0x1426d5c10;  alias, 1 drivers
v0x1426c6460_0 .var "storedata", 31 0;
E_0x1426c5ce0/0 .event edge, v0x1426c6140_0, v0x1426c58c0_0, v0x1426c5eb0_0, v0x1426c61d0_0;
E_0x1426c5ce0/1 .event edge, v0x1426c55c0_0, v0x1426c6280_0;
E_0x1426c5ce0 .event/or E_0x1426c5ce0/0, E_0x1426c5ce0/1;
L_0x1426d7bb0 .part v0x1426c46e0_0, 0, 2;
L_0x1426d7860 .concat [ 2 1 0 0], L_0x1426d7bb0, L_0x148088be0;
L_0x1426d7c90 .part L_0x1426d5c10, 0, 8;
L_0x1426d7d30 .part L_0x1426d5c10, 0, 16;
S_0x1426c6530 .scope module, "hi" "hl_reg" 7 171, 11 1 0, S_0x1426c36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1426c6770_0 .net "clk", 0 0, v0x1426cf720_0;  alias, 1 drivers
v0x1426c6820_0 .var "data", 31 0;
v0x1426c68d0_0 .net "data_in", 31 0, v0x1426c44d0_0;  alias, 1 drivers
v0x1426c69a0_0 .net "data_out", 31 0, v0x1426c6820_0;  alias, 1 drivers
v0x1426c6a40_0 .net "enable", 0 0, L_0x1426d5680;  alias, 1 drivers
v0x1426c6b20_0 .net "reset", 0 0, v0x1426cfe40_0;  alias, 1 drivers
S_0x1426c6c40 .scope module, "lo" "hl_reg" 7 163, 11 1 0, S_0x1426c36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x1426c6ec0_0 .net "clk", 0 0, v0x1426cf720_0;  alias, 1 drivers
v0x1426c6f50_0 .var "data", 31 0;
v0x1426c6fe0_0 .net "data_in", 31 0, v0x1426c4630_0;  alias, 1 drivers
v0x1426c70b0_0 .net "data_out", 31 0, v0x1426c6f50_0;  alias, 1 drivers
v0x1426c7150_0 .net "enable", 0 0, L_0x1426d5680;  alias, 1 drivers
v0x1426c7220_0 .net "reset", 0 0, v0x1426cfe40_0;  alias, 1 drivers
S_0x1426c7330 .scope module, "register" "regfile" 7 105, 12 1 0, S_0x1426c36d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1426d5960 .functor BUFZ 32, L_0x1426d54f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1426d5c10 .functor BUFZ 32, L_0x1426d5a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1426c7fc0_2 .array/port v0x1426c7fc0, 2;
L_0x1426d5d00 .functor BUFZ 32, v0x1426c7fc0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1426c7660_0 .net *"_ivl_0", 31 0, L_0x1426d54f0;  1 drivers
v0x1426c7720_0 .net *"_ivl_10", 6 0, L_0x1426d5af0;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1426c77c0_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x1426c7860_0 .net *"_ivl_2", 6 0, L_0x1426d5840;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1426c7910_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x1426c7a00_0 .net *"_ivl_8", 31 0, L_0x1426d5a50;  1 drivers
v0x1426c7ab0_0 .net "r_clk", 0 0, v0x1426cf720_0;  alias, 1 drivers
v0x1426c7b80_0 .net "r_clk_enable", 0 0, v0x1426cf830_0;  alias, 1 drivers
v0x1426c7c10_0 .net "read_data1", 31 0, L_0x1426d5960;  alias, 1 drivers
v0x1426c7d20_0 .net "read_data2", 31 0, L_0x1426d5c10;  alias, 1 drivers
v0x1426c7db0_0 .net "read_reg1", 4 0, L_0x1426d47f0;  alias, 1 drivers
v0x1426c7e60_0 .net "read_reg2", 4 0, L_0x1426d4430;  alias, 1 drivers
v0x1426c7f10_0 .net "register_v0", 31 0, L_0x1426d5d00;  alias, 1 drivers
v0x1426c7fc0 .array "registers", 0 31, 31 0;
v0x1426c8360_0 .net "reset", 0 0, v0x1426cfe40_0;  alias, 1 drivers
v0x1426c8430_0 .net "write_control", 0 0, L_0x1426d4e80;  alias, 1 drivers
v0x1426c84c0_0 .net "write_data", 31 0, L_0x1426d55e0;  alias, 1 drivers
v0x1426c8650_0 .net "write_reg", 4 0, L_0x1426d4cb0;  alias, 1 drivers
L_0x1426d54f0 .array/port v0x1426c7fc0, L_0x1426d5840;
L_0x1426d5840 .concat [ 5 2 0 0], L_0x1426d47f0, L_0x1480889e8;
L_0x1426d5a50 .array/port v0x1426c7fc0, L_0x1426d5af0;
L_0x1426d5af0 .concat [ 5 2 0 0], L_0x1426d4430, L_0x148088a30;
S_0x1426aba20 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148053970 .functor BUFZ 1, C4<z>; HiZ drive
v0x1426cff50_0 .net "clk", 0 0, o0x148053970;  0 drivers
v0x1426d0000_0 .var "curr_addr", 31 0;
o0x1480539d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1426d00a0_0 .net "enable", 0 0, o0x1480539d0;  0 drivers
o0x148053a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1426d0130_0 .net "next_addr", 31 0, o0x148053a00;  0 drivers
o0x148053a30 .functor BUFZ 1, C4<z>; HiZ drive
v0x1426d01d0_0 .net "reset", 0 0, o0x148053a30;  0 drivers
E_0x1426c38b0 .event posedge, v0x1426cff50_0;
    .scope S_0x1426c7330;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1426c7fc0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x1426c7330;
T_1 ;
    %wait E_0x1426b7400;
    %load/vec4 v0x1426c8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1426c7b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1426c8430_0;
    %load/vec4 v0x1426c8650_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1426c84c0_0;
    %load/vec4 v0x1426c8650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1426c7fc0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1426c3a90;
T_2 ;
    %wait E_0x1426c3d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %load/vec4 v0x1426c49a0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4dc0_0;
    %add;
    %store/vec4 v0x1426c46e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x1426c49a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0x1426c43c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %jmp T_2.38;
T_2.17 ;
    %load/vec4 v0x1426c4d30_0;
    %ix/getv 4, v0x1426c4bc0_0;
    %shiftl 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.18 ;
    %load/vec4 v0x1426c4d30_0;
    %ix/getv 4, v0x1426c4bc0_0;
    %shiftr 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.19 ;
    %load/vec4 v0x1426c4d30_0;
    %ix/getv 4, v0x1426c4bc0_0;
    %shiftr/s 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.20 ;
    %load/vec4 v0x1426c4d30_0;
    %load/vec4 v0x1426c4f70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.21 ;
    %load/vec4 v0x1426c4d30_0;
    %load/vec4 v0x1426c4f70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.22 ;
    %load/vec4 v0x1426c4d30_0;
    %load/vec4 v0x1426c4f70_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.23 ;
    %load/vec4 v0x1426c4c70_0;
    %pad/s 64;
    %load/vec4 v0x1426c4d30_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x1426c4790_0, 0, 64;
    %load/vec4 v0x1426c4790_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1426c44d0_0, 0, 32;
    %load/vec4 v0x1426c4790_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1426c4630_0, 0, 32;
    %jmp T_2.38;
T_2.24 ;
    %load/vec4 v0x1426c4f70_0;
    %pad/u 64;
    %load/vec4 v0x1426c5040_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x1426c4790_0, 0, 64;
    %load/vec4 v0x1426c4790_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x1426c44d0_0, 0, 32;
    %load/vec4 v0x1426c4790_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1426c4630_0, 0, 32;
    %jmp T_2.38;
T_2.25 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4d30_0;
    %mod/s;
    %store/vec4 v0x1426c44d0_0, 0, 32;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4d30_0;
    %div/s;
    %store/vec4 v0x1426c4630_0, 0, 32;
    %jmp T_2.38;
T_2.26 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %mod;
    %store/vec4 v0x1426c44d0_0, 0, 32;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %div;
    %store/vec4 v0x1426c4630_0, 0, 32;
    %jmp T_2.38;
T_2.27 ;
    %load/vec4 v0x1426c4840_0;
    %store/vec4 v0x1426c44d0_0, 0, 32;
    %jmp T_2.38;
T_2.28 ;
    %load/vec4 v0x1426c4840_0;
    %store/vec4 v0x1426c4630_0, 0, 32;
    %jmp T_2.38;
T_2.29 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4d30_0;
    %add;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.30 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %add;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.31 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %sub;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.32 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %and;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.33 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %or;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.34 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %xor;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.35 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %or;
    %inv;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.36 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4d30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.40, 8;
T_2.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.40, 8;
 ; End of false expr.
    %blend;
T_2.40;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c5040_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.38;
T_2.38 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0x1426c4270_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.46, 6;
    %jmp T_2.47;
T_2.43 ;
    %load/vec4 v0x1426c4c70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.49;
T_2.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.49 ;
    %jmp T_2.47;
T_2.44 ;
    %load/vec4 v0x1426c4c70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.51;
T_2.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.51 ;
    %jmp T_2.47;
T_2.45 ;
    %load/vec4 v0x1426c4c70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.53;
T_2.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.53 ;
    %jmp T_2.47;
T_2.46 ;
    %load/vec4 v0x1426c4c70_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.55 ;
    %jmp T_2.47;
T_2.47 ;
    %pop/vec4 1;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4d30_0;
    %cmp/e;
    %jmp/0xz  T_2.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.57 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c48f0_0;
    %cmp/ne;
    %jmp/0xz  T_2.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.59 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0x1426c4c70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.61 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0x1426c4c70_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426c4320_0, 0, 1;
T_2.63 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4dc0_0;
    %add;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c4dc0_0;
    %add;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0x1426c4c70_0;
    %load/vec4 v0x1426c4dc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.65, 8;
T_2.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.65, 8;
 ; End of false expr.
    %blend;
T_2.65;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c4e50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.67, 8;
T_2.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.67, 8;
 ; End of false expr.
    %blend;
T_2.67;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c4ee0_0;
    %and;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c4ee0_0;
    %or;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0x1426c4f70_0;
    %load/vec4 v0x1426c4ee0_0;
    %xor;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x1426c4ee0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1426c5120_0, 0, 32;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0x1426c5120_0;
    %store/vec4 v0x1426c4b30_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1426c5270;
T_3 ;
    %wait E_0x1426c54b0;
    %load/vec4 v0x1426c5730_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v0x1426c5970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x1426c5970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.18;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.18;
T_3.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x1426c5970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %jmp T_3.21;
T_3.19 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.21;
T_3.20 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.21;
T_3.21 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v0x1426c5970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x1426c5660_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x1426c5970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %jmp T_3.29;
T_3.25 ;
    %load/vec4 v0x1426c58c0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.29;
T_3.26 ;
    %load/vec4 v0x1426c58c0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.29;
T_3.27 ;
    %load/vec4 v0x1426c58c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.29;
T_3.29 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v0x1426c5970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %jmp T_3.34;
T_3.30 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.34;
T_3.31 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c58c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.34;
T_3.32 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c58c0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.34;
T_3.33 ;
    %load/vec4 v0x1426c55c0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1426c58c0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c57d0_0, 0, 32;
    %jmp T_3.34;
T_3.34 ;
    %pop/vec4 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1426c6c40;
T_4 ;
    %wait E_0x1426b7400;
    %load/vec4 v0x1426c7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1426c6f50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1426c7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1426c6fe0_0;
    %assign/vec4 v0x1426c6f50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1426c6530;
T_5 ;
    %wait E_0x1426b7400;
    %load/vec4 v0x1426c6b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1426c6820_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1426c6a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1426c68d0_0;
    %assign/vec4 v0x1426c6820_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1426c5aa0;
T_6 ;
    %wait E_0x1426c5ce0;
    %load/vec4 v0x1426c6140_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1426c6330_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1426c6460_0, 4, 8;
    %load/vec4 v0x1426c6330_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1426c6460_0, 4, 8;
    %load/vec4 v0x1426c6330_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1426c6460_0, 4, 8;
    %load/vec4 v0x1426c6330_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1426c6460_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1426c6140_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x1426c5eb0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x1426c61d0_0;
    %load/vec4 v0x1426c5f70_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c6460_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x1426c5f70_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1426c61d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c5f70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x1426c6460_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x1426c5f70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1426c61d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c5f70_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c6460_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x1426c5f70_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x1426c61d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c6460_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1426c6140_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x1426c5eb0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x1426c6280_0;
    %load/vec4 v0x1426c5f70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c6460_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x1426c5f70_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1426c6280_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c6460_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1426c36d0;
T_7 ;
    %wait E_0x1426c3a60;
    %load/vec4 v0x1426cddd0_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1426cda50_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1426cd650_0, 0, 32;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1426c36d0;
T_8 ;
    %wait E_0x1426c3140;
    %load/vec4 v0x1426cd240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1426cd9b0_0;
    %load/vec4 v0x1426cd380_0;
    %add;
    %store/vec4 v0x1426ce6c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1426cdf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1426cd9b0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1426cde70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1426ce6c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1426cdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x1426ce8b0_0;
    %store/vec4 v0x1426ce6c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x1426cd9b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x1426ce6c0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1426c36d0;
T_9 ;
    %wait E_0x1426b7400;
    %load/vec4 v0x1426cd4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1426cef70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1426cd5c0_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x1426cd9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1426cd530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1426cf370_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1426cd530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x1426cf370_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1426cf370_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x1426cf370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1426cf370_0, 0;
    %load/vec4 v0x1426cd9b0_0;
    %assign/vec4 v0x1426cd5c0_0, 0;
    %load/vec4 v0x1426ce6c0_0;
    %assign/vec4 v0x1426cd9b0_0, 0;
    %load/vec4 v0x1426cd5c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1426cd530_0, 0;
T_9.10 ;
T_9.8 ;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1426c36d0;
T_10 ;
    %wait E_0x1426b7400;
    %vpi_call/w 7 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 7 272 "$display", "reset=%h, clk_enable=%h", v0x1426cef70_0, v0x1426cd4a0_0 {0 0 0};
    %vpi_call/w 7 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x1426cde70_0, v0x1426ccfc0_0, v0x1426ced60_0 {0 0 0};
    %vpi_call/w 7 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x1426ce970_0, v0x1426ceab0_0 {0 0 0};
    %vpi_call/w 7 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x1426ce8b0_0, v0x1426cea20_0 {0 0 0};
    %vpi_call/w 7 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x1426ceca0_0, v0x1426cf000_0, v0x1426cee10_0, v0x1426ce310_0 {0 0 0};
    %vpi_call/w 7 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x1426ce620_0, v0x1426cf180_0, v0x1426cf0b0_0, v0x1426ce1c0_0, v0x1426cdba0_0 {0 0 0};
    %vpi_call/w 7 278 "$display", "b_flag=%h, b_offset=%h", v0x1426cd240_0, v0x1426cd380_0 {0 0 0};
    %vpi_call/w 7 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x1426cd5c0_0, v0x1426cf370_0, v0x1426cd9b0_0, v0x1426ce6c0_0, v0x1426cdfe0_0 {0 0 0};
    %vpi_call/w 7 280 "$display", "instr_address=%h", v0x1426cdd30_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x1426984a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426cf720_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1426cf720_0;
    %inv;
    %store/vec4 v0x1426cf720_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x1426984a0;
T_12 ;
    %fork t_1, S_0x1426c2c00;
    %jmp t_0;
    .scope S_0x1426c2c00;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426cfe40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1426cf830_0, 0, 1;
    %wait E_0x1426b7400;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1426cfe40_0, 0, 1;
    %wait E_0x1426b7400;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1426c2f40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1426cf9e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1426c31a0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c33b0_0, 0, 5;
    %load/vec4 v0x1426c2f40_0;
    %store/vec4 v0x1426c34c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1426c3000_0, 0, 16;
    %load/vec4 v0x1426c31a0_0;
    %load/vec4 v0x1426c33b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c34c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c3000_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c30b0_0, 0, 32;
    %load/vec4 v0x1426c30b0_0;
    %store/vec4 v0x1426cfce0_0, 0, 32;
    %load/vec4 v0x1426cf9e0_0;
    %load/vec4 v0x1426c2f40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1426cf9e0_0, 0, 32;
    %wait E_0x1426b7400;
    %delay 2, 0;
    %load/vec4 v0x1426cfa70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 6 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x1426cf950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 6 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1426c31a0_0, 0, 6;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x1426c2e90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c3570_0, 0, 5;
    %load/vec4 v0x1426c2f40_0;
    %store/vec4 v0x1426c33b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c34c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c3300_0, 0, 5;
    %load/vec4 v0x1426c31a0_0;
    %load/vec4 v0x1426c33b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c34c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c3300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c3570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c2e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c3250_0, 0, 32;
    %load/vec4 v0x1426c3250_0;
    %store/vec4 v0x1426cfce0_0, 0, 32;
    %wait E_0x1426b7400;
    %delay 2, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1426c31a0_0, 0, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x1426c2e90_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c3570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c33b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1426c34c0_0, 0, 5;
    %load/vec4 v0x1426c2f40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1426c3300_0, 0, 5;
    %load/vec4 v0x1426c31a0_0;
    %load/vec4 v0x1426c33b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c34c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c3300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c3570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c2e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c3250_0, 0, 32;
    %load/vec4 v0x1426c3250_0;
    %store/vec4 v0x1426cfce0_0, 0, 32;
    %wait E_0x1426b7400;
    %delay 2, 0;
    %load/vec4 v0x1426c2f40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1426c2f40_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1426c2f40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x1426c3620_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1426c31a0_0, 0, 6;
    %load/vec4 v0x1426c2f40_0;
    %addi 15, 0, 5;
    %store/vec4 v0x1426c33b0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1426c34c0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1426c3000_0, 0, 16;
    %load/vec4 v0x1426c31a0_0;
    %load/vec4 v0x1426c33b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c34c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1426c3000_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1426c30b0_0, 0, 32;
    %load/vec4 v0x1426c30b0_0;
    %store/vec4 v0x1426cfce0_0, 0, 32;
    %wait E_0x1426b7400;
    %delay 2, 0;
    %load/vec4 v0x1426c3620_0;
    %load/vec4 v0x1426c2f40_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x1426c3620_0, 0, 32;
    %load/vec4 v0x1426c3620_0;
    %store/vec4 v0x1426c2dd0_0, 0, 32;
    %load/vec4 v0x1426cfd70_0;
    %load/vec4 v0x1426c2dd0_0;
    %cmp/e;
    %jmp/0xz  T_12.8, 4;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 6 126 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x1426c2dd0_0, v0x1426cfd70_0 {0 0 0};
T_12.9 ;
    %load/vec4 v0x1426c2f40_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1426c2f40_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1426984a0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x1426aba20;
T_13 ;
    %wait E_0x1426c38b0;
    %load/vec4 v0x1426d01d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x1426d0000_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1426d00a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1426d0130_0;
    %assign/vec4 v0x1426d0000_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "test/tb/mtlo_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/pc.v";
