Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jul 17 23:48:25 2023
| Host         : DESKTOP-MS0OIJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file posit_mult_timing_summary_routed.rpt -pb posit_mult_timing_summary_routed.pb -rpx posit_mult_timing_summary_routed.rpx -warn_on_violation
| Design       : posit_mult
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.777        0.000                      0                   87        0.212        0.000                      0                   87        5.750        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 6.250}      12.500          80.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 9.777        0.000                      0                   87        0.212        0.000                      0                   87        5.750        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        9.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.777ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 1.913ns (70.677%)  route 0.794ns (29.323%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  intMultinst/C_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    intMultinst/C_reg[45]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 r  intMultinst/C_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    intMultinst/C_reg[49]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.182 r  intMultinst/C_reg[51]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.182    intMultinst/C_reg[51]_i_1_n_6
    SLICE_X11Y99         FDCE                                         r  intMultinst/C_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y99         FDCE                                         r  intMultinst/C_reg[51]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[51]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  9.777    

Slack (MET) :             9.861ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 1.829ns (69.738%)  route 0.794ns (30.262%))
  Logic Levels:           10  (CARRY4=9 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  intMultinst/C_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    intMultinst/C_reg[45]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.917 r  intMultinst/C_reg[49]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.917    intMultinst/C_reg[49]_i_1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.098 r  intMultinst/C_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.098    intMultinst/C_reg[51]_i_1_n_7
    SLICE_X11Y99         FDCE                                         r  intMultinst/C_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y99         FDCE                                         r  intMultinst/C_reg[50]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y99         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[50]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  9.861    

Slack (MET) :             9.875ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 1.815ns (69.576%)  route 0.794ns (30.424%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  intMultinst/C_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    intMultinst/C_reg[45]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.084 r  intMultinst/C_reg[49]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.084    intMultinst/C_reg[49]_i_1_n_6
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[47]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y98         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[47]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -7.084    
  -------------------------------------------------------------------
                         slack                                  9.875    

Slack (MET) :             9.880ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 1.810ns (69.517%)  route 0.794ns (30.483%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  intMultinst/C_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    intMultinst/C_reg[45]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.079 r  intMultinst/C_reg[49]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.079    intMultinst/C_reg[49]_i_1_n_4
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[49]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y98         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[49]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -7.079    
  -------------------------------------------------------------------
                         slack                                  9.880    

Slack (MET) :             9.940ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 1.750ns (68.798%)  route 0.794ns (31.202%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  intMultinst/C_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    intMultinst/C_reg[45]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.019 r  intMultinst/C_reg[49]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.019    intMultinst/C_reg[49]_i_1_n_5
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[48]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y98         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[48]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -7.019    
  -------------------------------------------------------------------
                         slack                                  9.940    

Slack (MET) :             9.959ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.525ns  (logic 1.731ns (68.563%)  route 0.794ns (31.437%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.819 r  intMultinst/C_reg[45]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.819    intMultinst/C_reg[45]_i_1_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.000 r  intMultinst/C_reg[49]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.000    intMultinst/C_reg[49]_i_1_n_7
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[46]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y98         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[46]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  9.959    

Slack (MET) :             9.973ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 1.717ns (68.388%)  route 0.794ns (31.612%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.986 r  intMultinst/C_reg[45]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.986    intMultinst/C_reg[45]_i_1_n_6
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[43]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y97         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[43]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -6.986    
  -------------------------------------------------------------------
                         slack                                  9.973    

Slack (MET) :             9.978ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 1.712ns (68.325%)  route 0.794ns (31.675%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.981 r  intMultinst/C_reg[45]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.981    intMultinst/C_reg[45]_i_1_n_4
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[45]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y97         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[45]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -6.981    
  -------------------------------------------------------------------
                         slack                                  9.978    

Slack (MET) :             10.038ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[44]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.652ns (67.548%)  route 0.794ns (32.452%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.921 r  intMultinst/C_reg[45]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.921    intMultinst/C_reg[45]_i_1_n_5
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[44]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y97         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[44]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                 10.038    

Slack (MET) :             10.057ns  (required time - arrival time)
  Source:                 intMultinst/S_out_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk rise@12.500ns - clk rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.633ns (67.294%)  route 0.794ns (32.706%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.135ns = ( 16.635 - 12.500 ) 
    Source Clock Delay      (SCD):    4.476ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.752    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.833 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.643     4.476    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y91         FDCE                                         r  intMultinst/S_out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y91         FDCE (Prop_fdce_C_Q)         0.398     4.874 r  intMultinst/S_out_reg[21]/Q
                         net (fo=1, routed)           0.794     5.667    intMultinst/S_out_reg_n_0_[21]
    SLICE_X11Y91         LUT2 (Prop_lut2_I1_O)        0.232     5.899 r  intMultinst/C[29]_i_12/O
                         net (fo=1, routed)           0.000     5.899    intMultinst/C[29]_i_12_n_0
    SLICE_X11Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.231 r  intMultinst/C_reg[29]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.231    intMultinst/C_reg[29]_i_7_n_0
    SLICE_X11Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.329 r  intMultinst/C_reg[29]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.329    intMultinst/C_reg[29]_i_2_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.427 r  intMultinst/C_reg[29]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.427    intMultinst/C_reg[29]_i_1_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.525 r  intMultinst/C_reg[33]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.525    intMultinst/C_reg[33]_i_1_n_0
    SLICE_X11Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.623 r  intMultinst/C_reg[37]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.623    intMultinst/C_reg[37]_i_1_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.721 r  intMultinst/C_reg[41]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.721    intMultinst/C_reg[41]_i_1_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.902 r  intMultinst/C_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.902    intMultinst/C_reg[45]_i_1_n_7
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       12.500    12.500 r  
    U20                                               0.000    12.500 r  clk (IN)
                         net (fo=0)                   0.000    12.500    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.794    13.294 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734    15.028    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    15.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.530    16.635    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[42]/C
                         clock pessimism              0.301    16.936    
                         clock uncertainty           -0.035    16.900    
    SLICE_X11Y97         FDCE (Setup_fdce_C_D)        0.059    16.959    intMultinst/C_reg[42]
  -------------------------------------------------------------------
                         required time                         16.959    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                 10.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 S_out_reg[42]_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/S_out_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.156%)  route 0.167ns (46.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  S_out_reg[42]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  S_out_reg[42]_i_2/Q
                         net (fo=59, routed)          0.167     1.938    intMultinst/S_out_reg[42]_i_2
    SLICE_X12Y95         LUT3 (Prop_lut3_I1_O)        0.048     1.986 r  intMultinst/S_out[36]_i_1/O
                         net (fo=1, routed)           0.000     1.986    intMultinst/S_out[36]_i_1_n_0
    SLICE_X12Y95         FDCE                                         r  intMultinst/S_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.969     2.158    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  intMultinst/S_out_reg[36]/C
                         clock pessimism             -0.514     1.644    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.131     1.775    intMultinst/S_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 S_out_reg[42]_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_out_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.758%)  route 0.167ns (47.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  S_out_reg[42]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  S_out_reg[42]_i_2/Q
                         net (fo=59, routed)          0.167     1.938    intMultinst/S_out_reg[42]_i_2
    SLICE_X12Y95         LUT3 (Prop_lut3_I1_O)        0.045     1.983 r  intMultinst/C_out[35]_i_1/O
                         net (fo=1, routed)           0.000     1.983    intMultinst/op_reg[7][35]
    SLICE_X12Y95         FDCE                                         r  intMultinst/C_out_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.969     2.158    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  intMultinst/C_out_reg[35]/C
                         clock pessimism             -0.514     1.644    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.121     1.765    intMultinst/C_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 intMultinst/C_out_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.272ns (74.782%)  route 0.092ns (25.218%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    intMultinst/clk_IBUF_BUFG
    SLICE_X10Y96         FDCE                                         r  intMultinst/C_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.164     1.795 r  intMultinst/C_out_reg[41]/Q
                         net (fo=2, routed)           0.092     1.886    intMultinst/C_out_reg_n_0_[41]
    SLICE_X11Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  intMultinst/C[41]_i_2/O
                         net (fo=1, routed)           0.000     1.931    intMultinst/C[41]_i_2_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.994 r  intMultinst/C_reg[41]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.994    intMultinst/C_reg[41]_i_1_n_4
    SLICE_X11Y96         FDCE                                         r  intMultinst/C_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.970     2.159    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  intMultinst/C_reg[41]/C
                         clock pessimism             -0.515     1.644    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.105     1.749    intMultinst/C_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 intMultinst/C_out_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.279ns (75.259%)  route 0.092ns (24.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    intMultinst/clk_IBUF_BUFG
    SLICE_X10Y96         FDCE                                         r  intMultinst/C_out_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDCE (Prop_fdce_C_Q)         0.164     1.795 r  intMultinst/C_out_reg[38]/Q
                         net (fo=2, routed)           0.092     1.886    intMultinst/C_out_reg_n_0_[38]
    SLICE_X11Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.931 r  intMultinst/C[41]_i_5/O
                         net (fo=1, routed)           0.000     1.931    intMultinst/C[41]_i_5_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.001 r  intMultinst/C_reg[41]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    intMultinst/C_reg[41]_i_1_n_7
    SLICE_X11Y96         FDCE                                         r  intMultinst/C_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.970     2.159    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y96         FDCE                                         r  intMultinst/C_reg[38]/C
                         clock pessimism             -0.515     1.644    
    SLICE_X11Y96         FDCE (Hold_fdce_C_D)         0.105     1.749    intMultinst/C_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 intMultinst/C_out_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.279ns (75.259%)  route 0.092ns (24.741%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.694     1.632    intMultinst/clk_IBUF_BUFG
    SLICE_X10Y97         FDCE                                         r  intMultinst/C_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDCE (Prop_fdce_C_Q)         0.164     1.796 r  intMultinst/C_out_reg[42]/Q
                         net (fo=2, routed)           0.092     1.887    intMultinst/C_out_reg_n_0_[42]
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.932 r  intMultinst/C[45]_i_2/O
                         net (fo=1, routed)           0.000     1.932    intMultinst/C[45]_i_2_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.002 r  intMultinst/C_reg[45]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    intMultinst/C_reg[45]_i_1_n_7
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.971     2.160    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y97         FDCE                                         r  intMultinst/C_reg[42]/C
                         clock pessimism             -0.515     1.645    
    SLICE_X11Y97         FDCE (Hold_fdce_C_D)         0.105     1.750    intMultinst/C_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 S_out_reg[42]_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_out_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.693%)  route 0.212ns (53.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  S_out_reg[42]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  S_out_reg[42]_i_2/Q
                         net (fo=59, routed)          0.212     1.984    intMultinst/CSA_LOOP[1].csau/FA_LOOP[32].fau/S_out_reg[42]_i_2
    SLICE_X12Y94         LUT6 (Prop_lut6_I2_O)        0.045     2.029 r  intMultinst/CSA_LOOP[1].csau/FA_LOOP[32].fau/C_out[32]_i_1/O
                         net (fo=1, routed)           0.000     2.029    intMultinst/op_reg[7][32]
    SLICE_X12Y94         FDCE                                         r  intMultinst/C_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.969     2.158    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y94         FDCE                                         r  intMultinst/C_out_reg[32]/C
                         clock pessimism             -0.511     1.647    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121     1.768    intMultinst/C_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 S_out_reg[42]_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/S_out_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.190ns (46.190%)  route 0.221ns (53.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  S_out_reg[42]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  S_out_reg[42]_i_2/Q
                         net (fo=59, routed)          0.221     1.993    intMultinst/S_out_reg[42]_i_2
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.049     2.042 r  intMultinst/S_out[32]_i_1/O
                         net (fo=1, routed)           0.000     2.042    intMultinst/S_out[32]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  intMultinst/S_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.969     2.158    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y94         FDCE                                         r  intMultinst/S_out_reg[32]/C
                         clock pessimism             -0.511     1.647    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.131     1.778    intMultinst/S_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 S_out_reg[42]_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_out_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.662%)  route 0.221ns (54.338%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  S_out_reg[42]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  S_out_reg[42]_i_2/Q
                         net (fo=59, routed)          0.221     1.993    intMultinst/S_out_reg[42]_i_2
    SLICE_X12Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.038 r  intMultinst/C_out[31]_i_1/O
                         net (fo=1, routed)           0.000     2.038    intMultinst/C_out[31]_i_1_n_0
    SLICE_X12Y94         FDCE                                         r  intMultinst/C_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.969     2.158    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y94         FDCE                                         r  intMultinst/C_out_reg[31]/C
                         clock pessimism             -0.511     1.647    
    SLICE_X12Y94         FDCE (Hold_fdce_C_D)         0.121     1.768    intMultinst/C_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 S_out_reg[42]_i_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/S_out_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.189ns (44.719%)  route 0.234ns (55.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.693     1.631    clk_IBUF_BUFG
    SLICE_X13Y95         FDCE                                         r  S_out_reg[42]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y95         FDCE (Prop_fdce_C_Q)         0.141     1.772 r  S_out_reg[42]_i_2/Q
                         net (fo=59, routed)          0.234     2.005    intMultinst/CSA_LOOP[1].csau/FA_LOOP[33].fau/S_out_reg[42]_i_2
    SLICE_X12Y95         LUT5 (Prop_lut5_I2_O)        0.048     2.053 r  intMultinst/CSA_LOOP[1].csau/FA_LOOP[33].fau/S_out[34]_i_1/O
                         net (fo=1, routed)           0.000     2.053    intMultinst/op_reg[6][34]
    SLICE_X12Y95         FDCE                                         r  intMultinst/S_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.969     2.158    intMultinst/clk_IBUF_BUFG
    SLICE_X12Y95         FDCE                                         r  intMultinst/S_out_reg[34]/C
                         clock pessimism             -0.514     1.644    
    SLICE_X12Y95         FDCE (Hold_fdce_C_D)         0.131     1.775    intMultinst/S_out_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 intMultinst/C_out_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            intMultinst/C_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.328ns (82.322%)  route 0.070ns (17.678%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.694     1.632    intMultinst/clk_IBUF_BUFG
    SLICE_X10Y98         FDCE                                         r  intMultinst/C_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDCE (Prop_fdce_C_Q)         0.148     1.780 r  intMultinst/C_out_reg[48]/Q
                         net (fo=2, routed)           0.070     1.850    intMultinst/C_out_reg_n_0_[48]
    SLICE_X11Y98         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.180     2.030 r  intMultinst/C_reg[49]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.030    intMultinst/C_reg[49]_i_1_n_4
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.971     2.160    intMultinst/clk_IBUF_BUFG
    SLICE_X11Y98         FDCE                                         r  intMultinst/C_reg[49]/C
                         clock pessimism             -0.515     1.645    
    SLICE_X11Y98         FDCE (Hold_fdce_C_D)         0.105     1.750    intMultinst/C_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.816         12.500      10.684     DSP48_X0Y38    p_0_out__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         12.500      10.684     DSP48_X0Y39    p_0_out__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         12.500      10.684     DSP48_X0Y37    p_0_out/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.816         12.500      10.684     DSP48_X0Y36    intMultinst/p_3_out/CLK
Min Period        n/a     BUFG/I       n/a            1.592         12.500      10.908     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         12.500      11.500     SLICE_X13Y95   S_out_reg[42]_i_2/C
Min Period        n/a     FDRE/C       n/a            1.000         12.500      11.500     SLICE_X0Y127   start0_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         12.500      11.500     SLICE_X0Y122   start1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         12.500      11.500     SLICE_X0Y116   start2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         12.500      11.500     SLICE_X12Y91   intMultinst/C_out_reg[18]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X0Y127   start0_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X0Y122   start1_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X0Y116   start2_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X0Y116   start2_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X10Y96   intMultinst/C_out_reg[38]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X10Y96   intMultinst/C_out_reg[39]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X10Y96   intMultinst/C_out_reg[40]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X10Y96   intMultinst/C_out_reg[41]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X10Y97   intMultinst/C_out_reg[42]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X10Y98   intMultinst/C_out_reg[44]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X13Y95   S_out_reg[42]_i_2/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X0Y127   start0_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         6.250       5.750      SLICE_X0Y122   start1_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y91   intMultinst/C_out_reg[18]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y91   intMultinst/C_out_reg[19]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y91   intMultinst/C_out_reg[20]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y92   intMultinst/C_out_reg[21]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y92   intMultinst/C_out_reg[22]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y92   intMultinst/C_out_reg[23]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         6.250       5.750      SLICE_X12Y92   intMultinst/C_out_reg[24]/C



