vendor_name = ModelSim
source_file = 1, C:/Users/Samuel/Desktop/Lab-Quartus/Tercer_corte_ALU/BCD7Seg/BCD7Seg.vhd
source_file = 1, C:/Users/Samuel/Desktop/Lab-Quartus/Tercer_corte_ALU/ALU/ALU.vhd
source_file = 1, C:/Users/Samuel/Desktop/Lab-Quartus/Tercer_corte_ALU/BCD7Seg/test_ALU.vhd
source_file = 1, C:/Users/Samuel/Desktop/Lab-Quartus/Tercer_corte_ALU/test_ALU/db/test_ALU.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Samuel/Desktop/Lab-Quartus/Tercer_corte_ALU/test_ALU/db/add_sub_4ti.tdf
design_name = test_ALU
instance = comp, \vec_NZVC[0]~output\, vec_NZVC[0]~output, test_ALU, 1
instance = comp, \vec_NZVC[1]~output\, vec_NZVC[1]~output, test_ALU, 1
instance = comp, \vec_NZVC[2]~output\, vec_NZVC[2]~output, test_ALU, 1
instance = comp, \vec_NZVC[3]~output\, vec_NZVC[3]~output, test_ALU, 1
instance = comp, \uni[0]~output\, uni[0]~output, test_ALU, 1
instance = comp, \uni[1]~output\, uni[1]~output, test_ALU, 1
instance = comp, \uni[2]~output\, uni[2]~output, test_ALU, 1
instance = comp, \uni[3]~output\, uni[3]~output, test_ALU, 1
instance = comp, \uni[4]~output\, uni[4]~output, test_ALU, 1
instance = comp, \uni[5]~output\, uni[5]~output, test_ALU, 1
instance = comp, \uni[6]~output\, uni[6]~output, test_ALU, 1
instance = comp, \dec[0]~output\, dec[0]~output, test_ALU, 1
instance = comp, \dec[1]~output\, dec[1]~output, test_ALU, 1
instance = comp, \dec[2]~output\, dec[2]~output, test_ALU, 1
instance = comp, \dec[3]~output\, dec[3]~output, test_ALU, 1
instance = comp, \dec[4]~output\, dec[4]~output, test_ALU, 1
instance = comp, \dec[5]~output\, dec[5]~output, test_ALU, 1
instance = comp, \dec[6]~output\, dec[6]~output, test_ALU, 1
instance = comp, \ALU_Sel[2]~input\, ALU_Sel[2]~input, test_ALU, 1
instance = comp, \ALU_Sel[0]~input\, ALU_Sel[0]~input, test_ALU, 1
instance = comp, \ALU_Sel[1]~input\, ALU_Sel[1]~input, test_ALU, 1
instance = comp, \Port_ALU|Equal0~0\, Port_ALU|Equal0~0, test_ALU, 1
instance = comp, \B[7]~input\, B[7]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~0\, Port_ALU|Add0|auto_generated|_~0, test_ALU, 1
instance = comp, \A[7]~input\, A[7]~input, test_ALU, 1
instance = comp, \B[6]~input\, B[6]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~1\, Port_ALU|Add0|auto_generated|_~1, test_ALU, 1
instance = comp, \A[6]~input\, A[6]~input, test_ALU, 1
instance = comp, \B[5]~input\, B[5]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~2\, Port_ALU|Add0|auto_generated|_~2, test_ALU, 1
instance = comp, \A[5]~input\, A[5]~input, test_ALU, 1
instance = comp, \A[4]~input\, A[4]~input, test_ALU, 1
instance = comp, \B[4]~input\, B[4]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~3\, Port_ALU|Add0|auto_generated|_~3, test_ALU, 1
instance = comp, \A[3]~input\, A[3]~input, test_ALU, 1
instance = comp, \B[3]~input\, B[3]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~4\, Port_ALU|Add0|auto_generated|_~4, test_ALU, 1
instance = comp, \A[2]~input\, A[2]~input, test_ALU, 1
instance = comp, \B[2]~input\, B[2]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~5\, Port_ALU|Add0|auto_generated|_~5, test_ALU, 1
instance = comp, \B[1]~input\, B[1]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~6\, Port_ALU|Add0|auto_generated|_~6, test_ALU, 1
instance = comp, \A[1]~input\, A[1]~input, test_ALU, 1
instance = comp, \B[0]~input\, B[0]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|_~7\, Port_ALU|Add0|auto_generated|_~7, test_ALU, 1
instance = comp, \A[0]~input\, A[0]~input, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[0]~1\, Port_ALU|Add0|auto_generated|result_int[0]~1, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[1]~2\, Port_ALU|Add0|auto_generated|result_int[1]~2, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[2]~4\, Port_ALU|Add0|auto_generated|result_int[2]~4, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[3]~6\, Port_ALU|Add0|auto_generated|result_int[3]~6, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[4]~8\, Port_ALU|Add0|auto_generated|result_int[4]~8, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[5]~10\, Port_ALU|Add0|auto_generated|result_int[5]~10, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[6]~12\, Port_ALU|Add0|auto_generated|result_int[6]~12, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[7]~14\, Port_ALU|Add0|auto_generated|result_int[7]~14, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[8]~16\, Port_ALU|Add0|auto_generated|result_int[8]~16, test_ALU, 1
instance = comp, \Port_ALU|Add0|auto_generated|result_int[9]~18\, Port_ALU|Add0|auto_generated|result_int[9]~18, test_ALU, 1
instance = comp, \Port_ALU|Equal0~1\, Port_ALU|Equal0~1, test_ALU, 1
instance = comp, \Port_ALU|Equal0~1clkctrl\, Port_ALU|Equal0~1clkctrl, test_ALU, 1
instance = comp, \Port_ALU|NZVC[0]\, Port_ALU|NZVC[0], test_ALU, 1
instance = comp, \Port_ALU|Add0~0\, Port_ALU|Add0~0, test_ALU, 1
instance = comp, \Port_ALU|Add0~2\, Port_ALU|Add0~2, test_ALU, 1
instance = comp, \Port_ALU|Add0~4\, Port_ALU|Add0~4, test_ALU, 1
instance = comp, \Port_ALU|Add0~6\, Port_ALU|Add0~6, test_ALU, 1
instance = comp, \Port_ALU|Add0~8\, Port_ALU|Add0~8, test_ALU, 1
instance = comp, \Port_ALU|Add0~10\, Port_ALU|Add0~10, test_ALU, 1
instance = comp, \Port_ALU|Add0~12\, Port_ALU|Add0~12, test_ALU, 1
instance = comp, \Port_ALU|Add0~14\, Port_ALU|Add0~14, test_ALU, 1
instance = comp, \Port_ALU|Add1~0\, Port_ALU|Add1~0, test_ALU, 1
instance = comp, \Port_ALU|Add1~2\, Port_ALU|Add1~2, test_ALU, 1
instance = comp, \Port_ALU|Add1~4\, Port_ALU|Add1~4, test_ALU, 1
instance = comp, \Port_ALU|Add1~6\, Port_ALU|Add1~6, test_ALU, 1
instance = comp, \Port_ALU|Add1~8\, Port_ALU|Add1~8, test_ALU, 1
instance = comp, \Port_ALU|Add1~10\, Port_ALU|Add1~10, test_ALU, 1
instance = comp, \Port_ALU|Add1~12\, Port_ALU|Add1~12, test_ALU, 1
instance = comp, \Port_ALU|Add1~14\, Port_ALU|Add1~14, test_ALU, 1
instance = comp, \Port_ALU|NZVC[1]~0\, Port_ALU|NZVC[1]~0, test_ALU, 1
instance = comp, \Port_ALU|NZVC[1]~1\, Port_ALU|NZVC[1]~1, test_ALU, 1
instance = comp, \Port_ALU|NZVC[1]\, Port_ALU|NZVC[1], test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]~3\, Port_ALU|NZVC[2]~3, test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]~2\, Port_ALU|NZVC[2]~2, test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]~4\, Port_ALU|NZVC[2]~4, test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]~6\, Port_ALU|NZVC[2]~6, test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]~5\, Port_ALU|NZVC[2]~5, test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]~7\, Port_ALU|NZVC[2]~7, test_ALU, 1
instance = comp, \Port_ALU|NZVC[2]\, Port_ALU|NZVC[2], test_ALU, 1
instance = comp, \Port_ALU|NZVC[3]\, Port_ALU|NZVC[3], test_ALU, 1
instance = comp, \Port_ALU|Result[3]\, Port_ALU|Result[3], test_ALU, 1
instance = comp, \Port_ALU|Result[2]\, Port_ALU|Result[2], test_ALU, 1
instance = comp, \Port_ALU|Result[0]\, Port_ALU|Result[0], test_ALU, 1
instance = comp, \Port_ALU|Result[1]\, Port_ALU|Result[1], test_ALU, 1
instance = comp, \BCD_2|Mux6~0\, BCD_2|Mux6~0, test_ALU, 1
instance = comp, \BCD_2|Mux5~0\, BCD_2|Mux5~0, test_ALU, 1
instance = comp, \BCD_2|Mux4~0\, BCD_2|Mux4~0, test_ALU, 1
instance = comp, \BCD_2|Mux3~0\, BCD_2|Mux3~0, test_ALU, 1
instance = comp, \BCD_2|Mux2~0\, BCD_2|Mux2~0, test_ALU, 1
instance = comp, \BCD_2|Mux1~0\, BCD_2|Mux1~0, test_ALU, 1
instance = comp, \BCD_2|Mux0~0\, BCD_2|Mux0~0, test_ALU, 1
instance = comp, \Port_ALU|Result[6]\, Port_ALU|Result[6], test_ALU, 1
instance = comp, \Port_ALU|Result[4]\, Port_ALU|Result[4], test_ALU, 1
instance = comp, \Port_ALU|Result[5]\, Port_ALU|Result[5], test_ALU, 1
instance = comp, \BCD_1|Mux6~0\, BCD_1|Mux6~0, test_ALU, 1
instance = comp, \BCD_1|Mux5~0\, BCD_1|Mux5~0, test_ALU, 1
instance = comp, \BCD_1|Mux4~0\, BCD_1|Mux4~0, test_ALU, 1
instance = comp, \BCD_1|Mux3~0\, BCD_1|Mux3~0, test_ALU, 1
instance = comp, \BCD_1|Mux2~0\, BCD_1|Mux2~0, test_ALU, 1
instance = comp, \BCD_1|Mux1~0\, BCD_1|Mux1~0, test_ALU, 1
instance = comp, \BCD_1|Mux0~0\, BCD_1|Mux0~0, test_ALU, 1
