Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Alessandro/Documents/GitHub/MyDLX/WriteBack_Stage/TB_Sign_Extender_Byte_isim_beh.exe -prj C:/Users/Alessandro/Documents/GitHub/MyDLX/WriteBack_Stage/TB_Sign_Extender_Byte_beh.prj work.TB_Sign_Extender_Byte 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/WriteBack_Stage/Mux_1Bit_2X1.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/WriteBack_Stage/Sign_Extender_Byte.vhd" into library work
Parsing VHDL file "C:/Users/Alessandro/Documents/GitHub/MyDLX/WriteBack_Stage/TB_Sign_Extender_Byte.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 163648 KB
Fuse CPU Usage: 296 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Mux_1Bit_2X1 [mux_1bit_2x1_default]
Compiling architecture structural of entity Sign_Extender_Byte [\Sign_Extender_Byte(32)\]
Compiling architecture behavior of entity tb_sign_extender_byte
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Alessandro/Documents/GitHub/MyDLX/WriteBack_Stage/TB_Sign_Extender_Byte_isim_beh.exe
Fuse Memory Usage: 180064 KB
Fuse CPU Usage: 421 ms
