vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/Digitalni Sistem 2017-18/DS.vhd
source_file = 1, C:/Users/Danijel/Desktop/Digitalni Sistem 2017-18/DS_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/Digitalni Sistem 2017-18/db/DS.cbx.xml
design_name = hard_block
design_name = DS
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DS, 1
instance = comp, \oQ[0]~output\, oQ[0]~output, DS, 1
instance = comp, \oQ[1]~output\, oQ[1]~output, DS, 1
instance = comp, \oQ[2]~output\, oQ[2]~output, DS, 1
instance = comp, \oQ[3]~output\, oQ[3]~output, DS, 1
instance = comp, \oQ[4]~output\, oQ[4]~output, DS, 1
instance = comp, \iCLK~input\, iCLK~input, DS, 1
instance = comp, \iCLK~inputclkctrl\, iCLK~inputclkctrl, DS, 1
instance = comp, \iSEL[0]~input\, iSEL[0]~input, DS, 1
instance = comp, \iSEL[1]~input\, iSEL[1]~input, DS, 1
instance = comp, \iD~input\, iD~input, DS, 1
instance = comp, \inRST~input\, inRST~input, DS, 1
instance = comp, \inRST~inputclkctrl\, inRST~inputclkctrl, DS, 1
instance = comp, \iEN~input\, iEN~input, DS, 1
instance = comp, \sDATA[9]\, sDATA[9], DS, 1
instance = comp, \sDATA[8]\, sDATA[8], DS, 1
instance = comp, \sDATA[7]\, sDATA[7], DS, 1
instance = comp, \sDATA[6]\, sDATA[6], DS, 1
instance = comp, \sDATA[5]\, sDATA[5], DS, 1
instance = comp, \sMUX[0]~0\, sMUX[0]~0, DS, 1
instance = comp, \sDATA[4]\, sDATA[4], DS, 1
instance = comp, \sDATA[3]\, sDATA[3], DS, 1
instance = comp, \sDATA[2]\, sDATA[2], DS, 1
instance = comp, \sDATA[1]\, sDATA[1], DS, 1
instance = comp, \sDATA[0]\, sDATA[0], DS, 1
instance = comp, \sMUX~1\, sMUX~1, DS, 1
instance = comp, \sMUX~2\, sMUX~2, DS, 1
instance = comp, \sMUX[0]~3\, sMUX[0]~3, DS, 1
instance = comp, \s_cnt1[0]~3\, s_cnt1[0]~3, DS, 1
instance = comp, \s_cnt1[0]\, s_cnt1[0], DS, 1
instance = comp, \s_cnt1[2]~0\, s_cnt1[2]~0, DS, 1
instance = comp, \s_cnt1[2]\, s_cnt1[2], DS, 1
instance = comp, \s_cnt1~2\, s_cnt1~2, DS, 1
instance = comp, \s_cnt1[3]\, s_cnt1[3], DS, 1
instance = comp, \s_cnt1~1\, s_cnt1~1, DS, 1
instance = comp, \s_cnt1[1]\, s_cnt1[1], DS, 1
instance = comp, \Equal1~0\, Equal1~0, DS, 1
instance = comp, \sREG[0]\, sREG[0], DS, 1
instance = comp, \sMUX[1]~4\, sMUX[1]~4, DS, 1
instance = comp, \sMUX[1]~5\, sMUX[1]~5, DS, 1
instance = comp, \sREG[1]\, sREG[1], DS, 1
instance = comp, \sMUX[2]~6\, sMUX[2]~6, DS, 1
instance = comp, \sMUX[2]~7\, sMUX[2]~7, DS, 1
instance = comp, \sREG[2]\, sREG[2], DS, 1
instance = comp, \sMUX[3]~8\, sMUX[3]~8, DS, 1
instance = comp, \sMUX[3]~9\, sMUX[3]~9, DS, 1
instance = comp, \sREG[3]\, sREG[3], DS, 1
instance = comp, \sMUX[4]~10\, sMUX[4]~10, DS, 1
instance = comp, \sREG[4]\, sREG[4], DS, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DS, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DS, 1
