Model {
  Name			  "ofdm_pktdetector_mimo"
  Version		  6.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.479"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "init"
  PostLoadFcn		  "init"
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  InitFcn		  "init"
  StartFcn		  "init"
  Created		  "Mon Jul 17 08:34:23 2006"
  Creator		  "murphpo"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "CMC"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Jul 06 01:14:57 2008"
  ModelVersionFormat	  "1.%<AutoIncrement:479>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  AccelVerboseBuild	  off
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "32-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.2.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.2.0"
	  StartTime		  "0.0"
	  StopTime		  "simTime"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.2.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.2.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.2.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.2.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      FromWorkspace
      VariableName	      "simulink_input"
      SampleTime	      "-1"
      Interpolate	      on
      ZeroCross		      off
      OutputAfterFinalValue   "Extrapolation"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "ofdm_pktdetector_mimo"
    Location		    [2, 70, 1918, 1152]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "84"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [92, 61, 143, 111]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "virtex2p"
      part		      "xc2vp70"
      speed		      "-6"
      package		      "ff1517"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./plb46_pktDet_v01"
      testbench		      off
      simulink_period	      "1/4"
      sysclk_period	      "10"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "8.2"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\npatch([12 4 16 4 12 25 29 3"
"3 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 3"
"7 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 0 51 51 0 ],[0 50 50 0 0 ]"
");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ico"
"n text');\nfprintf('','COMMENT: end icon text');\n"
      sg_blockgui_xml	      "<!--  *  Copyright (c) 2005, Xilinx, Inc.  All "
"Rights Reserved.            --><!--  *  Reproduction or reuse, in any form, w"
"ithout the explicit written  --><!--  *  consent of Xilinx, Inc., is strictly"
" prohibited.                  --><sysgenblock has_userdata=\"true\" tag=\"gen"
"X\" block_type=\"sysgen\" simulinkname=\" System Generator\" >\n <icon width="
"\"51\" bg_color=\"beige\" height=\"50\" caption_format=\"System\\nGenerator\""
" wmark_color=\"red\" />\n <callbacks DeleteFcn=\"xlSysgenGUI('delete', gcs, g"
"cbh);\" OpenFcn=\"xlSysgenGUI('startup',gcs,gcbh)\" ModelCloseFcn=\"xlSysgenG"
"UI('Close',gcs,gcbh)\" PostSaveFcn=\"xlSysgenGUI('Save')\" />\n <libraries>\n"
"  <library name=\"xbsIndex\" />\n  <library name=\"xbsBasic\" />\n  <library "
"name=\"xbsTools\" />\n </libraries>\n <subsystem_model file=\"system_generato"
"r_subsystem.mdl\" />\n <blockgui label=\"Xilinx System Generator\" >\n  <edit"
"box evaluate=\"false\" multi_line=\"true\" name=\"infoedit\" read_only=\"true"
"\" default=\" System Generator\" />\n  <editbox evaluate=\"false\" name=\"xil"
"inxfamily\" default=\"Virtex4\" label=\"Xilinx family\" />\n  <editbox evalua"
"te=\"false\" name=\"part\" default=\"xc4vsx35\" label=\"Part\" />\n  <editbox"
" evaluate=\"false\" name=\"speed\" default=\"-10\" label=\"Speed\" />\n  <edi"
"tbox evaluate=\"false\" name=\"package\" default=\"ff668\" label=\"Package\" "
"/>\n  <listbox evaluate=\"true\" name=\"synthesis_tool\" default=\"XST\" labe"
"l=\"Synthesis tool\" >\n   <item value=\"Spectrum\" />\n   <item value=\"Synp"
"lify\" />\n   <item value=\"Synplify Pro\" />\n   <item value=\"XST\" />\n   "
"<item value=\"Precision\" />\n  </listbox>\n  <editbox evaluate=\"false\" nam"
"e=\"directory\" default=\"./netlist\" label=\"Target directory\" />\n  <check"
"box evaluate=\"true\" name=\"testbench\" default=\"off\" label=\"Testbench\" "
"/>\n  <editbox evaluate=\"true\" name=\"simulink_period\" default=\"1\" label"
"=\"Simulink period\" />\n  <editbox evaluate=\"true\" name=\"sysclk_period\" "
"default=\"10\" label=\"System clock period\" />\n  <checkbox evaluate=\"true"
"\" name=\"incr_netlist\" default=\"off\" label=\"Incremental netlisting\" />"
"\n  <listbox evaluate=\"true\" name=\"trim_vbits\" default=\"Everywhere in Su"
"bSystem\" label=\"Trim valid bits\" >\n   <item value=\"According to Block Ma"
"sks\" />\n   <item value=\"Everywhere in SubSystem\" />\n   <item value=\"No "
"Where in SubSystem\" />\n  </listbox>\n  <listbox evaluate=\"true\" name=\"db"
"l_ovrd\" default=\"According to Block Masks\" label=\"Override with doubles\""
" >\n   <item value=\"According to Block Masks\" />\n   <item value=\"Everywhe"
"re in SubSystem\" />\n   <item value=\"No Where in SubSystem\" />\n  </listbo"
"x>\n  <listbox evaluate=\"true\" name=\"core_generation\" default=\"According"
" to Block Masks\" label=\"Generate cores\" >\n   <item value=\"According to B"
"lock Masks\" />\n   <item value=\"Everywhere Available\" />\n   <item value="
"\"Not Needed - Already Generated\" />\n  </listbox>\n  <checkbox evaluate=\"t"
"rue\" name=\"run_coregen\" default=\"off\" label=\"Run CoreGen\" />\n  <check"
"box evaluate=\"true\" name=\"deprecated_control\" default=\"off\" label=\"Sho"
"w deprecated controls\" />\n  <hiddenvar evaluate=\"true\" name=\"eval_field"
"\" default=\"0\" />\n </blockgui>\n</sysgenblock>\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Addressable Shift Register"
      Ports		      [2, 1]
      Position		      [1145, 1080, 1190, 1115]
      SourceBlock	      "xbsIndex_r4/Addressable Shift Register"
      SourceType	      "Xilinx Addressable Shift Register Block"
      infoedit		      "Delay of  configurable length.  Any element  in"
" the delay	\n    line   can    be   addressed   and   driven    onto  "
" the   output	\n    port.<P><P>Hardware  notes: Implemented  using SRL"
"16s.	\n    If Virtex-4, Virtex-II or Spartan-3 devices are used, multi"
"ple SRLC16s are cascaded together."
      infer_latency	      on
      depth		      "2"
      initVector	      "[0]"
      en		      off
      dbl_ovrd		      off
      use_behavioral_HDL      off
      use_rpm		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,354"
      block_type	      "addrsr"
      block_version	      "8.2"
      sg_icon_stat	      "45,35,1,1,white,blue,0,c4974527,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15 30 34 3"
"8 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54 41 53 4"
"4 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_"
"label('input',2,'addr');\ncolor('black');port_label('output',1,'q');\nfprintf"
"('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant"
      Position		      [905, 615, 935, 645]
      Value		      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      Ports		      [0, 1]
      Position		      [1345, 822, 1375, 838]
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "1"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      off
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is"
" deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "8.2"
      sg_icon_stat	      "30,16,1,1,white,blue,0,06094819,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 27 29"
" 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17 23 "
"19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: "
"end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Convert1"
      Ports		      [1, 1]
      Position		      [400, 257, 420, 273]
      SourceBlock	      "xbsIndex_r4/Convert"
      SourceType	      "Xilinx Type Converter Block"
      infoedit		      "Hardware notes: rounding and saturating require"
" hardware resources; truncating and wrapping do not."
      arith_type	      "Boolean"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      dbl_ovrd		      off
      pipeline		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,374,366"
      block_type	      "convert"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "20,16,1,1,white,blue,0,74901e60,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 23 25"
" 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [0, 1]
      Position		      [1150, 185, 1200, 235]
      SourceBlock	      "xbsIndex_r4/Counter"
      SourceType	      "Xilinx Counter Block"
      infoedit		      "Hardware notes: Free running counters are the l"
"east expensive in hardware.  A count limited counter is implemented by combin"
"ing a counter with a comparator."
      cnt_type		      "Free Running"
      cnt_to		      "Inf"
      operation		      "Up"
      start_count	      "0"
      cnt_by_val	      "1"
      arith_type	      "Unsigned"
      n_bits		      "2"
      bin_pt		      "0"
      load_pin		      off
      rst		      off
      en		      off
      explicit_period	      "on"
      period		      "2/4"
      dbl_ovrd		      off
      use_behavioral_HDL      off
      use_rpm		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,630"
      block_type	      "counter"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "50,50,1,1,white,blue,0,a170c862,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 3"
"8 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[6 16 30 44 54 54 50 54 54 41 54 4"
"5 30 15 6 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detection1"
      Ports		      [4, 1]
      Position		      [625, 248, 780, 372]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Detection1"
	Location		[2, 82, 1044, 574]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [325, 203, 355, 217]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dur"
	  Position		  [390, 218, 420, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "avglen"
	  Position		  [390, 248, 420, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [635, 513, 665, 527]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AVGRSSI1"
	  Ports			  [1, 1]
	  Position		  [675, 175, 735, 195]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [200, 170, 230, 200]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [825, 503, 845, 517]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,366"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  Ports			  [1, 1]
	  Position		  [370, 176, 385, 194]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls"
" determine the hardware implementation.  The cost in hardware of different im"
"plementations varies considerably; press Help for details."
	  sample_ratio		  "4"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,300"
	  block_type		  "dsamp"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "15,18,1,1,white,blue,0,f354a31c,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downar"
"row}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
"\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [930, 150, 990, 170]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RAWRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [930, 210, 990, 230]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "AVGRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [930, 270, 990, 290]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PKTDET"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [670, 110, 735, 140]
	  GotoTag		  "AVGRSSI1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RSSI1"
	  Ports			  [1, 1]
	  Position		  [260, 174, 315, 196]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1/4"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,423"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [690, 488, 735, 532]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [1090, 127, 1165, 313]
	  Floating		  off
	  Location		  [6, 57, 979, 762]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1"
	  YMax			  "1~1~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "averager"
	  Ports			  [3, 1]
	  Position		  [540, 165, 605, 275]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "RSSI_AVG"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "averager"
	    Location		    [2, 82, 1270, 776]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "raw"
	      Position		      [490, 63, 520, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [215, 180, 230, 210]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "avglen"
	      Position		      [610, 138, 640, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Accumulator"
	      Ports		      [2, 1]
	      Position		      [970, 91, 1030, 149]
	      SourceBlock	      "xbsIndex_r4/Accumulator"
	      SourceType	      "Xilinx Accumulator Block"
	      infoedit		      "Adder or subtractor-based accumulator. "
"  Output type and binary point position match the input.<P><P>Hardware notes:"
" When \"Reinitialize with input 'b' on reset\" is selected, the accumulator i"
"s forced to run at the system rate even if the input 'b' is running at a slow"
"er rate."
	      operation		      "Add"
	      n_bits		      "16"
	      overflow		      "Flag as error"
	      scale		      "1"
	      rst		      on
	      hasbypass		      off
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,443"
	      block_type	      "accum"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,1b1827f6,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black"
"');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\n"
"fprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [820, 55, 915, 155]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "10"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "283,438,356,338"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "95,100,1,1,white,blue,0,46b4c804,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Addressable Shift Register"
	      Ports		      [2, 1]
	      Position		      [710, 101, 770, 159]
	      SourceBlock	      "xbsIndex_r4/Addressable Shift Register"
	      SourceType	      "Xilinx Addressable Shift Register Block"
	      infoedit		      "Delay of  configurable length.  Any ele"
"ment  in the delay     line   can    be   addressed   and   driven    onto   "
"the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s.     I"
"f Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s are cas"
"caded together."
	      infer_latency	      on
	      depth		      "2"
	      initVector	      "[0]"
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,359"
	      block_type	      "addrsr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,c4974527,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [605, 64, 640, 91]
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,27,1,1,white,blue,0,b6caf0d3,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);\npatch([10 6 12 6 10"
" 17 19 21 29 23 17 13 19 13 17 23 29 21 19 17 10 ],[3 7 13 19 23 23 21 23 23 "
"17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 27"
" 27 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolo"
"r('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avg"
	      Position		      [1110, 113, 1140, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Addressable Shift Register"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Accumulator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Addressable Shift Register"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "avglen"
	      SrcPort		      1
	      DstBlock		      "Addressable Shift Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "raw"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Accumulator"
	      SrcPort		      1
	      DstBlock		      "avg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [350, 0]
	      Branch {
		Points			[0, -110]
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		Points			[365, 0; 0, -60]
		DstBlock		"Accumulator"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "hold_reset"
	  Ports			  [2, 1]
	  Position		  [450, 200, 520, 235]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "hold_reset"
	    Location		    [290, 433, 1064, 869]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset_in"
	      Position		      [60, 188, 90, 202]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "duration"
	      Position		      [60, 308, 90, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [405, 172, 455, 223]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "0"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,524"
	      block_type	      "counter"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,1,1,white,blue,0,46c73e85,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 "
"0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('bla"
"ck');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out')"
";\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [320, 201, 335, 219]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample1"
	      Ports		      [1, 1]
	      Position		      [335, 306, 350, 324]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [530, 188, 575, 232]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,44,1,1,white,blue,0,1b68ef8e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50"
" 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "S-R_Latch"
	      Ports		      [2, 1]
	      Position		      [255, 180, 295, 240]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"S-R_Latch"
		Location		[430, 652, 827, 925]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "S"
		  Position		  [25, 13, 55, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "R"
		  Position		  [25, 43, 55, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 37, 180, 63]
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's com"
"plement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 "
"4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 5"
"1 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ]"
",[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [80, 25, 125, 75]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,50,1,1,white,blue,0,923c1847,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 "
"6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 5"
"0 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ]"
",[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('b"
"lack');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en'"
");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{"
"-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  Position		  [215, 18, 245, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Q"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [10, 0; 0, 55; -130, 0]
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "S"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "R"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Register"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Up Sample"
	      Ports		      [1, 1]
	      Position		      [355, 147, 375, 173]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Up Sample"
	      SourceType	      "Xilinx Up Sampler Block"
	      infoedit		      "Up samples input data.  Inserted values"
"  can be zeros or copies of the most recent input sample.<P><P>Hardware notes"
": No hardware is needed if inserted values are copies of the input sample; ot"
"herwise, a mux and single bit flip-flop are used."
	      sample_ratio	      "4"
	      copy_samples	      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,266"
	      block_type	      "usamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,26,1,1,white,blue,0,b6c489dd,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16"
" 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "reset_out"
	      Position		      [465, 93, 495, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, -50; -190, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Up Sample"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "S-R_Latch"
	      SrcPort		      1
	      DstBlock		      "Down Sample"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "S-R_Latch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "duration"
	      SrcPort		      1
	      DstBlock		      "Down Sample1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      Points		      [-5, 0]
	      Branch {
		Labels			[1, 0]
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		Points			[15, 0; 0, -110]
		DstBlock		"reset_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Down Sample1"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Up Sample"
	      SrcPort		      1
	      Points		      [-125, 0; 0, 65]
	      DstBlock		      "S-R_Latch"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge3"
	  Ports			  [1, 1]
	  Position		  [765, 501, 795, 519]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "posedge3"
	    Location		    [459, 339, 854, 490]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [20, 33, 50, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [80, 67, 140, 123]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop. If register retimin"
"g is enabled, the delay line is a chain of flip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "8.2"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [170, 66, 225, 124]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,58,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51"
" 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [260, 25, 315, 85]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,60,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [340, 48, 370, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pktdet"
	  Position		  [940, 503, 970, 517]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  Name			  "RSSI_AVG"
	  SrcBlock		  "averager"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 280]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      DstBlock		      "AVGRSSI1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "hold_reset"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dur"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avglen"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "pktdet"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -230]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RSSI1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "averager"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "RSSI1"
	  DstPort		  1
	}
	Line {
	  Name			  "RAWRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  Name			  "AVGRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  Name			  "PKTDET"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Annotation {
	  Position		  [977, 352]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detection2"
      Ports		      [4, 1]
      Position		      [625, 393, 780, 517]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Detection2"
	Location		[2, 82, 1242, 999]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [325, 203, 355, 217]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dur"
	  Position		  [390, 218, 420, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "avglen"
	  Position		  [390, 248, 420, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [635, 513, 665, 527]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AVGRSSI2"
	  Ports			  [1, 1]
	  Position		  [675, 175, 735, 195]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [825, 503, 845, 517]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,366"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  Ports			  [1, 1]
	  Position		  [370, 176, 385, 194]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls"
" determine the hardware implementation.  The cost in hardware of different im"
"plementations varies considerably; press Help for details."
	  sample_ratio		  "4"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,300"
	  block_type		  "dsamp"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "15,18,1,1,white,blue,0,f354a31c,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downar"
"row}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
"\n"
	}
	Block {
	  BlockType		  FromWorkspace
	  Name			  "From\nWorkspace"
	  Position		  [160, 173, 225, 197]
	  VariableName		  "rssiInput"
	  SampleTime		  "1/4"
	  Interpolate		  off
	  OutputAfterFinalValue	  "Setting to zero"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [930, 150, 990, 170]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RAWRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [930, 210, 990, 230]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "AVGRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [930, 270, 990, 290]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PKTDET"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [670, 110, 735, 140]
	  GotoTag		  "AVGRSSI2"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RSSI2"
	  Ports			  [1, 1]
	  Position		  [260, 174, 315, 196]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1/4"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,423"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [690, 488, 735, 532]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [1090, 127, 1165, 313]
	  Floating		  off
	  Location		  [6, 48, 1250, 795]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1"
	  YMax			  "1~1~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "averager"
	  Ports			  [3, 1]
	  Position		  [540, 165, 605, 275]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "RSSI_AVG"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "averager"
	    Location		    [2, 82, 1270, 776]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "raw"
	      Position		      [490, 63, 520, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [215, 180, 230, 210]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "avglen"
	      Position		      [610, 138, 640, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Accumulator"
	      Ports		      [2, 1]
	      Position		      [970, 91, 1030, 149]
	      SourceBlock	      "xbsIndex_r4/Accumulator"
	      SourceType	      "Xilinx Accumulator Block"
	      infoedit		      "Adder or subtractor-based accumulator. "
"  Output type and binary point position match the input.<P><P>Hardware notes:"
" When \"Reinitialize with input 'b' on reset\" is selected, the accumulator i"
"s forced to run at the system rate even if the input 'b' is running at a slow"
"er rate."
	      operation		      "Add"
	      n_bits		      "16"
	      overflow		      "Flag as error"
	      scale		      "1"
	      rst		      on
	      hasbypass		      off
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,443"
	      block_type	      "accum"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,1b1827f6,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black"
"');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\n"
"fprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [820, 55, 915, 155]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "10"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "283,438,356,338"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "95,100,1,1,white,blue,0,46b4c804,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Addressable Shift Register"
	      Ports		      [2, 1]
	      Position		      [710, 101, 770, 159]
	      SourceBlock	      "xbsIndex_r4/Addressable Shift Register"
	      SourceType	      "Xilinx Addressable Shift Register Block"
	      infoedit		      "Delay of  configurable length.  Any ele"
"ment  in the delay     line   can    be   addressed   and   driven    onto   "
"the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s.     I"
"f Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s are cas"
"caded together."
	      infer_latency	      on
	      depth		      "2"
	      initVector	      "[0]"
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,359"
	      block_type	      "addrsr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,c4974527,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [605, 64, 640, 91]
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,27,1,1,white,blue,0,b6caf0d3,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);\npatch([10 6 12 6 10"
" 17 19 21 29 23 17 13 19 13 17 23 29 21 19 17 10 ],[3 7 13 19 23 23 21 23 23 "
"17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 27"
" 27 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolo"
"r('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avg"
	      Position		      [1110, 113, 1140, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [350, 0]
	      Branch {
		Points			[365, 0; 0, -60]
		DstBlock		"Accumulator"
		DstPort			2
	      }
	      Branch {
		Points			[0, -110]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Accumulator"
	      SrcPort		      1
	      DstBlock		      "avg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "raw"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "avglen"
	      SrcPort		      1
	      DstBlock		      "Addressable Shift Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Addressable Shift Register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Accumulator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Addressable Shift Register"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "hold_reset"
	  Ports			  [2, 1]
	  Position		  [450, 200, 520, 235]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "hold_reset"
	    Location		    [290, 433, 1064, 869]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset_in"
	      Position		      [60, 188, 90, 202]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "duration"
	      Position		      [60, 308, 90, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [405, 172, 455, 223]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "0"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,524"
	      block_type	      "counter"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,1,1,white,blue,0,46c73e85,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 "
"0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('bla"
"ck');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out')"
";\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [320, 201, 335, 219]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample1"
	      Ports		      [1, 1]
	      Position		      [335, 306, 350, 324]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [530, 188, 575, 232]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,44,1,1,white,blue,0,1b68ef8e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50"
" 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "S-R_Latch"
	      Ports		      [2, 1]
	      Position		      [255, 180, 295, 240]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"S-R_Latch"
		Location		[430, 652, 827, 925]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "S"
		  Position		  [25, 13, 55, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "R"
		  Position		  [25, 43, 55, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 37, 180, 63]
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's com"
"plement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 "
"4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 5"
"1 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ]"
",[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [80, 25, 125, 75]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,50,1,1,white,blue,0,923c1847,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 "
"6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 5"
"0 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ]"
",[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('b"
"lack');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en'"
");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{"
"-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  Position		  [215, 18, 245, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "R"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "S"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [10, 0; 0, 55; -130, 0]
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Q"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Up Sample"
	      Ports		      [1, 1]
	      Position		      [355, 147, 375, 173]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Up Sample"
	      SourceType	      "Xilinx Up Sampler Block"
	      infoedit		      "Up samples input data.  Inserted values"
"  can be zeros or copies of the most recent input sample.<P><P>Hardware notes"
": No hardware is needed if inserted values are copies of the input sample; ot"
"herwise, a mux and single bit flip-flop are used."
	      sample_ratio	      "4"
	      copy_samples	      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,266"
	      block_type	      "usamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,26,1,1,white,blue,0,b6c489dd,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16"
" 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "reset_out"
	      Position		      [465, 93, 495, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Up Sample"
	      SrcPort		      1
	      Points		      [-125, 0; 0, 65]
	      DstBlock		      "S-R_Latch"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Down Sample1"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      Points		      [-5, 0]
	      Branch {
		Points			[15, 0; 0, -110]
		DstBlock		"reset_out"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "duration"
	      SrcPort		      1
	      DstBlock		      "Down Sample1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "S-R_Latch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "S-R_Latch"
	      SrcPort		      1
	      DstBlock		      "Down Sample"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, -50; -190, 0]
	      Branch {
		DstBlock		"Up Sample"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge3"
	  Ports			  [1, 1]
	  Position		  [765, 501, 795, 519]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "posedge3"
	    Location		    [459, 339, 854, 490]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [20, 33, 50, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [80, 67, 140, 123]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop. If register retimin"
"g is enabled, the delay line is a chain of flip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "8.2"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [170, 66, 225, 124]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,58,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51"
" 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [260, 25, 315, 85]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,60,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [340, 48, 370, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pktdet"
	  Position		  [940, 503, 970, 517]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  Name			  "PKTDET"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  Name			  "AVGRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  Name			  "RAWRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From\nWorkspace"
	  SrcPort		  1
	  DstBlock		  "RSSI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "averager"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RSSI2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -230]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pktdet"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "avglen"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dur"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hold_reset"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  2
	}
	Line {
	  Name			  "RSSI_AVG"
	  SrcBlock		  "averager"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "AVGRSSI2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 280]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detection3"
      Ports		      [4, 1]
      Position		      [625, 538, 780, 662]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Detection3"
	Location		[2, 82, 1044, 574]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [325, 203, 355, 217]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dur"
	  Position		  [390, 218, 420, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "avglen"
	  Position		  [390, 248, 420, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [635, 513, 665, 527]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AVGRSSI3"
	  Ports			  [1, 1]
	  Position		  [675, 175, 735, 195]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [205, 170, 235, 200]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [825, 503, 845, 517]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,366"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  Ports			  [1, 1]
	  Position		  [370, 176, 385, 194]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls"
" determine the hardware implementation.  The cost in hardware of different im"
"plementations varies considerably; press Help for details."
	  sample_ratio		  "4"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,300"
	  block_type		  "dsamp"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "15,18,1,1,white,blue,0,f354a31c,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downar"
"row}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
"\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [930, 150, 990, 170]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RAWRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [930, 210, 990, 230]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "AVGRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [930, 270, 990, 290]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PKTDET"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [670, 110, 735, 140]
	  GotoTag		  "AVGRSSI3"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RSSI3"
	  Ports			  [1, 1]
	  Position		  [260, 174, 315, 196]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1/4"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,423"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [690, 488, 735, 532]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [1090, 127, 1165, 313]
	  Floating		  off
	  Location		  [6, 48, 1250, 795]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1"
	  YMax			  "1~1~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "averager"
	  Ports			  [3, 1]
	  Position		  [540, 165, 605, 275]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "RSSI_AVG"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "averager"
	    Location		    [2, 82, 1270, 776]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "raw"
	      Position		      [490, 63, 520, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [215, 180, 230, 210]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "avglen"
	      Position		      [610, 138, 640, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Accumulator"
	      Ports		      [2, 1]
	      Position		      [970, 91, 1030, 149]
	      SourceBlock	      "xbsIndex_r4/Accumulator"
	      SourceType	      "Xilinx Accumulator Block"
	      infoedit		      "Adder or subtractor-based accumulator. "
"  Output type and binary point position match the input.<P><P>Hardware notes:"
" When \"Reinitialize with input 'b' on reset\" is selected, the accumulator i"
"s forced to run at the system rate even if the input 'b' is running at a slow"
"er rate."
	      operation		      "Add"
	      n_bits		      "16"
	      overflow		      "Flag as error"
	      scale		      "1"
	      rst		      on
	      hasbypass		      off
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,443"
	      block_type	      "accum"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,1b1827f6,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black"
"');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\n"
"fprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [820, 55, 915, 155]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "10"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "283,438,356,338"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "95,100,1,1,white,blue,0,46b4c804,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Addressable Shift Register"
	      Ports		      [2, 1]
	      Position		      [710, 101, 770, 159]
	      SourceBlock	      "xbsIndex_r4/Addressable Shift Register"
	      SourceType	      "Xilinx Addressable Shift Register Block"
	      infoedit		      "Delay of  configurable length.  Any ele"
"ment  in the delay     line   can    be   addressed   and   driven    onto   "
"the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s.     I"
"f Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s are cas"
"caded together."
	      infer_latency	      on
	      depth		      "2"
	      initVector	      "[0]"
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,359"
	      block_type	      "addrsr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,c4974527,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [605, 64, 640, 91]
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,27,1,1,white,blue,0,b6caf0d3,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);\npatch([10 6 12 6 10"
" 17 19 21 29 23 17 13 19 13 17 23 29 21 19 17 10 ],[3 7 13 19 23 23 21 23 23 "
"17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 27"
" 27 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolo"
"r('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avg"
	      Position		      [1110, 113, 1140, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Addressable Shift Register"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Accumulator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		Points			[0, 35]
		DstBlock		"Addressable Shift Register"
		DstPort			1
	      }
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "avglen"
	      SrcPort		      1
	      DstBlock		      "Addressable Shift Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "raw"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Accumulator"
	      SrcPort		      1
	      DstBlock		      "avg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [350, 0]
	      Branch {
		Points			[0, -110]
		DstBlock		"Register"
		DstPort			2
	      }
	      Branch {
		Points			[365, 0; 0, -60]
		DstBlock		"Accumulator"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "hold_reset"
	  Ports			  [2, 1]
	  Position		  [450, 200, 520, 235]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "hold_reset"
	    Location		    [290, 433, 1064, 869]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset_in"
	      Position		      [60, 188, 90, 202]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "duration"
	      Position		      [60, 308, 90, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [405, 172, 455, 223]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "0"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,524"
	      block_type	      "counter"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,1,1,white,blue,0,46c73e85,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 "
"0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('bla"
"ck');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out')"
";\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [320, 201, 335, 219]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample1"
	      Ports		      [1, 1]
	      Position		      [335, 306, 350, 324]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [530, 188, 575, 232]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,44,1,1,white,blue,0,1b68ef8e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50"
" 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "S-R_Latch"
	      Ports		      [2, 1]
	      Position		      [255, 180, 295, 240]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"S-R_Latch"
		Location		[430, 652, 827, 925]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "S"
		  Position		  [25, 13, 55, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "R"
		  Position		  [25, 43, 55, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 37, 180, 63]
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's com"
"plement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 "
"4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 5"
"1 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ]"
",[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [80, 25, 125, 75]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,50,1,1,white,blue,0,923c1847,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 "
"6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 5"
"0 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ]"
",[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('b"
"lack');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en'"
");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{"
"-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  Position		  [215, 18, 245, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Q"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [10, 0; 0, 55; -130, 0]
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "S"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "R"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Register"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Up Sample"
	      Ports		      [1, 1]
	      Position		      [355, 147, 375, 173]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Up Sample"
	      SourceType	      "Xilinx Up Sampler Block"
	      infoedit		      "Up samples input data.  Inserted values"
"  can be zeros or copies of the most recent input sample.<P><P>Hardware notes"
": No hardware is needed if inserted values are copies of the input sample; ot"
"herwise, a mux and single bit flip-flop are used."
	      sample_ratio	      "4"
	      copy_samples	      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,266"
	      block_type	      "usamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,26,1,1,white,blue,0,b6c489dd,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16"
" 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "reset_out"
	      Position		      [465, 93, 495, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, -50; -190, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Up Sample"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "S-R_Latch"
	      SrcPort		      1
	      DstBlock		      "Down Sample"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "S-R_Latch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "duration"
	      SrcPort		      1
	      DstBlock		      "Down Sample1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      Points		      [-5, 0]
	      Branch {
		Labels			[1, 0]
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		Points			[15, 0; 0, -110]
		DstBlock		"reset_out"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Down Sample1"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Up Sample"
	      SrcPort		      1
	      Points		      [-125, 0; 0, 65]
	      DstBlock		      "S-R_Latch"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge3"
	  Ports			  [1, 1]
	  Position		  [765, 501, 795, 519]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "posedge3"
	    Location		    [459, 339, 854, 490]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [20, 33, 50, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [80, 67, 140, 123]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop. If register retimin"
"g is enabled, the delay line is a chain of flip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "8.2"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [170, 66, 225, 124]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,58,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51"
" 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [260, 25, 315, 85]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,60,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [340, 48, 370, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Delay"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pktdet"
	  Position		  [940, 503, 970, 517]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  Name			  "RSSI_AVG"
	  SrcBlock		  "averager"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 280]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      DstBlock		      "AVGRSSI3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "hold_reset"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dur"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "avglen"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "pktdet"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -230]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "RSSI3"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    DstBlock		    "averager"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "RAWRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  Name			  "AVGRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  Name			  "PKTDET"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "RSSI3"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Detection4"
      Ports		      [4, 1]
      Position		      [625, 683, 780, 807]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Detection4"
	Location		[2, 82, 1044, 574]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "reset"
	  Position		  [325, 203, 355, 217]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dur"
	  Position		  [390, 218, 420, 232]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "avglen"
	  Position		  [390, 248, 420, 262]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [635, 513, 665, 527]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AVGRSSI4"
	  Ports			  [1, 1]
	  Position		  [675, 175, 735, 195]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [215, 170, 245, 200]
	  Value			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [825, 503, 845, 517]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,374,366"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Down Sample"
	  Ports			  [1, 1]
	  Position		  [370, 176, 385, 194]
	  SourceBlock		  "xbsIndex_r4/Down Sample"
	  SourceType		  "Xilinx Down Sampler Block"
	  infoedit		  "Hardware notes: Sample and Latency controls"
" determine the hardware implementation.  The cost in hardware of different im"
"plementations varies considerably; press Help for details."
	  sample_ratio		  "4"
	  sample_phase		  "Last Value of Frame  (most efficient)"
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,300"
	  block_type		  "dsamp"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "15,18,1,1,white,blue,0,f354a31c,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downar"
"row}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');"
"\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [930, 150, 990, 170]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "RAWRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [930, 210, 990, 230]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "AVGRSSI"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [930, 270, 990, 290]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,330"
	  block_type		  "gatewayout"
	  block_version		  "8.2"
	  sg_icon_stat		  "60,20,1,1,white,grey,0,b3a044a9,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.88 0.88 0.88]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PKTDET"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto"
	  Position		  [670, 110, 735, 140]
	  GotoTag		  "AVGRSSI4"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "RSSI4"
	  Ports			  [1, 1]
	  Position		  [260, 174, 315, 196]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1/4"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,356,423"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 3"
"2 33 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [690, 488, 735, 532]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [1090, 127, 1165, 313]
	  Floating		  off
	  Location		  [6, 48, 1250, 795]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1~-1~-1"
	  YMax			  "1~1~1"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "averager"
	  Ports			  [3, 1]
	  Position		  [540, 165, 605, 275]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  Port {
	    PortNumber		    1
	    Name		    "RSSI_AVG"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  System {
	    Name		    "averager"
	    Location		    [2, 82, 1270, 776]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "raw"
	      Position		      [490, 63, 520, 77]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "reset"
	      Position		      [215, 180, 230, 210]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "avglen"
	      Position		      [610, 138, 640, 152]
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Accumulator"
	      Ports		      [2, 1]
	      Position		      [970, 91, 1030, 149]
	      SourceBlock	      "xbsIndex_r4/Accumulator"
	      SourceType	      "Xilinx Accumulator Block"
	      infoedit		      "Adder or subtractor-based accumulator. "
"  Output type and binary point position match the input.<P><P>Hardware notes:"
" When \"Reinitialize with input 'b' on reset\" is selected, the accumulator i"
"s forced to run at the system rate even if the input 'b' is running at a slow"
"er rate."
	      operation		      "Add"
	      n_bits		      "16"
	      overflow		      "Flag as error"
	      scale		      "1"
	      rst		      on
	      hasbypass		      off
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,443"
	      block_type	      "accum"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,1b1827f6,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'b');\ncolor('black"
"');port_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\n"
"fprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "AddSub"
	      Ports		      [2, 1]
	      Position		      [820, 55, 915, 155]
	      SourceBlock	      "xbsIndex_r4/AddSub"
	      SourceType	      "Xilinx Adder/Subtractor Block"
	      mode		      "Subtraction"
	      use_carryin	      off
	      use_carryout	      off
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "10"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      pipelined		      off
	      use_rpm		      on
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "283,438,356,338"
	      block_type	      "addsub"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "95,100,1,1,white,blue,0,46b4c804,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a -"
" b}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Addressable Shift Register"
	      Ports		      [2, 1]
	      Position		      [710, 101, 770, 159]
	      SourceBlock	      "xbsIndex_r4/Addressable Shift Register"
	      SourceType	      "Xilinx Addressable Shift Register Block"
	      infoedit		      "Delay of  configurable length.  Any ele"
"ment  in the delay     line   can    be   addressed   and   driven    onto   "
"the   output     port.<P><P>Hardware  notes: Implemented  using SRL16s.     I"
"f Virtex-4, Virtex-II or Spartan-3 devices are used, multiple SRLC16s are cas"
"caded together."
	      infer_latency	      on
	      depth		      "2"
	      initVector	      "[0]"
	      en		      off
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,359"
	      block_type	      "addrsr"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "60,58,1,1,white,blue,0,c4974527,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([15 5 19 5 15"
" 30 34 38 54 41 29 20 34 20 29 41 54 38 34 30 15 ],[6 16 30 44 54 54 50 54 54"
" 41 53 44 30 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black"
"');port_label('input',2,'addr');\ncolor('black');port_label('output',1,'q');"
"\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Register"
	      Ports		      [2, 1]
	      Position		      [605, 64, 640, 91]
	      SourceBlock	      "xbsIndex_r4/Register"
	      SourceType	      "Xilinx Register Block"
	      init		      "0"
	      rst		      on
	      en		      off
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "register"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "35,27,1,1,white,blue,0,b6caf0d3,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 35 35 0 ],[0 0 27 27 ],[0.77 0.82 0.91]);\npatch([10 6 12 6 10"
" 17 19 21 29 23 17 13 19 13 17 23 29 21 19 17 10 ],[3 7 13 19 23 23 21 23 23 "
"17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 27"
" 27 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');p"
"ort_label('input',2,'rst');\ncolor('black');port_label('output',1,'q');\ncolo"
"r('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end ico"
"n text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "avg"
	      Position		      [1110, 113, 1140, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "reset"
	      SrcPort		      1
	      Points		      [350, 0]
	      Branch {
		Points			[365, 0; 0, -60]
		DstBlock		"Accumulator"
		DstPort			2
	      }
	      Branch {
		Points			[0, -110]
		DstBlock		"Register"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Accumulator"
	      SrcPort		      1
	      DstBlock		      "avg"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "raw"
	      SrcPort		      1
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "avglen"
	      SrcPort		      1
	      DstBlock		      "Addressable Shift Register"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Register"
	      SrcPort		      1
	      Points		      [0, 0; 40, 0]
	      Branch {
		DstBlock		"AddSub"
		DstPort			1
	      }
	      Branch {
		Points			[0, 35]
		DstBlock		"Addressable Shift Register"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "AddSub"
	      SrcPort		      1
	      DstBlock		      "Accumulator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Addressable Shift Register"
	      SrcPort		      1
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "hold_reset"
	  Ports			  [2, 1]
	  Position		  [450, 200, 520, 235]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "hold_reset"
	    Location		    [290, 433, 1064, 869]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "reset_in"
	      Position		      [60, 188, 90, 202]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "duration"
	      Position		      [60, 308, 90, 322]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [2, 1]
	      Position		      [405, 172, 455, 223]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters a"
"re the least expensive in hardware.  A count limited counter is implemented b"
"y combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "0"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,524"
	      block_type	      "counter"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "50,51,1,1,white,blue,0,46c73e85,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 50 50 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11"
" 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[6 14 26 38 46 46 42 46 46"
" 35 46 38 26 14 6 17 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 "
"0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('bla"
"ck');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out')"
";\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample"
	      Ports		      [1, 1]
	      Position		      [320, 201, 335, 219]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Down Sample1"
	      Ports		      [1, 1]
	      Position		      [335, 306, 350, 324]
	      SourceBlock	      "xbsIndex_r4/Down Sample"
	      SourceType	      "Xilinx Down Sampler Block"
	      infoedit		      "Hardware notes: Sample and Latency cont"
"rols determine the hardware implementation.  The cost in hardware of differen"
"t implementations varies considerably; press Help for details."
	      sample_ratio	      "4"
	      sample_phase	      "Last Value of Frame  (most efficient)"
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,300"
	      block_type	      "dsamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\do"
"wnarrow}4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon tex"
"t');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [530, 188, 575, 232]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator B"
"lock"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "45,44,1,1,white,blue,0,1b68ef8e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50"
" 38 50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black"
"');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newli"
"nez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "S-R_Latch"
	      Ports		      [2, 1]
	      Position		      [255, 180, 295, 240]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"S-R_Latch"
		Location		[430, 652, 827, 925]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "S"
		  Position		  [25, 13, 55, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "R"
		  Position		  [25, 43, 55, 57]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Inverter"
		  Ports			  [1, 1]
		  Position		  [150, 37, 180, 63]
		  SourceBlock		  "xbsIndex_r4/Inverter"
		  SourceType		  "Xilinx Inverter Block"
		  infoedit		  "Bitwise logical negation (one's com"
"plement) operator."
		  en			  off
		  latency		  "0"
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "inv"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "30,26,1,1,white,blue,0,1ab4a85f,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 "
"4 13 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 5"
"1 51 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ]"
",[0 0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: e"
"nd icon text');\n"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Register"
		  Ports			  [3, 1]
		  Position		  [80, 25, 125, 75]
		  SourceBlock		  "xbsIndex_r4/Register"
		  SourceType		  "Xilinx Register Block"
		  init			  "0"
		  rst			  on
		  en			  on
		  dbl_ovrd		  off
		  xl_use_area		  off
		  xl_area		  "[0,0,0,0,0,0,0]"
		  has_advanced_control	  "0"
		  sggui_pos		  "-1,-1,-1,-1"
		  block_type		  "register"
		  block_version		  "VER_STRING_GOES_HERE"
		  sg_icon_stat		  "45,50,1,1,white,blue,0,923c1847,rig"
"ht"
		  sg_mask_display	  "fprintf('','COMMENT: begin icon gra"
"phics');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 "
"6 15 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 5"
"0 50 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ]"
",[0 0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COM"
"MENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('b"
"lack');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en'"
");\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{"
"-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  Position		  [215, 18, 245, 32]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "R"
		  SrcPort		  1
		  Points		  [0, 0]
		  DstBlock		  "Register"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "S"
		  SrcPort		  1
		  DstBlock		  "Register"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Inverter"
		  SrcPort		  1
		  Points		  [10, 0; 0, 55; -130, 0]
		  DstBlock		  "Register"
		  DstPort		  3
		}
		Line {
		  SrcBlock		  "Register"
		  SrcPort		  1
		  Points		  [5, 0]
		  Branch {
		    Points		    [0, -25]
		    DstBlock		    "Q"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Inverter"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Up Sample"
	      Ports		      [1, 1]
	      Position		      [355, 147, 375, 173]
	      Orientation	      "left"
	      NamePlacement	      "alternate"
	      SourceBlock	      "xbsIndex_r4/Up Sample"
	      SourceType	      "Xilinx Up Sampler Block"
	      infoedit		      "Up samples input data.  Inserted values"
"  can be zeros or copies of the most recent input sample.<P><P>Hardware notes"
": No hardware is needed if inserted values are copies of the input sample; ot"
"herwise, a mux and single bit flip-flop are used."
	      sample_ratio	      "4"
	      copy_samples	      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0,0,0,0,0,0,0]"
	      has_advanced_control    "0"
	      sggui_pos		      "20,20,356,266"
	      block_type	      "usamp"
	      block_version	      "VER_STRING_GOES_HERE"
	      sg_icon_stat	      "20,26,1,1,white,blue,0,b6c489dd,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16"
" 30 34 38 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50"
" 38 50 42 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4',"
"'texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "reset_out"
	      Position		      [465, 93, 495, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Up Sample"
	      SrcPort		      1
	      Points		      [-125, 0; 0, 65]
	      DstBlock		      "S-R_Latch"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Down Sample1"
	      SrcPort		      1
	      Points		      [160, 0]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Down Sample"
	      SrcPort		      1
	      Points		      [-5, 0]
	      Branch {
		Points			[15, 0; 0, -110]
		DstBlock		"reset_out"
		DstPort			1
	      }
	      Branch {
		Labels			[1, 0]
		DstBlock		"Counter"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "duration"
	      SrcPort		      1
	      DstBlock		      "Down Sample1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "reset_in"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "S-R_Latch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "S-R_Latch"
	      SrcPort		      1
	      DstBlock		      "Down Sample"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [0, -50; -190, 0]
	      Branch {
		DstBlock		"Up Sample"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "posedge3"
	  Ports			  [1, 1]
	  Position		  [765, 501, 795, 519]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "posedge3"
	    Location		    [459, 339, 854, 490]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [20, 33, 50, 47]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay"
	      Ports		      [1, 1]
	      Position		      [80, 67, 140, 123]
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain"
", each link of which is an SRL16 followed by a flip-flop. If register retimin"
"g is enabled, the delay line is a chain of flip-flops."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[1 1 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "8.2"
	      sg_icon_stat	      "60,56,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15"
" 30 34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50"
" 37 49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 "
"0 56 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf("
"'','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter"
	      Ports		      [1, 1]
	      Position		      [170, 66, 225, 124]
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complem"
"ent) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0 0 0 0 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,58,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51"
" 39 51 42 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 58 58 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end i"
"con text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [260, 25, 315, 85]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "16"
	      bin_pt		      "0"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[1 0 0 1 0 0 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "8.2"
	      sg_icon_stat	      "55,60,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphic"
"s');\npatch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13"
" 28 32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52"
" 40 52 43 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 "
"0 60 60 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT"
": begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texm"
"ode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [340, 48, 370, 62]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		Points			[0, 55]
		DstBlock		"Delay"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Logical"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Inverter"
	      SrcPort		      1
	      Points		      [5, 0; 0, -25]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Delay"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Inverter"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "pktdet"
	  Position		  [940, 503, 970, 517]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  Name			  "PKTDET"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  Name			  "AVGRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  Name			  "RAWRSSI"
	  Labels		  [0, 0]
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Down Sample"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "averager"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "RSSI4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Down Sample"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [0, -230]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "pktdet"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "avglen"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "reset"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dur"
	  SrcPort		  1
	  DstBlock		  "hold_reset"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "posedge3"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "posedge3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "hold_reset"
	  SrcPort		  1
	  DstBlock		  "averager"
	  DstPort		  2
	}
	Line {
	  Name			  "RSSI_AVG"
	  SrcBlock		  "averager"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      Points		      [0, -60]
	      DstBlock		      "Goto"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "AVGRSSI4"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 280]
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "RSSI4"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample1"
      Ports		      [1, 1]
      Position		      [405, 421, 420, 439]
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls det"
"ermine the hardware implementation.  The cost in hardware of different implem"
"entations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,300"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}"
"4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample2"
      Ports		      [1, 1]
      Position		      [670, 156, 685, 174]
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls det"
"ermine the hardware implementation.  The cost in hardware of different implem"
"entations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,300"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}"
"4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample4"
      Ports		      [1, 1]
      Position		      [385, 901, 400, 919]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls det"
"ermine the hardware implementation.  The cost in hardware of different implem"
"entations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,300"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}"
"4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample6"
      Ports		      [1, 1]
      Position		      [1095, 1161, 1110, 1179]
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls det"
"ermine the hardware implementation.  The cost in hardware of different implem"
"entations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,300"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}"
"4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample7"
      Ports		      [1, 1]
      Position		      [400, 506, 415, 524]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls det"
"ermine the hardware implementation.  The cost in hardware of different implem"
"entations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,300"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}"
"4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Down Sample8"
      Ports		      [1, 1]
      Position		      [670, 36, 685, 54]
      SourceBlock	      "xbsIndex_r4/Down Sample"
      SourceType	      "Xilinx Down Sampler Block"
      infoedit		      "Hardware notes: Sample and Latency controls det"
"ermine the hardware implementation.  The cost in hardware of different implem"
"entations varies considerably; press Help for details."
      sample_ratio	      "4"
      sample_phase	      "Last Value of Frame  (most efficient)"
      en		      off
      latency		      "1"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,300"
      block_type	      "dsamp"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "15,18,1,1,white,blue,0,f354a31c,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newline{\\fontsize{14pt}\\bf\\downarrow}"
"4\\newlinez^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "EDK Processor"
      Ports		      []
      Position		      [201, 58, 263, 122]
      CopyFcn		      "xlProcBlockCopyCallback(gcbh);xlBlockMoveCallba"
"ck(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "bh=gcbh;xlProcBlockCallbacks('populatesharedmem"
"orylistbox',bh);xlOpenGui(bh, 'edkprocessor_gui.xml', @xlProcBlockEnablement,"
" @xlProcBlockAction)"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      MaskType		      "Xilinx EDK Processor Block"
      MaskDescription	      "Xilinx EDK Processor"
      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','EDK_P"
"rocessor');"
      MaskPromptString	      "Configure Processor for|EDK Project| |Available"
" Memories| | |Bus Type|Base Address| |Lock| |Dual Clocks|Constraint file| |In"
"herit Device Type| | | | | | | | | | | | | | | | | | "
      MaskStyleString	      "popup(EDK pcore generation|HDL netlisting),edit"
",edit,popup(<empty>),edit,edit,popup(PLB|FSL),edit,edit,checkbox,edit,checkbo"
"x,edit,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,e"
"dit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,off,on,on,off,on,on,off,on,off,on,on,off,"
"on,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "mode=&1;xmp=&2;MemVisToProc=&3;AvailableMemorie"
"s=&4;portInterfaceTable=&5;bus_type_sgadvanced=&6;bus_type=@7;baseaddr=&8;bas"
"eaddr_lock_sgadvanced=&9;baseaddr_lock=@10;dual_clock_sgadvanced=&11;dual_clo"
"ck=@12;ucf_file=&13;inheritDeviceType_sgadvanced=&14;inheritDeviceType=@15;cl"
"ock_name=&16;internalPortList=&17;resetPolarity=&18;memxtable=&19;procinfo=&2"
"0;fslifaceports=&21;memmapdirty=&22;blockname=&23;xpsintstyle=&24;proc=&25;ha"
"s_advanced_control=@26;sggui_pos=&27;block_type=&28;block_version=&29;sg_icon"
"_stat=&30;sg_mask_display=&31;sg_list_contents=&32;sg_blockgui_xml=&33;"
      MaskInitialization      "try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if"
" (strcmp('SysGenIndex',get_param(bdroot(tmp_gcbh),'tag')) && ~isempty(regexp("
"bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParams;"
"\n  serialized_declarations = '{}';\n  xledkprocessor_init();\n  ptable_ = xl"
"blockprep(get_param(tmp_gcb, 'MaskWSVariables'));\ncatch\n  global dbgsysgen;"
"\n  if(~isempty(dbgsysgen) && dbgsysgen)\n    e = regexprep(lasterr, '\\n', '"
"\\nError: ');\n    disp(['Error: While running MaskInit code on block ' tmp_g"
"cb ': ' e]);\n    error(e);\n  end\nend\n"
      MaskDisplay	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 62 62 0 ],[0 0 64 64 ],[0.77 0.82 0.91]);\npatch([14 4 19 4 14 30 34 3"
"8 56 42 29 19 33 19 29 42 56 38 34 30 14 ],[8 18 33 48 58 58 54 58 58 44 57 4"
"7 33 19 9 22 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 62 62 0 0 ],[0 0 64 64 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ndisp('MicroBlaze');\n\nfprintf('','COMMENT: end icon text');\n"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "EDK pcore generation||<qt bgcolor=\"#FFFFFF\"><"
"div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common\\bin\\..\\..\\sysgen\\data\\"
"images\\registerplus.gif\"> &lt;&lt;csma_avgThresh&gt;&gt;<br></div><div><img"
" src=\"C:\\Xilinx_101\\DSP_Tools\\common\\bin\\..\\..\\sysgen\\data\\images\\"
"registerplus.gif\"> &lt;&lt;csma_difsPeriod&gt;&gt;<br></div><div><img src=\""
"C:\\Xilinx_101\\DSP_Tools\\common\\bin\\..\\..\\sysgen\\data\\images\\registe"
"rplus.gif\"> &lt;&lt;csma_enableBusy&gt;&gt;<br></div><div><img src=\"C:\\Xil"
"inx_101\\DSP_Tools\\common\\bin\\..\\..\\sysgen\\data\\images\\registerplus.g"
"if\"> &lt;&lt;csma_enableIdle&gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101"
"\\DSP_Tools\\common\\bin\\..\\..\\sysgen\\data\\images\\registerplus.gif\"> &"
"lt;&lt;pktDet_avgLen&gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Too"
"ls\\common\\bin\\..\\..\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pk"
"tDet_avgThresh&gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\co"
"mmon\\bin\\..\\..\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pktDet_c"
"lkRatioSel&gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common"
"\\bin\\..\\..\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pktDet_detec"
"tionMask&gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common\\"
"bin\\..\\..\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pktDet_detecti"
"onMode&gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common\\bi"
"n\\..\\..\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pktDet_idleDifs&"
"gt;&gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common\\bin\\..\\"
"..\\sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pktDet_masterReset&gt;&"
"gt;<br></div><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common\\bin\\..\\..\\"
"sysgen\\data\\images\\registerplus.gif\"> &lt;&lt;pktDet_reset&gt;&gt;<br></d"
"iv><div><img src=\"C:\\Xilinx_101\\DSP_Tools\\common\\bin\\..\\..\\sysgen\\da"
"ta\\images\\registerplus.gif\"> &lt;&lt;pktDet_resetDuration&gt;&gt;<br></div"
"></qt>|<empty>|{'exposed'=>[],'portdir'=>[],'portname'=>[],'shortname'=>[]}||"
"PLB|0x80000000||off||off|||off|plb|{}|0|{'mlist'=>['ofdm_pktdetector_mimo/Fro"
"m Register7','ofdm_pktdetector_mimo/From Register9','ofdm_pktdetector_mimo/Fr"
"om Register5','ofdm_pktdetector_mimo/From Register8','ofdm_pktdetector_mimo/F"
"rom Register4','ofdm_pktdetector_mimo/From Register6','ofdm_pktdetector_mimo/"
"From Register12','ofdm_pktdetector_mimo/From Register1','ofdm_pktdetector_mim"
"o/From Register10','ofdm_pktdetector_mimo/To Register','ofdm_pktdetector_mimo"
"/From Register2','ofdm_pktdetector_mimo/From Register11','ofdm_pktdetector_mi"
"mo/From Register3'],'mlname'=>['\\'csma_avgThresh\\'','\\'csma_difsPeriod\\''"
",'\\'csma_enableBusy\\'','\\'csma_enableIdle\\'','\\'pktDet_avgLen\\'','\\'pk"
"tDet_avgThresh\\'','\\'pktDet_clkRatioSel\\'','\\'pktDet_detectionMask\\'','"
"\\'pktDet_detectionMode\\'','\\'pktDet_idleDifs\\'','\\'pktDet_masterReset\\'"
"','\\'pktDet_reset\\'','\\'pktDet_resetDuration\\''],'mlstate'=>[0.0000000000"
"0000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.0000000"
"0000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.0000"
"0000000000000,0.00000000000000000,0.00000000000000000,0.00000000000000000,0.0"
"0000000000000000]}|{'xmliface'=>'Xilinx//microblaze//iface.xml'}|[0,0]|off||d"
"efault||0|20,20,383,441|edkprocessor|2.4|62,64,-1,-1,white,blue,0,07734,right"
"|fprintf('','COMMENT: begin icon graphics');\npatch([0 62 62 0 ],[0 0 64 64 ]"
",[0.77 0.82 0.91]);\npatch([14 4 19 4 14 30 34 38 56 42 29 19 33 19 29 42 56 "
"38 34 30 14 ],[8 18 33 48 58 58 54 58 58 44 57 47 33 19 9 22 8 8 12 8 8 ],[0."
"98 0.96 0.92]);\nplot([0 62 62 0 0 ],[0 0 64 64 0 ]);\nfprintf('','COMMENT: e"
"nd icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COM"
"MENT: end icon text');\n|{'table'=>{'AvailableMemories'=>'popup(<empty>)','us"
"erSelections'=>{'AvailableMemories'=>'<empty>'}}}|"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      System {
	Name			"EDK Processor"
	Location		[514, 109, 754, 491]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [40, 440, 60, 460]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [40, 505, 60, 525]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [40, 575, 60, 595]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [40, 640, 60, 660]
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [40, 710, 60, 730]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant5"
	  Ports			  [0, 1]
	  Position		  [20, 362, 75, 388]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "55,26,1,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMME"
"NT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "Sl_wait"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant6"
	  Position		  [40, 810, 60, 830]
	}
	Block {
	  BlockType		  Reference
	  Name			  "From Register"
	  Ports			  [0, 1]
	  Position		  [400, 897, 460, 953]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/From Register"
	  SourceType		  "Xilinx Shared Memory Based From Register Bl"
"ock"
	  infoedit		  "Register block that reads data to a shared "
"memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_idleDifs'"
	  init			  "0"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  ownership		  "Owned and initialized elsewhere"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "fromreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,4b212927,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','"
"COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_idleDifs_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_ABus"
	  Ports			  [1, 1]
	  Position		  [175, 505, 245, 525]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_ABus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "70,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 70 70 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([29 26 31 26 29 3"
"4 35 36 42 38 34 31 36 31 34 38 42 36 35 34 29 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_ABus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_PAValid"
	  Ports			  [1, 1]
	  Position		  [175, 575, 245, 595]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_PAValid'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "70,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 70 70 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([29 26 31 26 29 3"
"4 35 36 42 38 34 31 36 31 34 38 42 36 35 34 29 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_PAValid"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_RNW"
	  Ports			  [1, 1]
	  Position		  [175, 640, 245, 660]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_RNW'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "70,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 70 70 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([29 26 31 26 29 3"
"4 35 36 42 38 34 31 36 31 34 38 42 36 35 34 29 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_RNW"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "PLB_wrDBus"
	  Ports			  [1, 1]
	  Position		  [175, 710, 245, 730]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "32"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'PLB_wrDBus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "70,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 70 70 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([29 26 31 26 29 3"
"4 35 36 42 38 34 31 36 31 34 38 42 36 35 34 29 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "PLB_wrDBus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "SPLB_Rst"
	  Ports			  [1, 1]
	  Position		  [175, 440, 245, 460]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'SPLB_Rst'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "70,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 70 70 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([29 26 31 26 29 3"
"4 35 36 42 38 34 31 36 31 34 38 42 36 35 34 29 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "SPLB_Rst"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_addrAck"
	  Ports			  [1, 1]
	  Position		  [670, 65, 730, 85]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_addrAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdComp"
	  Ports			  [1, 1]
	  Position		  [670, 150, 730, 170]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_rdComp'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdDAck"
	  Ports			  [1, 1]
	  Position		  [670, 1200, 730, 1220]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_rdDAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_rdDBus"
	  Ports			  [1, 1]
	  Position		  [670, 1525, 730, 1545]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_rdDBus'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wait"
	  Ports			  [1, 1]
	  Position		  [180, 365, 240, 385]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_wait'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wrComp"
	  Ports			  [1, 1]
	  Position		  [670, 415, 730, 435]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_wrComp'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sl_wrDAck"
	  Ports			  [1, 1]
	  Position		  [670, 265, 730, 285]
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed p"
"oint inputs into ouputs of type Simulink integer, double, or fixed point.<P><"
"P>Hardware notes:  In hardware these blocks become top level output ports or "
"are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'Sl_wrDAck'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,20,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([24 21 26 21 24 2"
"9 30 31 37 33 29 26 31 26 29 33 37 31 30 29 24 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');por"
"t_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','"
"COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  Position		  [905, 50, 925, 70]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  Position		  [905, 120, 925, 140]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  Position		  [905, 1585, 925, 1605]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator3"
	  Position		  [905, 1655, 925, 1675]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator4"
	  Position		  [420, 365, 440, 385]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator5"
	  Position		  [905, 185, 925, 205]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator6"
	  Position		  [905, 255, 925, 275]
	  ShowName		  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register"
	  Ports			  [2, 1]
	  Position		  [885, 322, 945, 378]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'csma_avgThresh'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "csma_avgThresh_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register1"
	  Ports			  [2, 1]
	  Position		  [885, 427, 945, 483]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'csma_difsPeriod'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "10"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "csma_difsPeriod_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register10"
	  Ports			  [2, 1]
	  Position		  [885, 1377, 945, 1433]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_reset'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_reset_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register11"
	  Ports			  [2, 1]
	  Position		  [885, 1482, 945, 1538]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_resetDuration'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_resetDuration_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register2"
	  Ports			  [2, 1]
	  Position		  [885, 532, 945, 588]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'csma_enableBusy'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "csma_enableBusy_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register3"
	  Ports			  [2, 1]
	  Position		  [885, 637, 945, 693]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'csma_enableIdle'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "csma_enableIdle_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register4"
	  Ports			  [2, 1]
	  Position		  [885, 742, 945, 798]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_avgLen'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "5"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_avgLen_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register5"
	  Ports			  [2, 1]
	  Position		  [885, 847, 945, 903]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_avgThresh'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_avgThresh_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register6"
	  Ports			  [2, 1]
	  Position		  [885, 952, 945, 1008]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_clkRatioSel'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_clkRatioSel_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register7"
	  Ports			  [2, 1]
	  Position		  [885, 1062, 945, 1118]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_detectionMask'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "4"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_detectionMask_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register8"
	  Ports			  [2, 1]
	  Position		  [885, 1167, 945, 1223]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_detectionMode'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_detectionMode_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "To Register9"
	  Ports			  [2, 1]
	  Position		  [885, 1272, 945, 1328]
	  AttributesFormatString  "<< %<shared_memory_name> >>"
	  SourceBlock		  "xbsIndex_r4/To Register"
	  SourceType		  "Xilinx Shared Memory Based To Register Bloc"
"k"
	  infoedit		  "Register block that writes data to a shared"
" memory register.  Delay of one sample period."
	  shared_memory_name	  "'pktDet_masterReset'"
	  init			  "0"
	  ownership		  "Owned and initialized elsewhere"
	  explicit_data_type	  on
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "toreg"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "60,56,1,1,white,blue,0,77cabcdf,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 "
"34 38 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 "
"49 40 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black')"
";port_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\n"
"fprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "pktDet_masterReset_dout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "plb_decode"
	  Ports			  [7, 9]
	  Position		  [345, 434, 515, 846]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for "
"evaluation in Xilinx fixed-point type. The input ports of the block are input"
" arguments of the function. The output ports of the block are output argument"
"s of the function."
	  mfname		  "xlmax"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  mfilecontent		  "function [wrDBusReg, addrAck, rdComp, wrDAc"
"k, bankAddr, RNWReg, rdDAck, rdDBus, linearAddr] = ...\n    plb_bus_decode(pl"
"bRst, plbABus, plbPAValid, plbRNW, plbWrDBus, rdData, addrPref)\n\n% constant"
" variables (TODO: should pass from outside)\nADDRPREF_LEN = 20;\nBANKADDR_LEN"
" = 2;\nLINEARADDR_LEN = 8;\nABUS_LEN = 32;\nDBUS_LEN = 32;\n\n% declare and i"
"nitialize persistent variables\n% register input bus signals\npersistent plbR"
"stReg_, plbRstReg_ = xl_state(0, {xlBoolean});\npersistent plbABusReg_, plbAB"
"usReg_ = xl_state(0, {xlUnsigned, ABUS_LEN, 0});\npersistent plbPAValidReg_, "
"plbPAValidReg_ = xl_state(0, {xlBoolean});\npersistent plbRNWReg_, plbRNWReg_"
" = xl_state(0, {xlUnsigned, 1, 0});\npersistent plbWrDBusReg_, plbWrDBusReg_ "
"= xl_state(0, {xlUnsigned, DBUS_LEN, 0});\n\n% ===== rest of the outputs ===="
"=\n\nbankAddr   = xl_slice(plbABusReg_, 2+BANKADDR_LEN+LINEARADDR_LEN-1, 2+LI"
"NEARADDR_LEN);\nlinearAddr = xl_slice(plbABusReg_, 2+LINEARADDR_LEN-1, 2);\nR"
"NWReg = plbRNWReg_;\nwrDBusReg = plbWrDBusReg_;\n\n% ===== p_select =====\n\n"
"% register PAValid\npersistent aValidReg, aValidReg = xl_state(0, {xlBoolean}"
");\naValidReg = plbPAValidReg_;\n\n% extract and register the address prefix"
"\naddrPref_in = xl_slice(plbABusReg_, xl_nbits(plbABusReg_)-1, xl_nbits(plbAB"
"usReg_)-ADDRPREF_LEN);\nif addrPref_in == addrPref\n    ps1 = true;\nelse \n "
"   ps1 = false;\nend \n\npersistent ps1Reg, ps1Reg = xl_state(0, ps1);\nps1Re"
"g = ps1;\n\nps = xl_and(ps1Reg, aValidReg);\n\n% ===== addrAck =====\n\n% reg"
"ister ps\npersistent psReg, psReg = xl_state(0, ps);\n\naddrAck = xfix({xlUns"
"igned, 1, 0}, xl_and(xl_not(plbRstReg_), ps, xl_not(psReg)));\n\npsReg = ps;"
"\n\n% ===== rdComp, rd/wr DAck =====\n \nrdComp1 = xfix({xlUnsigned, 1, 0}, x"
"l_and(addrAck, RNWReg));\n\nNUM_rdCompDelay = 3;\npersistent rdCompDelay, rdC"
"ompDelay = xl_state(zeros(1, NUM_rdCompDelay), rdComp1, NUM_rdCompDelay);\nrd"
"Comp2 = rdCompDelay.back;\nrdCompDelay.push_front_pop_back(rdComp1);\n\npersi"
"stent rdCompReg, rdCompReg = xl_state(0, rdComp1);\nrdComp = rdCompReg;\nrdCo"
"mpReg = rdComp2;\n\npersistent rdDAckReg, rdDAckReg = xl_state(0, rdComp1);\n"
"rdDAck = rdDAckReg;\nrdDAckReg = rdComp;\n\npersistent wrDAckReg, wrDAckReg ="
" xl_state(0, addrAck);\nwrDAck = wrDAckReg;\nwrDAckReg = xl_and(addrAck, xl_n"
"ot(RNWReg));\n\n% ===== rdDBus =====\n\nrdSel = xl_or(rdComp2, rdComp);\n\nif"
" rdSel == 1\n    rdDBus1 = rdData;\nelse\n    rdDBus1 = 0;\nend % if\n\npersi"
"stent rdDBusReg, rdDBusReg = xl_state(0, rdDBus1);\nrdDBus = rdDBusReg;\nrdDB"
"usReg = rdDBus1;\n\n% rdDBus = xl_concat(rdDBus32, rdDBus32);\n% rdDBus = rdD"
"Bus32;\n\n% ===== update the persistent variables =====\n\nplbRstReg_ = plbRs"
"t;\nplbABusReg_ = plbABus;\nplbPAValidReg_ = plbPAValid;\nplbRNWReg_ = plbRNW"
";\nplbWrDBusReg_ = xl_slice(plbWrDBus, DBUS_LEN-1, 0);\n"
	  suppress_output	  "1"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "170,412,1,1,white,blue,0,8b15b975,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 170 170 0 ],[0 0 412 412 ],[0.77 0.82 0.91]);\npatch([40 12 52 12 "
"40 85 97 109 157 119 83 57 97 57 83 119 157 109 97 85 40 ],[139 167 207 247 2"
"75 275 263 275 275 237 273 247 207 167 141 177 139 139 151 139 139 ],[0.98 0."
"96 0.92]);\nplot([0 170 170 0 0 ],[0 0 412 412 0 ]);\nfprintf('','COMMENT: en"
"d icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');p"
"ort_label('input',1,'plbRst');\ncolor('black');port_label('input',2,'plbABus'"
");\ncolor('black');port_label('input',3,'plbPAValid');\ncolor('black');port_l"
"abel('input',4,'plbRNW');\ncolor('black');port_label('input',5,'plbWrDBus');"
"\ncolor('black');port_label('input',6,'rdData');\ncolor('black');port_label('"
"input',7,'addrPref');\ncolor('black');port_label('output',1,'wrDBusReg');\nco"
"lor('black');port_label('output',2,'addrAck');\ncolor('black');port_label('ou"
"tput',3,'rdComp');\ncolor('black');port_label('output',4,'wrDAck');\ncolor('b"
"lack');port_label('output',5,'bankAddr');\ncolor('black');port_label('output'"
",6,'RNWReg');\ncolor('black');port_label('output',7,'rdDAck');\ncolor('black'"
");port_label('output',8,'rdDBus');\ncolor('black');port_label('output',9,'lin"
"earAddr');\ncolor('black');disp('\\bf{xlmax}','texmode','on');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "wrDBusReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "Sl_addrAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "Sl_rdComp"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "Sl_wrDAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "bankAddr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "RNWReg"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "Sl_rdDAck"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "Sl_rdDBus"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "linearAddr"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "plb_memmap"
	  Ports			  [18, 25]
	  Position		  [615, 752, 785, 1008]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for "
"evaluation in Xilinx fixed-point type. The input ports of the block are input"
" arguments of the function. The output ports of the block are output argument"
"s of the function."
	  mfname		  "xlmax"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  mfilecontent		  "function [read_bank_out, sm_csma_avgThresh_"
"din, sm_csma_avgThresh_en, sm_csma_difsPeriod_din, sm_csma_difsPeriod_en, sm_"
"csma_enableBusy_din, sm_csma_enableBusy_en, sm_csma_enableIdle_din, sm_csma_e"
"nableIdle_en, sm_pktDet_avgLen_din, sm_pktDet_avgLen_en, sm_pktDet_avgThresh_"
"din, sm_pktDet_avgThresh_en, sm_pktDet_clkRatioSel_din, sm_pktDet_clkRatioSel"
"_en, sm_pktDet_detectionMask_din, sm_pktDet_detectionMask_en, sm_pktDet_detec"
"tionMode_din, sm_pktDet_detectionMode_en, sm_pktDet_masterReset_din, sm_pktDe"
"t_masterReset_en, sm_pktDet_reset_din, sm_pktDet_reset_en, sm_pktDet_resetDur"
"ation_din, sm_pktDet_resetDuration_en] = plb_memmap_select(wrDBus, bankAddr, "
"linearAddr, RNWReg, addrAck, sm_pktDet_idleDifs, sm_csma_avgThresh, sm_csma_d"
"ifsPeriod, sm_csma_enableBusy, sm_csma_enableIdle, sm_pktDet_avgLen, sm_pktDe"
"t_avgThresh, sm_pktDet_clkRatioSel, sm_pktDet_detectionMask, sm_pktDet_detect"
"ionMode, sm_pktDet_masterReset, sm_pktDet_reset, sm_pktDet_resetDuration)\n\n"
"\n% connvert the input data to UFix_32_0 (the bus data type)\n% 'From Registe"
"r' blocks\n% sm_pktDet_idleDifs_bus = xfix({xlUnsigned, 32, 0}, 0);\nsm_pktDe"
"t_idleDifs_bus = xl_force(sm_pktDet_idleDifs, xlUnsigned, 0);\n\n% 'To Regist"
"er' blocks\n% sm_csma_avgThresh_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_csma"
"_avgThresh_dout = xl_force(sm_csma_avgThresh, xlUnsigned, 0);\n\n% sm_csma_di"
"fsPeriod_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_csma_difsPeriod_dout = xl_f"
"orce(sm_csma_difsPeriod, xlUnsigned, 0);\n\n% sm_csma_enableBusy_dout = xfix("
"{xlUnsigned, 32, 0}, 0);\nsm_csma_enableBusy_dout = xl_force(sm_csma_enableBu"
"sy, xlUnsigned, 0);\n\n% sm_csma_enableIdle_dout = xfix({xlUnsigned, 32, 0}, "
"0);\nsm_csma_enableIdle_dout = xl_force(sm_csma_enableIdle, xlUnsigned, 0);\n"
"\n% sm_pktDet_avgLen_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_pktDet_avgLen_d"
"out = xl_force(sm_pktDet_avgLen, xlUnsigned, 0);\n\n% sm_pktDet_avgThresh_dou"
"t = xfix({xlUnsigned, 32, 0}, 0);\nsm_pktDet_avgThresh_dout = xl_force(sm_pkt"
"Det_avgThresh, xlUnsigned, 0);\n\n% sm_pktDet_clkRatioSel_dout = xfix({xlUnsi"
"gned, 32, 0}, 0);\nsm_pktDet_clkRatioSel_dout = xl_force(sm_pktDet_clkRatioSe"
"l, xlUnsigned, 0);\n\n% sm_pktDet_detectionMask_dout = xfix({xlUnsigned, 32, "
"0}, 0);\nsm_pktDet_detectionMask_dout = xl_force(sm_pktDet_detectionMask, xlU"
"nsigned, 0);\n\n% sm_pktDet_detectionMode_dout = xfix({xlUnsigned, 32, 0}, 0)"
";\nsm_pktDet_detectionMode_dout = xl_force(sm_pktDet_detectionMode, xlUnsigne"
"d, 0);\n\n% sm_pktDet_masterReset_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_pk"
"tDet_masterReset_dout = xl_force(sm_pktDet_masterReset, xlUnsigned, 0);\n\n% "
"sm_pktDet_reset_dout = xfix({xlUnsigned, 32, 0}, 0);\nsm_pktDet_reset_dout = "
"xl_force(sm_pktDet_reset, xlUnsigned, 0);\n\n% sm_pktDet_resetDuration_dout ="
" xfix({xlUnsigned, 32, 0}, 0);\nsm_pktDet_resetDuration_dout = xl_force(sm_pk"
"tDet_resetDuration, xlUnsigned, 0);\n\n% 'From FIFO' blocks\n% 'To FIFO' bloc"
"ks\n% 'Shared Memory' blocks\n\n% 'dout' ports of 'From Register' blocks\n\n%"
" registered register mux output\npersistent reg_bank_out_reg; reg_bank_out_re"
"g = xl_state(0, {xlUnsigned, 32, 0});\nreg_bank_out = reg_bank_out_reg;\n\nif"
" linearAddr == 12\n    reg_bank_out_reg = sm_pktDet_idleDifs_bus;\nelseif lin"
"earAddr == 0\n    reg_bank_out_reg = sm_csma_avgThresh_dout;\nelseif linearAd"
"dr == 1\n    reg_bank_out_reg = sm_csma_difsPeriod_dout;\nelseif linearAddr ="
"= 2\n    reg_bank_out_reg = sm_csma_enableBusy_dout;\nelseif linearAddr == 3"
"\n    reg_bank_out_reg = sm_csma_enableIdle_dout;\nelseif linearAddr == 4\n  "
"  reg_bank_out_reg = sm_pktDet_avgLen_dout;\nelseif linearAddr == 5\n    reg_"
"bank_out_reg = sm_pktDet_avgThresh_dout;\nelseif linearAddr == 6\n    reg_ban"
"k_out_reg = sm_pktDet_clkRatioSel_dout;\nelseif linearAddr == 7\n    reg_bank"
"_out_reg = sm_pktDet_detectionMask_dout;\nelseif linearAddr == 8\n    reg_ban"
"k_out_reg = sm_pktDet_detectionMode_dout;\nelseif linearAddr == 9\n    reg_ba"
"nk_out_reg = sm_pktDet_masterReset_dout;\nelseif linearAddr == 10\n    reg_ba"
"nk_out_reg = sm_pktDet_reset_dout;\nelseif linearAddr == 11\n    reg_bank_out"
"_reg = sm_pktDet_resetDuration_dout;\nend\n\n\n% 'From FIFO' and 'To FIFO' bl"
"ocks\n\n\n\n\n\nopCode = xl_concat(addrAck, RNWReg, bankAddr, linearAddr);\n"
"\n% 'Shared Memory' blocks\n\n\n\n\n\n% 'din' ports of 'Shared Memory' blocks"
"\n\n\n% 'we' ports of 'Shared Memory' blocks\n\n\n% 'addr' ports of 'Shared M"
"emory' blocks\n\n\n% 're' ports of 'From FIFO' blocks\n\n\n% 'en' ports of 'T"
"o Register' blocks\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ..."
"\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 0))\n   "
" sm_csma_avgThresh_en = true;\nelse\n    sm_csma_avgThresh_en = false;\nend\n"
"if opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                   "
"    xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 1))\n    sm_csma_difsPeriod_e"
"n = true;\nelse\n    sm_csma_difsPeriod_en = false;\nend\nif opCode == xl_con"
"cat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigne"
"d, xl_nbits(linearAddr), 0}, 2))\n    sm_csma_enableBusy_en = true;\nelse\n  "
"  sm_csma_enableBusy_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigne"
"d, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearA"
"ddr), 0}, 3))\n    sm_csma_enableIdle_en = true;\nelse\n    sm_csma_enableIdl"
"e_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ..."
"\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 4))\n   "
" sm_pktDet_avgLen_en = true;\nelse\n    sm_pktDet_avgLen_en = false;\nend\nif"
" opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                     "
"  xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 5))\n    sm_pktDet_avgThresh_en"
" = true;\nelse\n    sm_pktDet_avgThresh_en = false;\nend\nif opCode == xl_con"
"cat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigne"
"d, xl_nbits(linearAddr), 0}, 6))\n    sm_pktDet_clkRatioSel_en = true;\nelse"
"\n    sm_pktDet_clkRatioSel_en = false;\nend\nif opCode == xl_concat(xfix({xl"
"Unsigned, 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits("
"linearAddr), 0}, 7))\n    sm_pktDet_detectionMask_en = true;\nelse\n    sm_pk"
"tDet_detectionMask_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned,"
" 4, 0}, 10), ...\n                       xfix({xlUnsigned, xl_nbits(linearAdd"
"r), 0}, 8))\n    sm_pktDet_detectionMode_en = true;\nelse\n    sm_pktDet_dete"
"ctionMode_en = false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 1"
"0), ...\n                       xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 9"
"))\n    sm_pktDet_masterReset_en = true;\nelse\n    sm_pktDet_masterReset_en "
"= false;\nend\nif opCode == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n    "
"                   xfix({xlUnsigned, xl_nbits(linearAddr), 0}, 10))\n    sm_p"
"ktDet_reset_en = true;\nelse\n    sm_pktDet_reset_en = false;\nend\nif opCode"
" == xl_concat(xfix({xlUnsigned, 4, 0}, 10), ...\n                       xfix("
"{xlUnsigned, xl_nbits(linearAddr), 0}, 11))\n    sm_pktDet_resetDuration_en ="
" true;\nelse\n    sm_pktDet_resetDuration_en = false;\nend\n\n\n% 'din' ports"
" of 'To FIFO' blocks\n\n\n% 'we' ports of 'To FIFO' blocks\n\n\n% 'din' ports"
" of 'To Register' blocks\nsm_csma_avgThresh_din = xl_force(xl_slice(wrDBus, 1"
"6 - 1, 0), ...\n                                 xlUnsigned, ...\n           "
"                      0);\nsm_csma_difsPeriod_din = xl_force(xl_slice(wrDBus,"
" 10 - 1, 0), ...\n                                 xlUnsigned, ...\n         "
"                        0);\nsm_csma_enableBusy_din = xl_force(xl_slice(wrDBu"
"s, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_csma_enableIdle_din = xl_force(xl_slice(wrDB"
"us, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n       "
"                          0);\nsm_pktDet_avgLen_din = xl_force(xl_slice(wrDBu"
"s, 5 - 1, 0), ...\n                                 xlUnsigned, ...\n        "
"                         0);\nsm_pktDet_avgThresh_din = xl_force(xl_slice(wrD"
"Bus, 16 - 1, 0), ...\n                                 xlUnsigned, ...\n     "
"                            0);\nsm_pktDet_clkRatioSel_din = xl_force(xl_slic"
"e(wrDBus, 1 - 1, 0), ...\n                                 xlUnsigned, ...\n "
"                                0);\nsm_pktDet_detectionMask_din = xl_force(x"
"l_slice(wrDBus, 4 - 1, 0), ...\n                                 xlUnsigned, "
"...\n                                 0);\nsm_pktDet_detectionMode_din = xl_f"
"orce(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlUnsi"
"gned, ...\n                                 0);\nsm_pktDet_masterReset_din = "
"xl_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xl"
"Unsigned, ...\n                                 0);\nsm_pktDet_reset_din = xl"
"_force(xl_slice(wrDBus, 1 - 1, 0), ...\n                                 xlUn"
"signed, ...\n                                 0);\nsm_pktDet_resetDuration_di"
"n = xl_force(xl_slice(wrDBus, 16 - 1, 0), ...\n                              "
"   xlUnsigned, ...\n                                 0);\n\n\npersistent read"
"_bank_out_reg; read_bank_out_reg = xl_state(0, {xlUnsigned, 32, 0});\nread_ba"
"nk_out = read_bank_out_reg;\n\npersistent bankAddr_reg; bankAddr_reg = xl_sta"
"te(0, bankAddr);\n\nif bankAddr_reg == 0\n    % Bank 0: Shared Memories\n    "
"read_bank_out_reg = 0;\nelseif bankAddr_reg == 1\n    % Bank 1: From/To FIFOs"
"\n    read_bank_out_reg =  0;\nelseif bankAddr_reg == 2\n    % Bank 1: From/T"
"o Registers\n    read_bank_out_reg = reg_bank_out;\nelseif bankAddr_reg == 3"
"\n    % Bank 1: Configure Registers\n    read_bank_out_reg = 0;\nend\n\nbankA"
"ddr_reg = bankAddr;\n"
	  suppress_output	  "1"
	  defparams		  "{}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mcode"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "170,256,1,1,white,blue,0,d5c5fac1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 170 170 0 ],[0 0 256 256 ],[0.77 0.82 0.91]);\npatch([40 12 52 12 "
"40 85 97 109 157 119 83 57 97 57 83 119 157 109 97 85 40 ],[61 89 129 169 197"
" 197 185 197 197 159 195 169 129 89 63 99 61 61 73 61 61 ],[0.98 0.96 0.92]);"
"\nplot([0 170 170 0 0 ],[0 0 256 256 0 ]);\nfprintf('','COMMENT: end icon gra"
"phics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label("
"'input',1,'wrDBus');\ncolor('black');port_label('input',2,'bankAddr');\ncolor"
"('black');port_label('input',3,'linearAddr');\ncolor('black');port_label('inp"
"ut',4,'RNWReg');\ncolor('black');port_label('input',5,'addrAck');\ncolor('bla"
"ck');port_label('input',6,'sm_pktDet_idleDifs');\ncolor('black');port_label('"
"input',7,'sm_csma_avgThresh');\ncolor('black');port_label('input',8,'sm_csma_"
"difsPeriod');\ncolor('black');port_label('input',9,'sm_csma_enableBusy');\nco"
"lor('black');port_label('input',10,'sm_csma_enableIdle');\ncolor('black');por"
"t_label('input',11,'sm_pktDet_avgLen');\ncolor('black');port_label('input',12"
",'sm_pktDet_avgThresh');\ncolor('black');port_label('input',13,'sm_pktDet_clk"
"RatioSel');\ncolor('black');port_label('input',14,'sm_pktDet_detectionMask');"
"\ncolor('black');port_label('input',15,'sm_pktDet_detectionMode');\ncolor('bl"
"ack');port_label('input',16,'sm_pktDet_masterReset');\ncolor('black');port_la"
"bel('input',17,'sm_pktDet_reset');\ncolor('black');port_label('input',18,'sm_"
"pktDet_resetDuration');\ncolor('black');port_label('output',1,'read_bank_out'"
");\ncolor('black');port_label('output',2,'sm_csma_avgThresh_din');\ncolor('bl"
"ack');port_label('output',3,'sm_csma_avgThresh_en');\ncolor('black');port_lab"
"el('output',4,'sm_csma_difsPeriod_din');\ncolor('black');port_label('output',"
"5,'sm_csma_difsPeriod_en');\ncolor('black');port_label('output',6,'sm_csma_en"
"ableBusy_din');\ncolor('black');port_label('output',7,'sm_csma_enableBusy_en'"
");\ncolor('black');port_label('output',8,'sm_csma_enableIdle_din');\ncolor('b"
"lack');port_label('output',9,'sm_csma_enableIdle_en');\ncolor('black');port_l"
"abel('output',10,'sm_pktDet_avgLen_din');\ncolor('black');port_label('output'"
",11,'sm_pktDet_avgLen_en');\ncolor('black');port_label('output',12,'sm_pktDet"
"_avgThresh_din');\ncolor('black');port_label('output',13,'sm_pktDet_avgThresh"
"_en');\ncolor('black');port_label('output',14,'sm_pktDet_clkRatioSel_din');\n"
"color('black');port_label('output',15,'sm_pktDet_clkRatioSel_en');\ncolor('bl"
"ack');port_label('output',16,'sm_pktDet_detectionMask_din');\ncolor('black');"
"port_label('output',17,'sm_pktDet_detectionMask_en');\ncolor('black');port_la"
"bel('output',18,'sm_pktDet_detectionMode_din');\ncolor('black');port_label('o"
"utput',19,'sm_pktDet_detectionMode_en');\ncolor('black');port_label('output',"
"20,'sm_pktDet_masterReset_din');\ncolor('black');port_label('output',21,'sm_p"
"ktDet_masterReset_en');\ncolor('black');port_label('output',22,'sm_pktDet_res"
"et_din');\ncolor('black');port_label('output',23,'sm_pktDet_reset_en');\ncolo"
"r('black');port_label('output',24,'sm_pktDet_resetDuration_din');\ncolor('bla"
"ck');port_label('output',25,'sm_pktDet_resetDuration_en');\ncolor('black');di"
"sp('\\bf{xlmax}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "rdData"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "csma_avgThresh_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    3
	    Name		    "csma_avgThresh_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    4
	    Name		    "csma_difsPeriod_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    5
	    Name		    "csma_difsPeriod_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    6
	    Name		    "csma_enableBusy_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    7
	    Name		    "csma_enableBusy_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    8
	    Name		    "csma_enableIdle_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    9
	    Name		    "csma_enableIdle_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    10
	    Name		    "pktDet_avgLen_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    11
	    Name		    "pktDet_avgLen_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    12
	    Name		    "pktDet_avgThresh_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    13
	    Name		    "pktDet_avgThresh_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    14
	    Name		    "pktDet_clkRatioSel_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    15
	    Name		    "pktDet_clkRatioSel_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    16
	    Name		    "pktDet_detectionMask_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    17
	    Name		    "pktDet_detectionMask_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    18
	    Name		    "pktDet_detectionMode_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    19
	    Name		    "pktDet_detectionMode_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    20
	    Name		    "pktDet_masterReset_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    21
	    Name		    "pktDet_masterReset_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    22
	    Name		    "pktDet_reset_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    23
	    Name		    "pktDet_reset_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    24
	    Name		    "pktDet_resetDuration_din"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    25
	    Name		    "pktDet_resetDuration_en"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "sg_plb_addrpref"
	  Ports			  [1, 1]
	  Position		  [175, 810, 245, 830]
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type "
"Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Unsigned"
	  n_bits		  "20"
	  bin_pt		  "0"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "xlGetSimulinkPeriod(gcb)"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  sginterface		  "{'Xilinx'=>{'jtaghwcosim'=>{'non_memory_map"
"ped_port'=>'sg_plb_addrpref'}},'iopad'=>{'constraint'=>'#'}}"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "10.1.2"
	  sg_icon_stat		  "70,20,1,1,white,yellow,0,bc55d28f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 70 70 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([29 26 31 26 29 3"
"4 35 36 42 38 34 31 36 31 34 38 42 36 35 34 29 ],[2 5 10 15 18 18 17 18 18 14"
" 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 20 2"
"0 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In "
"','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','C"
"OMMENT: end icon text');\n"
	  Port {
	    PortNumber		    1
	    Name		    "addrPref"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Line {
	  Name			  "Sl_addrAck"
	  SrcBlock		  "plb_decode"
	  SrcPort		  2
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "plb_memmap"
	    DstPort		    5
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Sl_addrAck"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "Sl_wrDAck"
	  SrcBlock		  "plb_decode"
	  SrcPort		  4
	  Points		  [0, 0]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "Sl_wrDAck"
	    DstPort		    1
	  }
	  Branch {
	    Labels		    [0, 0]
	    DstBlock		    "Sl_wrComp"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "pktDet_resetDuration_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  25
	  DstBlock		  "To Register11"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_resetDuration_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  24
	  DstBlock		  "To Register11"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_reset_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  23
	  DstBlock		  "To Register10"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_reset_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  22
	  DstBlock		  "To Register10"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_masterReset_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  21
	  DstBlock		  "To Register9"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_masterReset_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  20
	  DstBlock		  "To Register9"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_detectionMode_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  19
	  DstBlock		  "To Register8"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_detectionMode_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  18
	  DstBlock		  "To Register8"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_detectionMask_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  17
	  DstBlock		  "To Register7"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_detectionMask_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  16
	  DstBlock		  "To Register7"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_clkRatioSel_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  15
	  DstBlock		  "To Register6"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_clkRatioSel_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  14
	  DstBlock		  "To Register6"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_avgThresh_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  13
	  DstBlock		  "To Register5"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_avgThresh_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  12
	  DstBlock		  "To Register5"
	  DstPort		  1
	}
	Line {
	  Name			  "pktDet_avgLen_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  11
	  DstBlock		  "To Register4"
	  DstPort		  2
	}
	Line {
	  Name			  "pktDet_avgLen_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  10
	  DstBlock		  "To Register4"
	  DstPort		  1
	}
	Line {
	  Name			  "csma_enableIdle_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  9
	  DstBlock		  "To Register3"
	  DstPort		  2
	}
	Line {
	  Name			  "csma_enableIdle_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  8
	  DstBlock		  "To Register3"
	  DstPort		  1
	}
	Line {
	  Name			  "csma_enableBusy_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  7
	  DstBlock		  "To Register2"
	  DstPort		  2
	}
	Line {
	  Name			  "csma_enableBusy_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  6
	  DstBlock		  "To Register2"
	  DstPort		  1
	}
	Line {
	  Name			  "csma_difsPeriod_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  5
	  DstBlock		  "To Register1"
	  DstPort		  2
	}
	Line {
	  Name			  "csma_difsPeriod_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  4
	  DstBlock		  "To Register1"
	  DstPort		  1
	}
	Line {
	  Name			  "csma_avgThresh_en"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  3
	  DstBlock		  "To Register"
	  DstPort		  2
	}
	Line {
	  Name			  "csma_avgThresh_din"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  2
	  DstBlock		  "To Register"
	  DstPort		  1
	}
	Line {
	  Name			  "rdData"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_memmap"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  6
	}
	Line {
	  Name			  "pktDet_resetDuration_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register11"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  18
	}
	Line {
	  Name			  "pktDet_reset_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register10"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  17
	}
	Line {
	  Name			  "pktDet_masterReset_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register9"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  16
	}
	Line {
	  Name			  "pktDet_detectionMode_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register8"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  15
	}
	Line {
	  Name			  "pktDet_detectionMask_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register7"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  14
	}
	Line {
	  Name			  "pktDet_clkRatioSel_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register6"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  13
	}
	Line {
	  Name			  "pktDet_avgThresh_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register5"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  12
	}
	Line {
	  Name			  "pktDet_avgLen_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register4"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  11
	}
	Line {
	  Name			  "csma_enableIdle_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register3"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  10
	}
	Line {
	  Name			  "csma_enableBusy_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register2"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  9
	}
	Line {
	  Name			  "csma_difsPeriod_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register1"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  8
	}
	Line {
	  Name			  "csma_avgThresh_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "To Register"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  7
	}
	Line {
	  Name			  "pktDet_idleDifs_dout"
	  Labels		  [0, 0]
	  SrcBlock		  "From Register"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  6
	}
	Line {
	  Name			  "RNWReg"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  6
	  DstBlock		  "plb_memmap"
	  DstPort		  4
	}
	Line {
	  Name			  "linearAddr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  9
	  DstBlock		  "plb_memmap"
	  DstPort		  3
	}
	Line {
	  Name			  "bankAddr"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  5
	  DstBlock		  "plb_memmap"
	  DstPort		  2
	}
	Line {
	  Name			  "wrDBusReg"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  1
	  DstBlock		  "plb_memmap"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdDBus"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  8
	  DstBlock		  "Sl_rdDBus"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdDAck"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  7
	  DstBlock		  "Sl_rdDAck"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_rdComp"
	  Labels		  [0, 0]
	  SrcBlock		  "plb_decode"
	  SrcPort		  3
	  DstBlock		  "Sl_rdComp"
	  DstPort		  1
	}
	Line {
	  Name			  "addrPref"
	  Labels		  [0, 0]
	  SrcBlock		  "sg_plb_addrpref"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  7
	}
	Line {
	  Name			  "PLB_wrDBus"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_wrDBus"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  5
	}
	Line {
	  Name			  "PLB_RNW"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_RNW"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  4
	}
	Line {
	  Name			  "PLB_PAValid"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_PAValid"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  3
	}
	Line {
	  Name			  "PLB_ABus"
	  Labels		  [0, 0]
	  SrcBlock		  "PLB_ABus"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  2
	}
	Line {
	  Name			  "SPLB_Rst"
	  Labels		  [0, 0]
	  SrcBlock		  "SPLB_Rst"
	  SrcPort		  1
	  DstBlock		  "plb_decode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant6"
	  SrcPort		  1
	  DstBlock		  "sg_plb_addrpref"
	  DstPort		  1
	}
	Line {
	  Name			  "Sl_wait"
	  Labels		  [0, 0]
	  SrcBlock		  "Constant5"
	  SrcPort		  1
	  DstBlock		  "Sl_wait"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "PLB_wrDBus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "PLB_RNW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "PLB_PAValid"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "PLB_ABus"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "SPLB_Rst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wrComp"
	  SrcPort		  1
	  DstBlock		  "Terminator6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wrDAck"
	  SrcPort		  1
	  DstBlock		  "Terminator5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_wait"
	  SrcPort		  1
	  DstBlock		  "Terminator4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdDBus"
	  SrcPort		  1
	  DstBlock		  "Terminator3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdDAck"
	  SrcPort		  1
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_rdComp"
	  SrcPort		  1
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sl_addrAck"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "From Register1"
      Ports		      [0, 1]
      Position		      [600, 140, 645, 190]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_detectionMask'"
      init		      "3"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "4"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "506,131,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register10"
      Ports		      [0, 1]
      Position		      [600, 20, 645, 70]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_detectionMode'"
      init		      "1"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "558,21,383,238"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register11"
      Ports		      [0, 1]
      Position		      [975, 655, 1020, 705]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_reset'"
      init		      "0"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "514,418,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register12"
      Ports		      [0, 1]
      Position		      [1240, 85, 1285, 135]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_clkRatioSel'"
      init		      "0"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "514,418,383,246"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register2"
      Ports		      [0, 1]
      Position		      [305, 240, 350, 290]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_masterReset'"
      init		      "0"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "514,418,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register3"
      Ports		      [0, 1]
      Position		      [305, 320, 350, 370]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_resetDuration'"
      init		      "resetDuration"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "478,295,384,238"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register4"
      Ports		      [0, 1]
      Position		      [305, 405, 350, 455]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_avgLen'"
      init		      "2^5"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "5"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "514,418,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register5"
      Ports		      [0, 1]
      Position		      [1055, 945, 1100, 995]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'csma_enableBusy'"
      init		      "1"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "525,270,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register6"
      Ports		      [0, 1]
      Position		      [305, 490, 350, 540]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'pktDet_avgThresh'"
      init		      "avgMode_avgThresh"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "596,514,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register7"
      Ports		      [0, 1]
      Position		      [305, 885, 350, 935]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'csma_avgThresh'"
      init		      "avgMode_avgThresh"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "596,514,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register8"
      Ports		      [0, 1]
      Position		      [1030, 1205, 1075, 1255]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'csma_enableIdle'"
      init		      "1"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "517,149,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "From Register9"
      Ports		      [0, 1]
      Position		      [1030, 1145, 1075, 1195]
      ShowName		      off
      AttributesFormatString  "From Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/From Register"
      SourceType	      "Xilinx Shared Memory Based From Register Block"
      infoedit		      "Register block that reads data to a shared memo"
"ry register.  Delay of one sample period."
      shared_memory_name      "'csma_difsPeriod'"
      init		      "625"
      period		      "1/4"
      ownership		      "Locally owned and initialized"
      arith_type	      "Unsigned"
      n_bits		      "10"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "514,418,383,237"
      block_type	      "fromreg"
      block_version	      "8.2"
      sg_icon_stat	      "45,50,1,1,white,blue,0,4b212927,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "IDLEFORDIFS"
      Ports		      [1, 1]
      Position		      [1555, 1094, 1610, 1116]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,332"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30"
" 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 "
"17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [1230, 511, 1270, 539]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "40,28,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter1"
      Ports		      [1, 1]
      Position		      [900, 901, 920, 919]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "20,18,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter2"
      Ports		      [1, 1]
      Position		      [895, 966, 915, 984]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "20,18,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter3"
      Ports		      [1, 1]
      Position		      [895, 1031, 915, 1049]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "20,18,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter4"
      Ports		      [1, 1]
      Position		      [895, 1096, 915, 1114]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "20,18,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter5"
      Ports		      [1, 1]
      Position		      [1230, 531, 1270, 559]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "40,28,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter6"
      Ports		      [1, 1]
      Position		      [1245, 1066, 1265, 1084]
      SourceBlock	      "xbsIndex_r4/Inverter"
      SourceType	      "Xilinx Inverter Block"
      infoedit		      "Bitwise logical negation (one's complement) ope"
"rator."
      en		      off
      latency		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "inv"
      block_version	      "8.2"
      sg_icon_stat	      "20,18,1,1,white,blue,0,1ab4a85f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 58 58 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[7 16 29 42 51 51 47 51 51 39 51 4"
"2 29 16 7 19 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 58 58 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text"
"');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical1"
      Ports		      [2, 1]
      Position		      [1290, 1061, 1350, 1114]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "60,53,1,1,white,blue,0,087b5522,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical10"
      Ports		      [2, 1]
      Position		      [955, 1009, 995, 1031]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,087b5522,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical11"
      Ports		      [2, 1]
      Position		      [955, 1034, 995, 1056]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical12"
      Ports		      [2, 1]
      Position		      [955, 1074, 995, 1096]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,087b5522,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical13"
      Ports		      [2, 1]
      Position		      [955, 1099, 995, 1121]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical14"
      Ports		      [4, 1]
      Position		      [1070, 882, 1125, 943]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "4"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "55,61,1,1,white,blue,0,ad4bab34,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 61 61 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[9 18 31 44 53 53 49 53 53 41 53 4"
"4 31 18 9 21 9 9 13 9 9 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 61 61 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical15"
      Ports		      [4, 1]
      Position		      [1070, 1057, 1125, 1118]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "4"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "55,61,1,1,white,blue,0,04d2767a,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 61 61 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[9 18 31 44 53 53 49 53 53 41 53 4"
"4 31 18 9 21 9 9 13 9 9 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 61 61 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical16"
      Ports		      [3, 1]
      Position		      [1290, 497, 1345, 553]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "3"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "55,56,1,1,white,blue,0,5c2bfaa2,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical2"
      Ports		      [3, 1]
      Position		      [1425, 903, 1485, 957]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "3"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "60,54,1,1,white,blue,0,5c2bfaa2,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical3"
      Ports		      [3, 1]
      Position		      [1430, 1078, 1490, 1132]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "3"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,348,261"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "60,54,1,1,white,blue,0,5c2bfaa2,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical6"
      Ports		      [2, 1]
      Position		      [955, 879, 995, 901]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,087b5522,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical7"
      Ports		      [2, 1]
      Position		      [955, 904, 995, 926]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical8"
      Ports		      [2, 1]
      Position		      [955, 944, 995, 966]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "AND"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,087b5522,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on"
"');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Logical9"
      Ports		      [2, 1]
      Position		      [955, 969, 995, 991]
      SourceBlock	      "xbsIndex_r4/Logical"
      SourceType	      "Xilinx Logical Block Block"
      logical_function	      "OR"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "0"
      align_bp		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "logical"
      block_version	      "8.2"
      sg_icon_stat	      "40,22,1,1,white,blue,0,f4a65842,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 60 60 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 32 3"
"6 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[8 17 30 43 52 52 48 52 52 40 52 4"
"3 30 17 8 20 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 60 60 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on'"
");\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "MEDIUMBUSY"
      Ports		      [1, 1]
      Position		      [1560, 919, 1615, 941]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,332"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30"
" 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 "
"17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      SubSystem
      Name		      "MIMO Logic"
      Ports		      [9, 1]
      Position		      [905, 309, 1050, 571]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"MIMO Logic"
	Location		[2, 82, 1242, 776]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "mode"
	  Position		  [365, 335, 395, 350]
	  Orientation		  "down"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "A"
	  Position		  [565, 323, 595, 337]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "B"
	  Position		  [565, 343, 595, 357]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ea"
	  Position		  [555, 363, 585, 377]
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Eb"
	  Position		  [555, 383, 585, 397]
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "C"
	  Position		  [565, 443, 595, 457]
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "D"
	  Position		  [565, 463, 595, 477]
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ec"
	  Position		  [555, 483, 585, 497]
	  Port			  "8"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Ed"
	  Position		  [555, 503, 585, 517]
	  Port			  "9"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant3"
	  Ports			  [0, 1]
	  Position		  [730, 452, 750, 468]
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "1"
	  n_bits		  "1"
	  bin_pt		  "0"
	  explicit_period	  off
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instruction"
"s is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "8.2"
	  sg_icon_stat		  "20,16,1,1,white,blue,0,06094819,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([20 16 22 16 20 2"
"7 29 31 38 32 26 22 28 22 26 32 38 31 29 27 20 ],[3 7 13 19 23 23 21 23 23 17"
" 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 26 2"
"6 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begi"
"n icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMME"
"NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression"
	  Ports			  [5, 1]
	  Position		  [620, 317, 695, 423]
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "(~M&~Ea&Eb&~A&B)|(~M&~Ea&Eb&A&B)|(~M&Ea&~Eb"
"&A&~Eb)|(~M&Ea&~Eb&A&B)|(~M&Ea&Eb&A&B)|(M&~Ea&Eb&~A&B)|(M&~Ea&Eb&A&B)|(M&Ea&~"
"Eb&A&~B)|(M&Ea&~Eb&A&B)|(M&Ea&Eb&~A&B)|(M&Ea&Eb&A&~B)|(M&Ea&Eb&A&B)"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "expr"
	  block_version		  "8.2"
	  sg_icon_stat		  "75,106,1,1,white,blue,0,1681bfbe,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 75 75 0 ],[0 0 106 106 ],[0.77 0.82 0.91]);\npatch([17 5 23 5 17 3"
"7 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[24 36 54 72 84 84 79 84 84 "
"67 83 71 54 37 25 41 24 24 29 24 24 ],[0.98 0.96 0.92]);\nplot([0 75 75 0 0 ]"
",[0 0 106 106 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'A');\ncolor("
"'black');port_label('input',2,'B');\ncolor('black');port_label('input',3,'Ea'"
");\ncolor('black');port_label('input',4,'Eb');\ncolor('black');port_label('in"
"put',5,'M');\ncolor('black');disp('(~M&~Ea&Eb&~A&B)|(~M&~Ea&Eb&A&B)|(~M&Ea&~E"
"b&A&~Eb)|(~M&Ea&~Eb&A&B)|(~M&Ea&Eb&A&B)|(M&~Ea&Eb&~A&B)|(M&~Ea&Eb&A&B)|(M&Ea&"
"~Eb&A&~B)|(M&Ea&~Eb&A&B)|(M&Ea&Eb&~A&B)|(M&Ea&Eb&A&~B)|(M&Ea&Eb&A&B)');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression1"
	  Ports			  [5, 1]
	  Position		  [620, 437, 695, 543]
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "(~M&~Ea&Eb&~A&B)|(~M&~Ea&Eb&A&B)|(~M&Ea&~Eb"
"&A&~Eb)|(~M&Ea&~Eb&A&B)|(~M&Ea&Eb&A&B)|(M&~Ea&Eb&~A&B)|(M&~Ea&Eb&A&B)|(M&Ea&~"
"Eb&A&~B)|(M&Ea&~Eb&A&B)|(M&Ea&Eb&~A&B)|(M&Ea&Eb&A&~B)|(M&Ea&Eb&A&B)"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "expr"
	  block_version		  "8.2"
	  sg_icon_stat		  "75,106,1,1,white,blue,0,1681bfbe,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 75 75 0 ],[0 0 106 106 ],[0.77 0.82 0.91]);\npatch([17 5 23 5 17 3"
"7 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[24 36 54 72 84 84 79 84 84 "
"67 83 71 54 37 25 41 24 24 29 24 24 ],[0.98 0.96 0.92]);\nplot([0 75 75 0 0 ]"
",[0 0 106 106 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'A');\ncolor("
"'black');port_label('input',2,'B');\ncolor('black');port_label('input',3,'Ea'"
");\ncolor('black');port_label('input',4,'Eb');\ncolor('black');port_label('in"
"put',5,'M');\ncolor('black');disp('(~M&~Ea&Eb&~A&B)|(~M&~Ea&Eb&A&B)|(~M&Ea&~E"
"b&A&~Eb)|(~M&Ea&~Eb&A&B)|(~M&Ea&Eb&A&B)|(M&~Ea&Eb&~A&B)|(M&~Ea&Eb&A&B)|(M&Ea&"
"~Eb&A&~B)|(M&Ea&~Eb&A&B)|(M&Ea&Eb&~A&B)|(M&Ea&Eb&A&~B)|(M&Ea&Eb&A&B)');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Expression2"
	  Ports			  [5, 1]
	  Position		  [780, 407, 855, 513]
	  SourceBlock		  "xbsIndex_r4/Expression"
	  SourceType		  "Xilinx Bitwise Expression Evaluator Block"
	  expression		  "(~M&~Ea&Eb&~A&B)|(~M&~Ea&Eb&A&B)|(~M&Ea&~Eb"
"&A&~Eb)|(~M&Ea&~Eb&A&B)|(~M&Ea&Eb&A&B)|(M&~Ea&Eb&~A&B)|(M&~Ea&Eb&A&B)|(M&Ea&~"
"Eb&A&~B)|(M&Ea&~Eb&A&B)|(M&Ea&Eb&~A&B)|(M&Ea&Eb&A&~B)|(M&Ea&Eb&A&B)"
	  align_bp		  on
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "16"
	  bin_pt		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "expr"
	  block_version		  "8.2"
	  sg_icon_stat		  "75,106,1,1,white,blue,0,1681bfbe,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 75 75 0 ],[0 0 106 106 ],[0.77 0.82 0.91]);\npatch([17 5 23 5 17 3"
"7 42 47 68 51 35 23 40 23 35 51 68 47 42 37 17 ],[24 36 54 72 84 84 79 84 84 "
"67 83 71 54 37 25 41 24 24 29 24 24 ],[0.98 0.96 0.92]);\nplot([0 75 75 0 0 ]"
",[0 0 106 106 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','C"
"OMMENT: begin icon text');\ncolor('black');port_label('input',1,'A');\ncolor("
"'black');port_label('input',2,'B');\ncolor('black');port_label('input',3,'Ea'"
");\ncolor('black');port_label('input',4,'Eb');\ncolor('black');port_label('in"
"put',5,'M');\ncolor('black');disp('(~M&~Ea&Eb&~A&B)|(~M&~Ea&Eb&A&B)|(~M&Ea&~E"
"b&A&~Eb)|(~M&Ea&~Eb&A&B)|(~M&Ea&Eb&A&B)|(M&~Ea&Eb&~A&B)|(M&~Ea&Eb&A&B)|(M&Ea&"
"~Eb&A&~B)|(M&Ea&~Eb&A&B)|(M&Ea&Eb&~A&B)|(M&Ea&Eb&A&~B)|(M&Ea&Eb&A&B)');\nfpri"
"ntf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "det"
	  Position		  [880, 453, 910, 467]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "mode"
	  SrcPort		  1
	  Points		  [200, 55]
	  Branch {
	    Points		    [0, 120]
	    Branch {
	      Points		      [0, 30; 130, 0; 0, -60]
	      DstBlock		      "Expression2"
	      DstPort		      5
	    }
	    Branch {
	      DstBlock		      "Expression1"
	      DstPort		      5
	    }
	  }
	  Branch {
	    DstBlock		    "Expression"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Expression2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 20]
	    DstBlock		    "Expression2"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "Expression1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -50]
	  DstBlock		  "Expression2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Expression"
	  SrcPort		  1
	  Points		  [10, 0; 0, 50]
	  DstBlock		  "Expression2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Ea"
	  SrcPort		  1
	  DstBlock		  "Expression"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Eb"
	  SrcPort		  1
	  DstBlock		  "Expression"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Ec"
	  SrcPort		  1
	  DstBlock		  "Expression1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Ed"
	  SrcPort		  1
	  DstBlock		  "Expression1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "A"
	  SrcPort		  1
	  DstBlock		  "Expression"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  DstBlock		  "Expression"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  DstBlock		  "Expression1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Expression2"
	  SrcPort		  1
	  DstBlock		  "det"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "D"
	  SrcPort		  1
	  DstBlock		  "Expression1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Mux"
      Ports		      [3, 1]
      Position		      [1335, 158, 1380, 262]
      SourceBlock	      "xbsIndex_r4/Mux"
      SourceType	      "Xilinx Bus Multiplexer Block"
      inputs		      "2"
      en		      off
      latency		      "0"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "16"
      bin_pt		      "14"
      quantization	      "Truncate"
      overflow		      "Wrap"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "mux"
      block_version	      "8.2.02"
      sg_icon_stat	      "45,104,1,1,white,blue,3,613f58e1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 45 45 0 ],[0 14.8571 89.1429 104 ],[0.77 0.82 0.91]);\npatch([10 3 14 "
"3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[34 41 52 63 70 70 67 "
"70 70 60 70 63 52 41 34 44 34 34 37 34 34 ],[0.98 0.96 0.92]);\nplot([0 45 45"
" 0 0 ],[0 14.8571 89.1429 104 0 ]);\nfprintf('','COMMENT: end icon graphics')"
";\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input'"
",1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_l"
"abel('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf"
"('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "PKTDET"
      Ports		      [1, 1]
      Position		      [1365, 514, 1420, 536]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,332"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30"
" 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 "
"17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "RESET"
      Ports		      [1, 1]
      Position		      [970, 619, 1025, 641]
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simu"
"link integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardwa"
"re notes:  In hardware these blocks become top level input ports."
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Round  (unbiased: +/- Inf)"
      overflow		      "Saturate"
      period		      "1/4"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,423"
      block_type	      "gatewayin"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 65 65 0 ],[0 0 20 20 ],[0.95 0.93 0.65]);\npatch([27 24 29 24 27 32 33"
" 34 40 36 32 29 34 29 32 36 40 34 33 32 27 ],[2 5 10 15 18 18 17 18 18 14 18 "
"15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 65 65 0 0 ],[0 0 20 20 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','t"
"exmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
"NT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "RSSI_CLK_OUT"
      Ports		      [1, 1]
      Position		      [1405, 199, 1460, 221]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,332"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30"
" 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 "
"17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [1]
      Position		      [1440, 509, 1470, 541]
      Floating		      off
      Location		      [6, 34, 1242, 785]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [2]
      Position		      [1620, 840, 1685, 1200]
      Floating		      off
      Location		      [1, 52, 1028, 606]
      Open		      off
      NumInputPorts	      "2"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
      }
      YMin		      "-5~-5"
      YMax		      "5~5"
      SaveName		      "ScopeData2"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [1]
      Position		      [1610, 676, 1695, 814]
      Floating		      off
      Location		      [6, 52, 1033, 606]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      Ports		      [1]
      Position		      [1490, 194, 1520, 226]
      Floating		      off
      Location		      [177, 337, 990, 920]
      Open		      off
      NumInputPorts	      "1"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      SaveName		      "ScopeData3"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sense"
      Ports		      [1, 2]
      Position		      [665, 883, 765, 932]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Sense"
	Location		[2, 82, 1242, 776]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [90, 93, 120, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [330, 40, 370, 60]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [330, 120, 370, 140]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [25, 26, 125, 54]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "AVGRSSI1"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [250, 28, 295, 72]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [250, 108, 295, 152]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,52a6a481,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a<b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "busy"
	  Position		  [415, 43, 445, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "idle"
	  Position		  [415, 123, 445, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Relational2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Relational2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "busy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "idle"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sense1"
      Ports		      [1, 2]
      Position		      [665, 948, 765, 997]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Sense1"
	Location		[2, 82, 1242, 1000]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [90, 93, 120, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [330, 40, 370, 60]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [330, 120, 370, 140]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [25, 26, 125, 54]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "AVGRSSI2"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [250, 28, 295, 72]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [250, 108, 295, 152]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,52a6a481,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a<b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "busy"
	  Position		  [410, 43, 440, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "idle"
	  Position		  [410, 123, 440, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "idle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "busy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Relational2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Relational2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sense2"
      Ports		      [1, 2]
      Position		      [665, 1013, 765, 1062]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Sense2"
	Location		[2, 82, 1061, 591]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [90, 93, 120, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [330, 40, 370, 60]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [330, 120, 370, 140]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [25, 26, 125, 54]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "AVGRSSI3"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [250, 28, 295, 72]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [250, 108, 295, 152]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,52a6a481,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a<b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "busy"
	  Position		  [415, 43, 445, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "idle"
	  Position		  [415, 123, 445, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Relational2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Relational2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "busy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "idle"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Sense3"
      Ports		      [1, 2]
      Position		      [665, 1078, 765, 1127]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Sense3"
	Location		[2, 82, 1242, 776]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "thresh"
	  Position		  [90, 93, 120, 107]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [330, 40, 370, 60]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [330, 120, 370, 140]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating req"
"uire hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,381,366"
	  block_type		  "convert"
	  block_version		  "8.2"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 45 45 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 2"
"3 25 27 35 28 22 17 23 17 22 28 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 20"
" 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 30 "
"30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: beg"
"in icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','C"
"OMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From"
	  Position		  [25, 26, 125, 54]
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "AVGRSSI4"
	  TagVisibility		  "global"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [250, 28, 295, 72]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a>b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,064af3a6,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a>b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational2"
	  Ports			  [2, 1]
	  Position		  [250, 108, 295, 152]
	  NamePlacement		  "alternate"
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a<b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "500,165,356,193"
	  block_type		  "relational"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,1,1,white,blue,0,52a6a481,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');"
"\npatch([0 55 55 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([13 4 17 4 13 28 "
"32 36 52 40 28 19 32 19 28 40 52 36 32 28 13 ],[6 15 28 41 50 50 46 50 50 38 "
"50 41 28 15 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 56"
" 56 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: be"
"gin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');p"
"ort_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a<b}\\newlinez^"
"{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "busy"
	  Position		  [415, 43, 445, 57]
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "idle"
	  Position		  [415, 123, 445, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  BusOutputAsStruct	  off
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "idle"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  DstBlock		  "busy"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational2"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "thresh"
	  SrcPort		  1
	  Points		  [0, 0; 75, 0]
	  Branch {
	    Points		    [0, -40]
	    DstBlock		    "Relational1"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "Relational2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "From"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "Relational2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Relational1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [775, 92, 815, 118]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input "
"sample and presents it at the output.  The output type is ordinarily unsigned"
" with binary point at zero, but can be Boolean when the slice is one bit wide"
".<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,398"
      block_type	      "slice"
      block_version	      "8.2"
      sg_icon_stat	      "40,26,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32"
" 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice1"
      Ports		      [1, 1]
      Position		      [775, 132, 815, 158]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input "
"sample and presents it at the output.  The output type is ordinarily unsigned"
" with binary point at zero, but can be Boolean when the slice is one bit wide"
".<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "1"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,398"
      block_type	      "slice"
      block_version	      "8.2"
      sg_icon_stat	      "40,26,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32"
" 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice2"
      Ports		      [1, 1]
      Position		      [775, 172, 815, 198]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input "
"sample and presents it at the output.  The output type is ordinarily unsigned"
" with binary point at zero, but can be Boolean when the slice is one bit wide"
".<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "2"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,398"
      block_type	      "slice"
      block_version	      "8.2"
      sg_icon_stat	      "40,26,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32"
" 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice3"
      Ports		      [1, 1]
      Position		      [775, 212, 815, 238]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input "
"sample and presents it at the output.  The output type is ordinarily unsigned"
" with binary point at zero, but can be Boolean when the slice is one bit wide"
".<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "3"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,449,398"
      block_type	      "slice"
      block_version	      "8.2"
      sg_icon_stat	      "40,26,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32"
" 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice4"
      Ports		      [1, 1]
      Position		      [1255, 195, 1315, 225]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input "
"sample and presents it at the output.  The output type is ordinarily unsigned"
" with binary point at zero, but can be Boolean when the slice is one bit wide"
".<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,442,407"
      block_type	      "slice"
      block_version	      "8.2.02"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32"
" 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice5"
      Ports		      [1, 1]
      Position		      [1255, 230, 1315, 260]
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input "
"sample and presents it at the output.  The output type is ordinarily unsigned"
" with binary point at zero, but can be Boolean when the slice is one bit wide"
".<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "1"
      boolean_output	      off
      mode		      "Upper Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "20,20,442,407"
      block_type	      "slice"
      block_version	      "8.2.02"
      sg_icon_stat	      "60,30,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([22 17 24 17 22 30 32"
" 34 42 35 29 24 30 24 29 35 42 34 32 30 22 ],[3 8 15 22 27 27 25 27 27 20 26 "
"21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 30 30 0"
" ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin i"
"con text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "To Register"
      Ports		      [2, 1]
      Position		      [1425, 791, 1480, 844]
      ShowName		      off
      AttributesFormatString  "To Register\\n<< %<shared_memory_name> >>"
      SourceBlock	      "xbsIndex_r4/To Register"
      SourceType	      "Xilinx Shared Memory Based To Register Block"
      infoedit		      "Register block that writes data to a shared mem"
"ory register.  Delay of one sample period."
      shared_memory_name      "'pktDet_idleDifs'"
      init		      "0"
      ownership		      "Locally owned and initialized"
      explicit_data_type      on
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,383,266"
      block_type	      "toreg"
      block_version	      "8.2"
      sg_icon_stat	      "55,53,1,1,white,blue,0,77cabcdf,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 56 56 ],[0.77 0.82 0.91]);\npatch([15 6 19 6 15 30 34 3"
"8 54 41 29 20 32 20 29 41 54 38 34 30 15 ],[6 15 28 41 50 50 46 50 50 37 49 4"
"0 28 16 7 19 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 56 56 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');por"
"t_label('input',2,'en');\ncolor('black');port_label('output',1,'dout');\nfpri"
"ntf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample1"
      Ports		      [1, 1]
      Position		      [1356, 1015, 1384, 1060]
      Orientation	      "up"
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be"
" zeros or copies of the most recent input sample.<P><P>Hardware notes: No har"
"dware is needed if inserted values are copies of the input sample; otherwise,"
" a mux and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,261"
      block_type	      "usamp"
      block_version	      "8.2"
      sg_icon_stat	      "28,45,1,1,white,blue,0,b6c489dd,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode"
"','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample2"
      Ports		      [1, 1]
      Position		      [1385, 1076, 1410, 1104]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be"
" zeros or copies of the most recent input sample.<P><P>Hardware notes: No har"
"dware is needed if inserted values are copies of the input sample; otherwise,"
" a mux and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,261"
      block_type	      "usamp"
      block_version	      "8.2"
      sg_icon_stat	      "25,28,1,1,white,blue,0,b6c489dd,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode"
"','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample3"
      Ports		      [1, 1]
      Position		      [1290, 726, 1335, 754]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be"
" zeros or copies of the most recent input sample.<P><P>Hardware notes: No har"
"dware is needed if inserted values are copies of the input sample; otherwise,"
" a mux and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,261"
      block_type	      "usamp"
      block_version	      "8.2"
      sg_icon_stat	      "45,28,1,1,white,blue,0,b6c489dd,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode"
"','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample4"
      Ports		      [1, 1]
      Position		      [1320, 901, 1355, 929]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be"
" zeros or copies of the most recent input sample.<P><P>Hardware notes: No har"
"dware is needed if inserted values are copies of the input sample; otherwise,"
" a mux and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,261"
      block_type	      "usamp"
      block_version	      "8.2"
      sg_icon_stat	      "35,28,1,1,white,blue,0,b6c489dd,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode"
"','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Up Sample5"
      Ports		      [1, 1]
      Position		      [1180, 491, 1225, 519]
      SourceBlock	      "xbsIndex_r4/Up Sample"
      SourceType	      "Xilinx Up Sampler Block"
      infoedit		      "Up samples input data.  Inserted values  can be"
" zeros or copies of the most recent input sample.<P><P>Hardware notes: No har"
"dware is needed if inserted values are copies of the input sample; otherwise,"
" a mux and single bit flip-flop are used."
      sample_ratio	      "4"
      copy_samples	      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,261"
      block_type	      "usamp"
      block_version	      "8.2"
      sg_icon_stat	      "45,28,1,1,white,blue,0,b6c489dd,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 60 60 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([16 7 20 7 16 30 34 3"
"8 53 41 29 21 35 21 29 41 53 38 34 30 16 ],[6 15 28 41 50 50 46 50 50 38 50 4"
"2 28 14 6 18 6 6 10 6 6 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 54 54 "
"0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin "
"icon text');\ncolor('black');disp('{\\fontsize{14pt}\\bf\\uparrow}4','texmode"
"','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "debugBusy"
      Ports		      [1, 1]
      Position		      [1425, 729, 1480, 751]
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,332"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30"
" 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 "
"17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "debugIdleDifs"
      Ports		      [1, 1]
      Position		      [1430, 979, 1485, 1001]
      NamePlacement	      "alternate"
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point"
" inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Ha"
"rdware notes:  In hardware these blocks become top level output ports or are "
"discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "20,20,356,332"
      block_type	      "gatewayout"
      block_version	      "VER_STRING_GOES_HERE"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npa"
"tch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30"
" 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 "
"17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 "
"]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin ic"
"on text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_la"
"bel('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
"ENT: end icon text');\n"
    }
    Line {
      SrcBlock		      "From Register4"
      SrcPort		      1
      DstBlock		      "Down Sample1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RSSI_CLK_OUT"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register2"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Convert1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register6"
      SrcPort		      1
      DstBlock		      "Down Sample7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Convert1"
      SrcPort		      1
      Points		      [125, 0]
      Branch {
	DstBlock		"Detection1"
	DstPort			1
      }
      Branch {
	Points			[0, 145]
	Branch {
	  Points		  [0, 145]
	  Branch {
	    DstBlock		    "Detection3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Detection4"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Detection2"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "From Register3"
      SrcPort		      1
      Points		      [145, 0; 0, -50; 65, 0]
      Branch {
	DstBlock		"Detection1"
	DstPort			2
      }
      Branch {
	Points			[0, 145]
	Branch {
	  Points		  [0, 145]
	  Branch {
	    DstBlock		    "Detection3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Detection4"
	    DstPort		    2
	  }
	}
	Branch {
	  DstBlock		  "Detection2"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Down Sample1"
      SrcPort		      1
      Points		      [85, 0; 0, -105; 70, 0]
      Branch {
	DstBlock		"Detection1"
	DstPort			3
      }
      Branch {
	Points			[0, 145]
	Branch {
	  Points		  [0, 145]
	  Branch {
	    DstBlock		    "Detection3"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Detection4"
	    DstPort		    3
	  }
	}
	Branch {
	  DstBlock		  "Detection2"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Down Sample7"
      SrcPort		      1
      Points		      [105, 0; 0, -160; 70, 0]
      Branch {
	DstBlock		"Detection1"
	DstPort			4
      }
      Branch {
	Points			[0, 145]
	Branch {
	  Points		  [0, 145]
	  Branch {
	    DstBlock		    "Detection3"
	    DstPort		    4
	  }
	  Branch {
	    Points		    [0, 145]
	    DstBlock		    "Detection4"
	    DstPort		    4
	  }
	}
	Branch {
	  DstBlock		  "Detection2"
	  DstPort		  4
	}
      }
    }
    Line {
      SrcBlock		      "From Register1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Down Sample2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Down Sample2"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	Points			[0, -20]
	Branch {
	  Points		  [0, -40]
	  DstBlock		  "Slice"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Slice1"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 20]
	Branch {
	  DstBlock		  "Slice2"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 40]
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "MIMO Logic"
      SrcPort		      1
      Points		      [75, 0; 0, 65]
      DstBlock		      "Up Sample5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Slice"
      SrcPort		      1
      Points		      [45, 0; 0, 305]
      Branch {
	Points			[0, 475]
	Branch {
	  DstBlock		  "Logical6"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 25]
	  DstBlock		  "Inverter1"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"MIMO Logic"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "Slice1"
      SrcPort		      1
      Points		      [35, 0; 0, 295]
      Branch {
	Points			[0, 510]
	Branch {
	  DstBlock		  "Logical8"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 25]
	  DstBlock		  "Inverter2"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"MIMO Logic"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "Slice2"
      SrcPort		      1
      Points		      [25, 0; 0, 345]
      Branch {
	Points			[0, 485]
	Branch {
	  DstBlock		  "Logical10"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 25]
	  DstBlock		  "Inverter3"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"MIMO Logic"
	DstPort			8
      }
    }
    Line {
      SrcBlock		      "Slice3"
      SrcPort		      1
      Points		      [15, 0; 0, 335]
      Branch {
	Points			[0, 520]
	Branch {
	  DstBlock		  "Logical12"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 25]
	  DstBlock		  "Inverter4"
	  DstPort		  1
	}
      }
      Branch {
	DstBlock		"MIMO Logic"
	DstPort			9
      }
    }
    Line {
      SrcBlock		      "PKTDET"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "RESET"
      SrcPort		      1
      Points		      [45, 0; 0, -105]
      DstBlock		      "Inverter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "RESET"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Up Sample5"
      SrcPort		      1
      DstBlock		      "Logical16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical16"
      SrcPort		      1
      DstBlock		      "PKTDET"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register7"
      SrcPort		      1
      DstBlock		      "Down Sample4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Down Sample4"
      SrcPort		      1
      Points		      [0, 0; 200, 0]
      Branch {
	DstBlock		"Sense"
	DstPort			1
      }
      Branch {
	Points			[0, 65]
	Branch {
	  Points		  [0, 65]
	  Branch {
	    DstBlock		    "Sense2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "Sense3"
	    DstPort		    1
	  }
	}
	Branch {
	  DstBlock		  "Sense1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Sense"
      SrcPort		      1
      DstBlock		      "Logical6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense"
      SrcPort		      2
      DstBlock		      "Logical7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense1"
      SrcPort		      1
      DstBlock		      "Logical8"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense1"
      SrcPort		      2
      DstBlock		      "Logical9"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense2"
      SrcPort		      1
      DstBlock		      "Logical10"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense2"
      SrcPort		      2
      DstBlock		      "Logical11"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense3"
      SrcPort		      1
      DstBlock		      "Logical12"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sense3"
      SrcPort		      2
      DstBlock		      "Logical13"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical6"
      SrcPort		      1
      DstBlock		      "Logical14"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical8"
      SrcPort		      1
      Points		      [20, 0; 0, -50]
      DstBlock		      "Logical14"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical10"
      SrcPort		      1
      Points		      [25, 0; 0, -100]
      DstBlock		      "Logical14"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Logical12"
      SrcPort		      1
      Points		      [30, 0; 0, -150]
      DstBlock		      "Logical14"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Logical13"
      SrcPort		      1
      DstBlock		      "Logical15"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Logical11"
      SrcPort		      1
      Points		      [25, 0; 0, 50]
      DstBlock		      "Logical15"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Logical9"
      SrcPort		      1
      Points		      [35, 0; 0, 100]
      DstBlock		      "Logical15"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical7"
      SrcPort		      1
      Points		      [40, 0; 0, 150]
      DstBlock		      "Logical15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical14"
      SrcPort		      1
      Points		      [95, 0]
      Branch {
	Points			[0, 160]
	DstBlock		"Inverter6"
	DstPort			1
      }
      Branch {
	DstBlock		"Up Sample4"
	DstPort			1
      }
      Branch {
	Points			[0, -175]
	DstBlock		"Up Sample3"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "From Register5"
      SrcPort		      1
      Points		      [195, 0; 0, -40]
      DstBlock		      "Logical2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From Register8"
      SrcPort		      1
      Points		      [325, 0; 0, -125]
      DstBlock		      "Logical3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical15"
      SrcPort		      1
      DstBlock		      "Addressable Shift Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From Register9"
      SrcPort		      1
      DstBlock		      "Down Sample6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Down Sample6"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Addressable Shift Register"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Logical2"
      SrcPort		      1
      DstBlock		      "MEDIUMBUSY"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter"
      SrcPort		      1
      DstBlock		      "Logical16"
      DstPort		      2
    }
    Line {
      SrcBlock		      "MEDIUMBUSY"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "IDLEFORDIFS"
      SrcPort		      1
      Points		      [-10, 0]
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Inverter4"
      SrcPort		      1
      DstBlock		      "Logical13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter3"
      SrcPort		      1
      DstBlock		      "Logical11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter2"
      SrcPort		      1
      DstBlock		      "Logical9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter1"
      SrcPort		      1
      DstBlock		      "Logical7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Detection1"
      SrcPort		      1
      Points		      [90, 0; 0, 40]
      DstBlock		      "MIMO Logic"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Detection3"
      SrcPort		      1
      Points		      [30, 0; 0, -130]
      DstBlock		      "MIMO Logic"
      DstPort		      6
    }
    Line {
      SrcBlock		      "From Register10"
      SrcPort		      1
      DstBlock		      "Down Sample8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Detection2"
      SrcPort		      1
      Points		      [40, 0; 0, -75]
      DstBlock		      "MIMO Logic"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Detection4"
      SrcPort		      1
      Points		      [40, 0; 0, -245]
      DstBlock		      "MIMO Logic"
      DstPort		      7
    }
    Line {
      SrcBlock		      "From Register11"
      SrcPort		      1
      Points		      [60, 0; 0, -135]
      DstBlock		      "Inverter5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Inverter5"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	DstBlock		"Logical16"
	DstPort			3
      }
      Branch {
	Points			[0, 400]
	Branch {
	  DstBlock		  "Logical2"
	  DstPort		  3
	}
	Branch {
	  Points		  [0, 175]
	  DstBlock		  "Logical3"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "Down Sample8"
      SrcPort		      1
      Points		      [195, 0; 0, 275]
      DstBlock		      "MIMO Logic"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical1"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Up Sample2"
	DstPort			1
      }
      Branch {
	DstBlock		"Up Sample1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Addressable Shift Register"
      SrcPort		      1
      DstBlock		      "Logical1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Inverter6"
      SrcPort		      1
      DstBlock		      "Logical1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      DstBlock		      "To Register"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Up Sample4"
      SrcPort		      1
      DstBlock		      "Logical2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Up Sample2"
      SrcPort		      1
      DstBlock		      "Logical3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Logical3"
      SrcPort		      1
      DstBlock		      "IDLEFORDIFS"
      DstPort		      1
    }
    Line {
      SrcBlock		      "To Register"
      SrcPort		      1
      Points		      [40, 0; 0, -75]
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Up Sample3"
      SrcPort		      1
      DstBlock		      "debugBusy"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Up Sample1"
      SrcPort		      1
      Points		      [0, -20]
      Branch {
	DstBlock		"debugIdleDifs"
	DstPort			1
      }
      Branch {
	Points			[0, -185]
	DstBlock		"To Register"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "RSSI_CLK_OUT"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Counter"
      SrcPort		      1
      Points		      [0, 0; 35, 0]
      Branch {
	DstBlock		"Slice4"
	DstPort			1
      }
      Branch {
	DstBlock		"Slice5"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Slice4"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Slice5"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "From Register12"
      SrcPort		      1
      Points		      [20, 0; 0, 65]
      DstBlock		      "Mux"
      DstPort		      1
    }
    Annotation {
      Name		      "Chris Hunter"
      Position		      [1179, 170]
    }
    Annotation {
      Name		      "Need to add expressions for CSMA"
      Position		      [976, 850]
    }
    Annotation {
      Name		      "\n"
      Position		      [914, 106]
    }
    Annotation {
      Name		      "Needs tweaking"
      Position		      [934, 833]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    N#L   8    (     @         %    "
"\"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X   \""
"P'0  !@    @    \"          4    (     0    $    !          4 !  ,     0   !@"
"   !S:&%R960       !C;VUP:6QA=&EO;@ .    \\ 0   8    (     @         %    \" "
"    $    !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7"
"!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U"
"?=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K"
"7VEC;VY?9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0  "
"       0    !P   '1A<F=E=#, #@   % \"   &    \"     (         !0    @    !   "
"  0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    $ $   8    ("
"     0         %    \"     $    #     0         .    0     8    (    !       "
"   %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2 "
"    8    (    !          %    \"     $    2     0         0    $@   $5$2R!/4$"
"(@<&5R:7!H97)A;         X   !(    !@    @    $          4    (     0   !@    "
"!         !     8    17AP;W)T(&%S(&$@<&-O<F4@=&\\@141+#@   .@    &    \"     "
"$         !0    @    !     P    $         #@   #@    &    \"     0         !0"
"    @    !    !P    $         $     <   !T87)G970Q  X    X    !@    @    $   "
"       4    (     0    <    !         !     '    =&%R9V5T,@ .    .     8    ("
"    !          %    \"     $    '     0         0    !P   '1A<F=E=#, #@   #  "
"   &    \"     0         !0    @    !     P    $         $  # #$O-  .    ,   "
"  8    (    !          %    \"     $    #     0         0  , ;V9F  X   !(    "
"!@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R9"
"2!I;B!3=6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $  "
"       $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !    "
"      %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $     "
"     4    (     0    <    !         !     '    1&5F875L=  .    8!@   8    (  "
"   @         %    \"     $    !     0         %  0 \"     $    8    =&%R9V5T,"
"0!T87)G970R '1A<F=E=#, #@   -@%   &    \"     (         !0    @    !     0   "
" $         !0 $ !<    !    AP$  'AI;&EN>&9A;6EL>0              <&%R=         "
"                !S<&5E9                        '!A8VMA9V4                    "
" <WEN=&AE<VES7W1O;VP           !D:7)E8W1O<GD                  '1E<W1B96YC:   "
"                <WES8VQK7W!E<FEO9             !C;W)E7V=E;F5R871I;VX          "
"')U;E]C;W)E9V5N                979A;%]F:65L9                 !C;&]C:U]L;V,   "
"               '-Y;G1H97-I<U]L86YG=6%G90      8V5?8VQR                      !"
"P<F5S97)V95]H:65R87)C:'D      &-L;V-K7W=R87!P97(             9&-M7VEN<'5T7V-L"
";V-K7W!E<FEO9   #@   #@    &    \"     0         !0    @    !    !P    $     "
"    $     <   !V:7)T97@T  X    X    !@    @    $          4    (     0    @  "
"  !         !     (    >&,T=G-X,S4.    ,     8    (    !          %    \"    "
" $    #     0         0  , +3$P  X    X    !@    @    $          4    (     0"
"    4    !         !     %    9F8V-C@    .    ,     8    (    !          %   "
" \"     $    #     0         0  , 6%-4  X   !     !@    @    $          4    "
"(     0    D    !         !     )    +B]N971L:7-T          X    P    !@    @ "
"   $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"   "
"  0         !0    @    !     @    $         $  \" #(P   .    2     8    (    "
"!          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]"
"C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !  "
" P!O9F8 #@   #     &    \"     0         !0    @    !     0    $         $  !"
" #     .    ,     8    (    !          %    \"                0         0    "
"      X    P    !@    @    $          4    (     0    0    !         !  ! !62"
"$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0    @ "
"              X    X    !@    @    &          4    (     0    $    !         "
" D    (               .    0     8    (    !          %    \"     $    -     "
"0         0    #0   $-L;V-K($5N86)L97,    .    ,     8    (    !          %  "
"  \"     $    #     0         0  , ,3 P  X   \"H!0  !@    @    \"          4 "
"   (     0    $    !          4 !  3     0   $,!  !X:6QI;GAF86UI;'D         <"
"&%R=                    '-P965D                  !P86-K86=E                <W"
"EN=&AE<VES7W1O;VP      &1I<F5C=&]R>0            !T97-T8F5N8V@             <WE"
"S8VQK7W!E<FEO9        &-O<F5?9V5N97)A=&EO;@    !R=6Y?8V]R96=E;@          979A"
";%]F:65L9            &-L;V-K7VQO8P            !S>6YT:&5S:7-?;&%N9W5A9V4 8V5?8"
"VQR                 '!R97-E<G9E7VAI97)A<F-H>0!P;W-T9V5N97)A=&EO;E]F8VX <V5T=&"
"EN9W-?9F-N                #@   #@    &    \"     0         !0    @    !    \""
"     $         $     @   !6:7)T97@R4 X    X    !@    @    $          4    (  "
"   0    <    !         !     '    >&,R=G W,  .    ,     8    (    !          "
"%    \"     $    \"     0         0  ( +38   X    X    !@    @    $          "
"4    (     0    8    !         !     &    9F8Q-3$W   .    ,     8    (    !  "
"        %    \"     $    #     0         0  , 6%-4  X   !     !@    @    $   "
"       4    (     0    D    !         !     )    +B]N971L:7-T          X    P"
"    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #   "
"  &    \"     0         !0    @    !     @    $         $  \" #(P   .    2   "
"  8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN"
"9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !"
"         !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $ "
"        $  ! #     .    ,     8    (    !          %    \"                0  "
"       0          X    P    !@    @    $          4    (     0    0    !     "
"    !  ! !62$1,#@   #@    &    \"     8         !0    @    !     0    $      "
"   \"0    @               X    X    !@    @    &          4    (     0    $  "
"  !          D    (               .    0     8    (    !          %    \"    "
" $    ,     0         0    #    'AL961K<&]S=&=E;@     .    0     8    (    ! "
"         %    \"     $    -     0         0    #0   'AL961K<V5T=&EN9W,    .  "
"  > P   8    (     @         %    \"     $    !     0         %  0 %P    $   "
" 1 @  >&EL:6YX9F%M:6QY              !P87)T                         '-P965D   "
"                     <&%C:V%G90                    !S>6YT:&5S:7-?=&]O;       "
"     &1I<F5C=&]R>0                  =&5S=&)E;F-H                  !S>7-C;&M?<"
"&5R:6]D             &-O<F5?9V5N97)A=&EO;@          <G5N7V-O<F5G96X           "
"    !E=F%L7V9I96QD                 &-L;V-K7VQO8P                  <WEN=&AE<VE"
"S7VQA;F=U86=E      !C95]C;'(                      '!R97-E<G9E7VAI97)A<F-H>0  "
"    8VQO8VM?=W)A<'!E<@            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D '9E<G-I;VX  "
"                   <&]S=&=E;F5R871I;VY?9F-N      !S971T:6YG<U]F8VX           "
"   '!R96-O;7!I;&5?9F-N            =7!D871E7V9C;@                !X;&5D:W-E='1"
"I;F=S9&%T80                 .    .     8    (    !          %    \"     $    "
"(     0         0    \"    '9I<G1E>#)P#@   #@    &    \"     0         !0    "
"@    !    !P    $         $     <   !X8S)V<#<P  X    P    !@    @    $       "
"   4    (     0    (    !         !   @ M-@  #@   #@    &    \"     0        "
" !0    @    !    !@    $         $     8   !F9C$U,3<   X    P    !@    @    $"
"          4    (     0    ,    !         !   P!84U0 #@   $@    &    \"     0 "
"        !0    @    !    $@    $         $    !(    N+W!L8C0V7W!K=$1E=%]V,#$  "
"      .    ,     8    (    !          %    \"     $    #     0         0  , ;"
"V9F  X    P    !@    @    $          4    (     0    (    !         !   @ Q, "
"  #@   $@    &    \"     0         !0    @    !    &     $         $    !@   "
"!!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"    "
" $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0"
"    $    !         !   0 P    #@   #     &    \"     0         !0    @       "
"        $         $          .    ,     8    (    !          %    \"     $   "
" $     0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $"
"    !          D    (               .    .     8    (    !@         %    \"  "
"   $    !     0         )    \"               #@   $     &    \"     0       "
"  !0    @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     "
"&    \"     0         !0    @    !     P    $         $  # #$P,  .    .     8"
"    (    !          %    \"     $    &     0         0    !@   #DN,BXP,0  #@ "
"  $     &    \"     0         !0    @    !    #     $         $     P   !X;&5"
"D:W!O<W1G96X     #@   $     &    \"     0         !0    @    !    #0    $    "
"     $     T   !X;&5D:W-E='1I;F=S    #@   $     &    \"     0         !0    @"
"    !    #P    $         $     \\   !X;&5D:W!R96-O;7!I;&4 #@   $     &    \" "
"    0         !0    @    !    #0    $         $     T   !X;&5D:W5P9&%T969N   "
" #@   * $   &    \"     (         !0    @    !     0    $         !0 $ !@    "
"!    . $  &5X<&]R=                        &5X<&]R=&1I<@                   '-E"
";&5C=&EO;G1A9P               &5X<&]R=&1I<G!A=&@              &UA:F]R         "
"                &UI;F]R                         &AW7V-O;7!A=&EB:6QI='D       "
"   &UA:E]S;&ED97(                  &UI;F]R7W-L:61E<@               &AW7V-O;7!"
"A=&EB:6QI='E?<VQI9&5R &ES1&5V96QO<&UE;G0              '5S94-U<W1O;4)U<TEN=&5R"
"9F%C90   &-U<W1O;4)U<TEN=&5R9F%C959A;'5E  X    X    !@    @    &          4  "
"  (     0    $    !          D    (               .    ,     8    (    !     "
"     %    \"                0         0          X   !     !@    @    $      "
"    4    (     0   !     !         !     0    =&%R9V5T7V1I<F5C=&]R>0X   !(   "
" !@    @    $          4    (     0   !(    !         !     2    +B]P;&(T-E]P"
":W1$971?=C Q        #@   #     &    \"     0         !0    @    !     0    $ "
"        $  ! #$    .    ,     8    (    !          %    \"     $    \"     0 "
"        0  ( ,#    X    P    !@    @    $          4    (     0    $    !    "
"     !   0!A    #@   #@    &    \"     8         !0    @    !     0    $     "
"    \"0    @           #P/PX    X    !@    @    &          4    (     0    $ "
"   !          D    (               .    .     8    (    !@         %    \"   "
"  $    !     0         )    \"           0%A #@   #@    &    \"     8        "
" !0    @    !     0    $         \"0    @               X    X    !@    @    "
"&          4    (     0    $    !          D    (               .    ,     8 "
"   (    !@         %    \"                0         )          X   \"P'0  !@ "
"   @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%"
"R960       !C;VUP:6QA=&EO;@ .    \\ 0   8    (     @         %    \"     $   "
" !     0         %  0 $P    $   \"8    8V]M<&EL871I;VX          &-O;7!I;&%T:6"
"]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',"
"           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?"
"9&ES<&QA>0 .    .     8    (    !          %    \"     $    '     0         0"
"    !P   '1A<F=E=#, #@   % \"   &    \"     (         !0    @    !     0    $"
"         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    $ $   8    (     0  "
"       %    \"     $    #     0         .    0     8    (    !          %    "
"\"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    2     8   "
" (    !          %    \"     $    2     0         0    $@   $5$2R!/4$(@<&5R:7"
"!H97)A;         X   !(    !@    @    $          4    (     0   !@    !       "
"  !     8    17AP;W)T(&%S(&$@<&-O<F4@=&\\@141+#@   .@    &    \"     $       "
"  !0    @    !     P    $         #@   #@    &    \"     0         !0    @   "
" !    !P    $         $     <   !T87)G970Q  X    X    !@    @    $          4"
"    (     0    <    !         !     '    =&%R9V5T,@ .    .     8    (    !   "
"       %    \"     $    '     0         0    !P   '1A<F=E=#, #@   #     &    "
"\"     0         !0    @    !     P    $         $  # #$O-  .    ,     8    ("
"    !          %    \"     $    #     0         0  , ;V9F  X   !(    !@    @ "
"   $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3="
"6)3>7-T96T #@   $@    &    \"     0         !0    @    !    &     $         $"
"    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          % "
"   \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4  "
"  (     0    <    !         !     '    1&5F875L=  .    8!@   8    (     @    "
"     %    \"     $    !     0         %  0 \"     $    8    =&%R9V5T,0!T87)G9"
"70R '1A<F=E=#, #@   -@%   &    \"     (         !0    @    !     0    $      "
"   !0 $ !<    !    AP$  'AI;&EN>&9A;6EL>0              <&%R=                 "
"        !S<&5E9                        '!A8VMA9V4                     <WEN=&A"
"E<VES7W1O;VP           !D:7)E8W1O<GD                  '1E<W1B96YC:           "
"        <WES8VQK7W!E<FEO9             !C;W)E7V=E;F5R871I;VX          ')U;E]C;"
"W)E9V5N                979A;%]F:65L9                 !C;&]C:U]L;V,           "
"       '-Y;G1H97-I<U]L86YG=6%G90      8V5?8VQR                      !P<F5S97)"
"V95]H:65R87)C:'D      &-L;V-K7W=R87!P97(             9&-M7VEN<'5T7V-L;V-K7W!E"
"<FEO9   #@   #@    &    \"     0         !0    @    !    !P    $         $   "
"  <   !V:7)T97@T  X    X    !@    @    $          4    (     0    @    !     "
"    !     (    >&,T=G-X,S4.    ,     8    (    !          %    \"     $    # "
"    0         0  , +3$P  X    X    !@    @    $          4    (     0    4   "
" !         !     %    9F8V-C@    .    ,     8    (    !          %    \"     "
"$    #     0         0  , 6%-4  X   !     !@    @    $          4    (     0 "
"   D    !         !     )    +B]N971L:7-T          X    P    !@    @    $    "
"      4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0     "
"    !0    @    !     @    $         $  \" #(P   .    2     8    (    !       "
"   %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-"
"K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
"#@   #     &    \"     0         !0    @    !     0    $         $  ! #     ."
"    ,     8    (    !          %    \"                0         0          X "
"   P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   "
"#@    &    \"     8         !0    @    !     0    $         \"0    @         "
"      X    X    !@    @    &          4    (     0    $    !          D    ( "
"              .    0     8    (    !          %    \"     $    -     0       "
"  0    #0   $-L;V-K($5N86)L97,    .    ,     8    (    !          %    \"    "
" $    #     0         0  , ,3 P  X   \"H!0  !@    @    \"          4    (    "
" 0    $    !          4 !  3     0   $,!  !X:6QI;GAF86UI;'D         <&%R=    "
"                '-P965D                  !P86-K86=E                <WEN=&AE<V"
"ES7W1O;VP      &1I<F5C=&]R>0            !T97-T8F5N8V@             <WES8VQK7W!"
"E<FEO9        &-O<F5?9V5N97)A=&EO;@    !R=6Y?8V]R96=E;@          979A;%]F:65L"
"9            &-L;V-K7VQO8P            !S>6YT:&5S:7-?;&%N9W5A9V4 8V5?8VQR     "
"            '!R97-E<G9E7VAI97)A<F-H>0!P;W-T9V5N97)A=&EO;E]F8VX <V5T=&EN9W-?9F"
"-N                #@   #@    &    \"     0         !0    @    !    \"     $  "
"       $     @   !6:7)T97@R4 X    X    !@    @    $          4    (     0    "
"<    !         !     '    >&,R=G W,  .    ,     8    (    !          %    \" "
"    $    \"     0         0  ( +38   X    X    !@    @    $          4    (  "
"   0    8    !         !     &    9F8Q-3$W   .    ,     8    (    !          "
"%    \"     $    #     0         0  , 6%-4  X   !     !@    @    $          4"
"    (     0    D    !         !     )    +B]N971L:7-T          X    P    !@  "
"  @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    "
"\"     0         !0    @    !     @    $         $  \" #(P   .    2     8    "
"(    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!"
"\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !       "
"  !   P!O9F8 #@   #     &    \"     0         !0    @    !     0    $        "
" $  ! #     .    ,     8    (    !          %    \"                0         "
"0          X    P    !@    @    $          4    (     0    0    !         !  "
"! !62$1,#@   #@    &    \"     8         !0    @    !     0    $         \"0 "
"   @               X    X    !@    @    &          4    (     0    $    !    "
"      D    (               .    0     8    (    !          %    \"     $    ,"
"     0         0    #    'AL961K<&]S=&=E;@     .    0     8    (    !        "
"  %    \"     $    -     0         0    #0   'AL961K<V5T=&EN9W,    .    > P  "
" 8    (     @         %    \"     $    !     0         %  0 %P    $    1 @  >"
"&EL:6YX9F%M:6QY              !P87)T                         '-P965D          "
"              <&%C:V%G90                    !S>6YT:&5S:7-?=&]O;            &1"
"I<F5C=&]R>0                  =&5S=&)E;F-H                  !S>7-C;&M?<&5R:6]D"
"             &-O<F5?9V5N97)A=&EO;@          <G5N7V-O<F5G96X               !E="
"F%L7V9I96QD                 &-L;V-K7VQO8P                  <WEN=&AE<VES7VQA;F"
"=U86=E      !C95]C;'(                      '!R97-E<G9E7VAI97)A<F-H>0      8VQ"
"O8VM?=W)A<'!E<@            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D '9E<G-I;VX         "
"            <&]S=&=E;F5R871I;VY?9F-N      !S971T:6YG<U]F8VX              '!R9"
"6-O;7!I;&5?9F-N            =7!D871E7V9C;@                !X;&5D:W-E='1I;F=S9&"
"%T80                 .    .     8    (    !          %    \"     $    (     0"
"         0    \"    '9I<G1E>#)P#@   #@    &    \"     0         !0    @    ! "
"   !P    $         $     <   !X8S)V<#<P  X    P    !@    @    $          4   "
" (     0    (    !         !   @ M-@  #@   #@    &    \"     0         !0    "
"@    !    !@    $         $     8   !F9C$U,3<   X    P    !@    @    $       "
"   4    (     0    ,    !         !   P!84U0 #@   $@    &    \"     0        "
" !0    @    !    $@    $         $    !(    N+W!L8C0V7W!K=$1E=%]V,#$        ."
"    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X "
"   P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   "
"$@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<"
"F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #"
"     0         0  , ;V9F  X    P    !@    @    $          4    (     0    $  "
"  !         !   0 P    #@   #     &    \"     0         !0    @              "
" $         $          .    ,     8    (    !          %    \"     $    $     "
"0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $    !  "
"        D    (               .    .     8    (    !@         %    \"     $   "
" !     0         )    \"               #@   $     &    \"     0         !0   "
" @    !    #0    $         $     T   !#;&]C:R!%;F%B;&5S    #@   #     &    \""
"     0         !0    @    !     P    $         $  # #$P,  .    .     8    (  "
"  !          %    \"     $    &     0         0    !@   #DN,BXP,0  #@   $    "
" &    \"     0         !0    @    !    #     $         $     P   !X;&5D:W!O<W"
"1G96X     #@   $     &    \"     0         !0    @    !    #0    $         $ "
"    T   !X;&5D:W-E='1I;F=S    #@   $     &    \"     0         !0    @    !  "
"  #P    $         $     \\   !X;&5D:W!R96-O;7!I;&4 #@   $     &    \"     0  "
"       !0    @    !    #0    $         $     T   !X;&5D:W5P9&%T969N    #@   *"
" $   &    \"     (         !0    @    !     0    $         !0 $ !@    !    . "
"$  &5X<&]R=                        &5X<&]R=&1I<@                   '-E;&5C=&E"
"O;G1A9P               &5X<&]R=&1I<G!A=&@              &UA:F]R                "
"         &UI;F]R                         &AW7V-O;7!A=&EB:6QI='D          &UA:"
"E]S;&ED97(                  &UI;F]R7W-L:61E<@               &AW7V-O;7!A=&EB:6"
"QI='E?<VQI9&5R &ES1&5V96QO<&UE;G0              '5S94-U<W1O;4)U<TEN=&5R9F%C90 "
"  &-U<W1O;4)U<TEN=&5R9F%C959A;'5E  X    X    !@    @    &          4    (    "
" 0    $    !          D    (               .    ,     8    (    !          % "
"   \"                0         0          X   !     !@    @    $          4  "
"  (     0   !     !         !     0    =&%R9V5T7V1I<F5C=&]R>0X   !(    !@    "
"@    $          4    (     0   !(    !         !     2    +B]P;&(T-E]P:W1$971"
"?=C Q        #@   #     &    \"     0         !0    @    !     0    $        "
" $  ! #$    .    ,     8    (    !          %    \"     $    \"     0        "
" 0  ( ,#    X    P    !@    @    $          4    (     0    $    !         ! "
"  0!A    #@   #@    &    \"     8         !0    @    !     0    $         \"0"
"    @           #P/PX    X    !@    @    &          4    (     0    $    !   "
"       D    (               .    .     8    (    !@         %    \"     $    "
"!     0         )    \"           0%A #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @               X    X    !@    @    &      "
"    4    (     0    $    !          D    (               .    ,     8    (   "
" !@         %    \"                0         )          "
  }
}
