

================================================================
== Vitis HLS Report for 'matmul_8ul_1ul_8ul_s'
================================================================
* Date:           Fri Mar 21 12:05:08 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.439 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      110|      110|  1.100 us|  1.100 us|  110|  110|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                                                        |                                                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                                Instance                                |                            Module                           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789  |matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2  |       77|       77|  0.770 us|  0.770 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   14|    1141|   1256|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    517|    -|
|Register         |        -|    -|      35|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   14|    1176|   1773|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789  |matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2  |        0|  14|  1141|  1256|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                   |                                                             |        0|  14|  1141|  1256|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |agg_result_address0        |    9|          2|    6|         12|
    |agg_result_address0_local  |  152|         33|    6|        198|
    |agg_result_address1        |    9|          2|    6|         12|
    |agg_result_address1_local  |  152|         33|    6|        198|
    |agg_result_ce0             |    9|          2|    1|          2|
    |agg_result_ce1             |    9|          2|    1|          2|
    |agg_result_d0              |    9|          2|   64|        128|
    |agg_result_we0             |    9|          2|    1|          2|
    |ap_NS_fsm                  |  159|         35|    1|         35|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  517|        113|   92|        589|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  34|   0|   34|          0|
    |grp_matmul_8ul_1ul_8ul_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_82_2_fu_789_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                |  35|   0|   35|          0|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  matmul<8ul, 1ul, 8ul>|  return value|
|agg_result_address0  |  out|    6|   ap_memory|             agg_result|         array|
|agg_result_ce0       |  out|    1|   ap_memory|             agg_result|         array|
|agg_result_we0       |  out|    1|   ap_memory|             agg_result|         array|
|agg_result_d0        |  out|   64|   ap_memory|             agg_result|         array|
|agg_result_address1  |  out|    6|   ap_memory|             agg_result|         array|
|agg_result_ce1       |  out|    1|   ap_memory|             agg_result|         array|
|agg_result_we1       |  out|    1|   ap_memory|             agg_result|         array|
|agg_result_d1        |  out|   64|   ap_memory|             agg_result|         array|
|agg_result_q1        |   in|   64|   ap_memory|             agg_result|         array|
|A_0_read             |   in|   64|     ap_none|               A_0_read|        scalar|
|A_0_read_31          |   in|   64|     ap_none|            A_0_read_31|        scalar|
|A_0_read_32          |   in|   64|     ap_none|            A_0_read_32|        scalar|
|A_0_read_33          |   in|   64|     ap_none|            A_0_read_33|        scalar|
|A_0_read_34          |   in|   64|     ap_none|            A_0_read_34|        scalar|
|A_0_read_35          |   in|   64|     ap_none|            A_0_read_35|        scalar|
|A_0_read_36          |   in|   64|     ap_none|            A_0_read_36|        scalar|
|A_0_read_37          |   in|   64|     ap_none|            A_0_read_37|        scalar|
|B_0_address0         |  out|    3|   ap_memory|                    B_0|         array|
|B_0_ce0              |  out|    1|   ap_memory|                    B_0|         array|
|B_0_q0               |   in|   64|   ap_memory|                    B_0|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

