Return-Path: <linux-kernel+bounces-304000-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [IPv6:2604:1380:4601:e00::3])
	by mail.lfdr.de (Postfix) with ESMTPS id 5F57A961852
	for <lists+linux-kernel@lfdr.de>; Tue, 27 Aug 2024 22:07:09 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id D3C4B1F24255
	for <lists+linux-kernel@lfdr.de>; Tue, 27 Aug 2024 20:07:08 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id BEE281D318F;
	Tue, 27 Aug 2024 20:07:00 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="W4nlT81X"
Received: from mgamail.intel.com (mgamail.intel.com [192.198.163.7])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 0931B2EAE6;
	Tue, 27 Aug 2024 20:06:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=192.198.163.7
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1724789220; cv=none; b=QvknDPA53GVXT3j56EfQ1yYMnhBfItgo1EI/LRhFTkzL3oRupG7nT1TT0/DiRjl8tYXFQQUZVVGBaUW8BnMd0218/dub3xTFOQco0GrtfrmYtGqUB41AcfPnWzaMdqk0xP3ohiWlCzHfIin5v6y6AU4r3rtHJCKMyeKSwfsrgOg=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1724789220; c=relaxed/simple;
	bh=+Kv1FoMn6DdNMFhcZJX7ztqIFzrkHlqBxGxB8fS9Hic=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=vB3BmbYnYlE+8sHkiJuKWEL1hlt+YcN0YUA6++fxkQaKFe9Z38euCK1+H4HbZOc1EhZy5BnSmE1dmw4gVQIrlQiqiF9/cOdgsRlgTTU7uzG4dsOfKTT8r+HRdYg1Rq1wcEGJthIEsjzthx40kdjCbVe22U8LHZPcqXNJYrD4kg8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com; spf=none smtp.mailfrom=linux.intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=W4nlT81X; arc=none smtp.client-ip=192.198.163.7
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linux.intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=none smtp.mailfrom=linux.intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1724789218; x=1756325218;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=+Kv1FoMn6DdNMFhcZJX7ztqIFzrkHlqBxGxB8fS9Hic=;
  b=W4nlT81XDMNDhQxOgddRiEigIrhFoexQLAWjxcW30c/nG05xUfr7u+7T
   0ywiHKgTRVhqpG6kkPbqLRACdJ1ngzhS3bS9n9MLgA2m0xinFjknKEca9
   yXHPL13IxqpZmVndHLh2ryo5sua0kBNpBpek6bzqB7OFtbUpEiEenXuqm
   4TW/u1jpmZPKoLUAQH+hbQIiCWpbM1yOQbk0xdEfZ320uLGLM1ildwumx
   qgMNDePb2oGol6g4LDDAtI2HH/nQj6wZJ8NFvbPFUz/0eZio3Ol5qKaIu
   KeJbBNY0HrdNrm5xDkXmNcrLG+SLRrSuXNYyHOYWNRqNpQF7PGCKmTXI2
   w==;
X-CSE-ConnectionGUID: WFBnyGBERGywfGF167yXvQ==
X-CSE-MsgGUID: 4WIL/shDSQy62Uy1HIxAWA==
X-IronPort-AV: E=McAfee;i="6700,10204,11177"; a="48675216"
X-IronPort-AV: E=Sophos;i="6.10,181,1719903600"; 
   d="scan'208";a="48675216"
Received: from orviesa007.jf.intel.com ([10.64.159.147])
  by fmvoesa101.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Aug 2024 13:06:57 -0700
X-CSE-ConnectionGUID: KOOuaoK1TTKsaIvYVecdLw==
X-CSE-MsgGUID: J09S6uxsQIuboq3uPYM2bQ==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.10,181,1719903600"; 
   d="scan'208";a="63498828"
Received: from linux.intel.com ([10.54.29.200])
  by orviesa007.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 27 Aug 2024 13:06:58 -0700
Received: from [10.212.83.97] (kliang2-mobl1.ccr.corp.intel.com [10.212.83.97])
	(using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)
	 key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256)
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 11E9C20CFEDD;
	Tue, 27 Aug 2024 13:06:55 -0700 (PDT)
Message-ID: <e15110af-c2f2-47ff-99fd-649cf5b46e46@linux.intel.com>
Date: Tue, 27 Aug 2024 16:06:55 -0400
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 2/2] perf/core: Fix incorrect time diff in tick adjust
 period
To: Adrian Hunter <adrian.hunter@intel.com>,
 Luo Gengkun <luogengkun@huaweicloud.com>, peterz@infradead.org
Cc: mingo@redhat.com, acme@kernel.org, namhyung@kernel.org,
 mark.rutland@arm.com, alexander.shishkin@linux.intel.com, jolsa@kernel.org,
 irogers@google.com, linux-perf-users@vger.kernel.org,
 linux-kernel@vger.kernel.org
References: <20240821134227.577544-1-luogengkun@huaweicloud.com>
 <20240821134227.577544-3-luogengkun@huaweicloud.com>
 <c5b73b4f-b257-4847-a213-741889d89159@linux.intel.com>
 <c1b2a1b6-8b6d-40b4-84d4-d007c024fc84@intel.com>
Content-Language: en-US
From: "Liang, Kan" <kan.liang@linux.intel.com>
In-Reply-To: <c1b2a1b6-8b6d-40b4-84d4-d007c024fc84@intel.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit



On 2024-08-27 1:16 p.m., Adrian Hunter wrote:
> On 27/08/24 19:42, Liang, Kan wrote:
>>
>>
>> On 2024-08-21 9:42 a.m., Luo Gengkun wrote:
>>> Perf events has the notion of sampling frequency which is implemented in
>>> software by dynamically adjusting the counter period so that samples occur
>>> at approximately the target frequency.  Period adjustment is done in 2
>>> places:
>>>  - when the counter overflows (and a sample is recorded)
>>>  - each timer tick, when the event is active
>>> The later case is slightly flawed because it assumes that the time since
>>> the last timer-tick period adjustment is 1 tick, whereas the event may not
>>> have been active (e.g. for a task that is sleeping).
>>>
>>
>> Do you have a real-world example to demonstrate how bad it is if the
>> algorithm doesn't take sleep into account?
>>
>> I'm not sure if introducing such complexity in the critical path is
>> worth it.
>>
>>> Fix by using jiffies to determine the elapsed time in that case.
>>>
>>> Signed-off-by: Luo Gengkun <luogengkun@huaweicloud.com>
>>> ---
>>>  include/linux/perf_event.h |  1 +
>>>  kernel/events/core.c       | 11 ++++++++---
>>>  2 files changed, 9 insertions(+), 3 deletions(-)
>>>
>>> diff --git a/include/linux/perf_event.h b/include/linux/perf_event.h
>>> index 1a8942277dda..d29b7cf971a1 100644
>>> --- a/include/linux/perf_event.h
>>> +++ b/include/linux/perf_event.h
>>> @@ -265,6 +265,7 @@ struct hw_perf_event {
>>>  	 * State for freq target events, see __perf_event_overflow() and
>>>  	 * perf_adjust_freq_unthr_context().
>>>  	 */
>>> +	u64				freq_tick_stamp;
>>>  	u64				freq_time_stamp;
>>>  	u64				freq_count_stamp;
>>>  #endif
>>> diff --git a/kernel/events/core.c b/kernel/events/core.c
>>> index a9395bbfd4aa..86e80e3ef6ac 100644
>>> --- a/kernel/events/core.c
>>> +++ b/kernel/events/core.c
>>> @@ -55,6 +55,7 @@
>>>  #include <linux/pgtable.h>
>>>  #include <linux/buildid.h>
>>>  #include <linux/task_work.h>
>>> +#include <linux/jiffies.h>
>>>  
>>>  #include "internal.h"
>>>  
>>> @@ -4120,7 +4121,7 @@ static void perf_adjust_freq_unthr_events(struct list_head *event_list)
>>>  {
>>>  	struct perf_event *event;
>>>  	struct hw_perf_event *hwc;
>>> -	u64 now, period = TICK_NSEC;
>>> +	u64 now, period, tick_stamp;
>>>  	s64 delta;
>>>  
>>>  	list_for_each_entry(event, event_list, active_list) {
>>> @@ -4148,6 +4149,10 @@ static void perf_adjust_freq_unthr_events(struct list_head *event_list)
>>>  		 */
>>>  		event->pmu->stop(event, PERF_EF_UPDATE);
>>>  
>>> +		tick_stamp = jiffies64_to_nsecs(get_jiffies_64());
>>
>> Seems it only needs to retrieve the time once at the beginning, not for
>> each event.
>>
>> There is a perf_clock(). It's better to use it for the consistency.
> 
> perf_clock() is much slower, and for statistical sampling it doesn't
> have to be perfect.

Because of rdtsc?

If it is only used here, it should be fine. What I'm worried about is
that someone may use it with other timestamp in perf later. Anyway, it's
not a big deal.

The main concern I have is that do we really need the patch?
It seems can only bring us a better guess of the period for the sleep
test. Then we have to do all the calculate for each tick.

Thanks,
Kan
> 
>>
>> Thanks,
>> Kan
>>> +		period = tick_stamp - hwc->freq_tick_stamp;
>>> +		hwc->freq_tick_stamp = tick_stamp;
>>> +
>>>  		now = local64_read(&event->count);
>>>  		delta = now - hwc->freq_count_stamp;
>>>  		hwc->freq_count_stamp = now;
>>> @@ -4157,9 +4162,9 @@ static void perf_adjust_freq_unthr_events(struct list_head *event_list)
>>>  		 * reload only if value has changed
>>>  		 * we have stopped the event so tell that
>>>  		 * to perf_adjust_period() to avoid stopping it
>>> -		 * twice.
>>> +		 * twice. And skip if it is the first tick adjust period.
>>>  		 */
>>> -		if (delta > 0)
>>> +		if (delta > 0 && likely(period != tick_stamp))
>>>  			perf_adjust_period(event, period, delta, false);>
>>>  		event->pmu->start(event, delta > 0 ? PERF_EF_RELOAD : 0);
> 
> 

