<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mtd › nand › pxa3xx_nand.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pxa3xx_nand.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * drivers/mtd/nand/pxa3xx_nand.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright © 2005 Intel Corporation</span>
<span class="cm"> * Copyright © 2006 Marvell International Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/mtd.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/nand.h&gt;</span>
<span class="cp">#include &lt;linux/mtd/partitions.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;plat/pxa3xx_nand.h&gt;</span>

<span class="cp">#define	CHIP_DELAY_TIMEOUT	(2 * HZ/10)</span>
<span class="cp">#define NAND_STOP_DELAY		(2 * HZ/50)</span>
<span class="cp">#define PAGE_CHUNK_SIZE		(2048)</span>

<span class="cm">/* registers and bit definitions */</span>
<span class="cp">#define NDCR		(0x00) </span><span class="cm">/* Control register */</span><span class="cp"></span>
<span class="cp">#define NDTR0CS0	(0x04) </span><span class="cm">/* Timing Parameter 0 for CS0 */</span><span class="cp"></span>
<span class="cp">#define NDTR1CS0	(0x0C) </span><span class="cm">/* Timing Parameter 1 for CS0 */</span><span class="cp"></span>
<span class="cp">#define NDSR		(0x14) </span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define NDPCR		(0x18) </span><span class="cm">/* Page Count Register */</span><span class="cp"></span>
<span class="cp">#define NDBDR0		(0x1C) </span><span class="cm">/* Bad Block Register 0 */</span><span class="cp"></span>
<span class="cp">#define NDBDR1		(0x20) </span><span class="cm">/* Bad Block Register 1 */</span><span class="cp"></span>
<span class="cp">#define NDDB		(0x40) </span><span class="cm">/* Data Buffer */</span><span class="cp"></span>
<span class="cp">#define NDCB0		(0x48) </span><span class="cm">/* Command Buffer0 */</span><span class="cp"></span>
<span class="cp">#define NDCB1		(0x4C) </span><span class="cm">/* Command Buffer1 */</span><span class="cp"></span>
<span class="cp">#define NDCB2		(0x50) </span><span class="cm">/* Command Buffer2 */</span><span class="cp"></span>

<span class="cp">#define NDCR_SPARE_EN		(0x1 &lt;&lt; 31)</span>
<span class="cp">#define NDCR_ECC_EN		(0x1 &lt;&lt; 30)</span>
<span class="cp">#define NDCR_DMA_EN		(0x1 &lt;&lt; 29)</span>
<span class="cp">#define NDCR_ND_RUN		(0x1 &lt;&lt; 28)</span>
<span class="cp">#define NDCR_DWIDTH_C		(0x1 &lt;&lt; 27)</span>
<span class="cp">#define NDCR_DWIDTH_M		(0x1 &lt;&lt; 26)</span>
<span class="cp">#define NDCR_PAGE_SZ		(0x1 &lt;&lt; 24)</span>
<span class="cp">#define NDCR_NCSX		(0x1 &lt;&lt; 23)</span>
<span class="cp">#define NDCR_ND_MODE		(0x3 &lt;&lt; 21)</span>
<span class="cp">#define NDCR_NAND_MODE   	(0x0)</span>
<span class="cp">#define NDCR_CLR_PG_CNT		(0x1 &lt;&lt; 20)</span>
<span class="cp">#define NDCR_STOP_ON_UNCOR	(0x1 &lt;&lt; 19)</span>
<span class="cp">#define NDCR_RD_ID_CNT_MASK	(0x7 &lt;&lt; 16)</span>
<span class="cp">#define NDCR_RD_ID_CNT(x)	(((x) &lt;&lt; 16) &amp; NDCR_RD_ID_CNT_MASK)</span>

<span class="cp">#define NDCR_RA_START		(0x1 &lt;&lt; 15)</span>
<span class="cp">#define NDCR_PG_PER_BLK		(0x1 &lt;&lt; 14)</span>
<span class="cp">#define NDCR_ND_ARB_EN		(0x1 &lt;&lt; 12)</span>
<span class="cp">#define NDCR_INT_MASK           (0xFFF)</span>

<span class="cp">#define NDSR_MASK		(0xfff)</span>
<span class="cp">#define NDSR_RDY                (0x1 &lt;&lt; 12)</span>
<span class="cp">#define NDSR_FLASH_RDY          (0x1 &lt;&lt; 11)</span>
<span class="cp">#define NDSR_CS0_PAGED		(0x1 &lt;&lt; 10)</span>
<span class="cp">#define NDSR_CS1_PAGED		(0x1 &lt;&lt; 9)</span>
<span class="cp">#define NDSR_CS0_CMDD		(0x1 &lt;&lt; 8)</span>
<span class="cp">#define NDSR_CS1_CMDD		(0x1 &lt;&lt; 7)</span>
<span class="cp">#define NDSR_CS0_BBD		(0x1 &lt;&lt; 6)</span>
<span class="cp">#define NDSR_CS1_BBD		(0x1 &lt;&lt; 5)</span>
<span class="cp">#define NDSR_DBERR		(0x1 &lt;&lt; 4)</span>
<span class="cp">#define NDSR_SBERR		(0x1 &lt;&lt; 3)</span>
<span class="cp">#define NDSR_WRDREQ		(0x1 &lt;&lt; 2)</span>
<span class="cp">#define NDSR_RDDREQ		(0x1 &lt;&lt; 1)</span>
<span class="cp">#define NDSR_WRCMDREQ		(0x1)</span>

<span class="cp">#define NDCB0_ST_ROW_EN         (0x1 &lt;&lt; 26)</span>
<span class="cp">#define NDCB0_AUTO_RS		(0x1 &lt;&lt; 25)</span>
<span class="cp">#define NDCB0_CSEL		(0x1 &lt;&lt; 24)</span>
<span class="cp">#define NDCB0_CMD_TYPE_MASK	(0x7 &lt;&lt; 21)</span>
<span class="cp">#define NDCB0_CMD_TYPE(x)	(((x) &lt;&lt; 21) &amp; NDCB0_CMD_TYPE_MASK)</span>
<span class="cp">#define NDCB0_NC		(0x1 &lt;&lt; 20)</span>
<span class="cp">#define NDCB0_DBC		(0x1 &lt;&lt; 19)</span>
<span class="cp">#define NDCB0_ADDR_CYC_MASK	(0x7 &lt;&lt; 16)</span>
<span class="cp">#define NDCB0_ADDR_CYC(x)	(((x) &lt;&lt; 16) &amp; NDCB0_ADDR_CYC_MASK)</span>
<span class="cp">#define NDCB0_CMD2_MASK		(0xff &lt;&lt; 8)</span>
<span class="cp">#define NDCB0_CMD1_MASK		(0xff)</span>
<span class="cp">#define NDCB0_ADDR_CYC_SHIFT	(16)</span>

<span class="cm">/* macros for registers read/write */</span>
<span class="cp">#define nand_writel(info, off, val)	\</span>
<span class="cp">	__raw_writel((val), (info)-&gt;mmio_base + (off))</span>

<span class="cp">#define nand_readl(info, off)		\</span>
<span class="cp">	__raw_readl((info)-&gt;mmio_base + (off))</span>

<span class="cm">/* error code and state */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">ERR_NONE</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ERR_DMABUSERR</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="n">ERR_SENDCMD</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">2</span><span class="p">,</span>
	<span class="n">ERR_DBERR</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">3</span><span class="p">,</span>
	<span class="n">ERR_BBERR</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">4</span><span class="p">,</span>
	<span class="n">ERR_SBERR</span>	<span class="o">=</span> <span class="o">-</span><span class="mi">5</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">STATE_IDLE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">STATE_PREPARED</span><span class="p">,</span>
	<span class="n">STATE_CMD_HANDLE</span><span class="p">,</span>
	<span class="n">STATE_DMA_READING</span><span class="p">,</span>
	<span class="n">STATE_DMA_WRITING</span><span class="p">,</span>
	<span class="n">STATE_DMA_DONE</span><span class="p">,</span>
	<span class="n">STATE_PIO_READING</span><span class="p">,</span>
	<span class="n">STATE_PIO_WRITING</span><span class="p">,</span>
	<span class="n">STATE_CMD_DONE</span><span class="p">,</span>
	<span class="n">STATE_READY</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_chip</span>	<span class="n">chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_cmdset</span> <span class="o">*</span><span class="n">cmdset</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtd_info</span>         <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">info_data</span><span class="p">;</span>

	<span class="cm">/* page size of attached chip */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">page_size</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">use_ecc</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">cs</span><span class="p">;</span>

	<span class="cm">/* calculated from pxa3xx_nand_flash data */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">col_addr_cycles</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">row_addr_cycles</span><span class="p">;</span>
	<span class="kt">size_t</span>			<span class="n">read_id_bytes</span><span class="p">;</span>

	<span class="cm">/* cached register value */</span>
	<span class="kt">uint32_t</span>		<span class="n">reg_ndcr</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">ndtr0cs0</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">ndtr1cs0</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">nand_hw_control</span>	<span class="n">controller</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span>	 <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk</span>		<span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>		<span class="o">*</span><span class="n">mmio_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">mmio_phys</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>	<span class="n">cmd_complete</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span> 		<span class="n">buf_start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">buf_count</span><span class="p">;</span>

	<span class="cm">/* DMA information */</span>
	<span class="kt">int</span>			<span class="n">drcmr_dat</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">drcmr_cmd</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">data_buff</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">oob_buff</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> 		<span class="n">data_buff_phys</span><span class="p">;</span>
	<span class="kt">int</span> 			<span class="n">data_dma_ch</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa_dma_desc</span>	<span class="o">*</span><span class="n">data_desc</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> 		<span class="n">data_desc_addr</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span><span class="p">[</span><span class="n">NUM_CHIP_SELECT</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">state</span><span class="p">;</span>

	<span class="kt">int</span>			<span class="n">cs</span><span class="p">;</span>
	<span class="kt">int</span>			<span class="n">use_ecc</span><span class="p">;</span>	<span class="cm">/* use HW ECC ? */</span>
	<span class="kt">int</span>			<span class="n">use_dma</span><span class="p">;</span>	<span class="cm">/* use DMA ? */</span>
	<span class="kt">int</span>			<span class="n">is_ready</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">page_size</span><span class="p">;</span>	<span class="cm">/* page size of attached chip */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">data_size</span><span class="p">;</span>	<span class="cm">/* data size in FIFO */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>		<span class="n">oob_size</span><span class="p">;</span>
	<span class="kt">int</span> 			<span class="n">retcode</span><span class="p">;</span>

	<span class="cm">/* generated NDCBx register values */</span>
	<span class="kt">uint32_t</span>		<span class="n">ndcb0</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">ndcb1</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">ndcb2</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="n">use_dma</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">use_dma</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="mo">0444</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">use_dma</span><span class="p">,</span> <span class="s">&quot;enable DMA for data transferring to/from NAND HW&quot;</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Default NAND flash controller configuration setup by the</span>
<span class="cm"> * bootloader. This configuration is used only when pdata-&gt;keep_config is set</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pxa3xx_nand_cmdset</span> <span class="n">default_cmdset</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read1</span>		<span class="o">=</span> <span class="mh">0x3000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read2</span>		<span class="o">=</span> <span class="mh">0x0050</span><span class="p">,</span>
	<span class="p">.</span><span class="n">program</span>	<span class="o">=</span> <span class="mh">0x1080</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_status</span>	<span class="o">=</span> <span class="mh">0x0070</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_id</span>	<span class="o">=</span> <span class="mh">0x0090</span><span class="p">,</span>
	<span class="p">.</span><span class="n">erase</span>		<span class="o">=</span> <span class="mh">0xD060</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset</span>		<span class="o">=</span> <span class="mh">0x00FF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock</span>		<span class="o">=</span> <span class="mh">0x002A</span><span class="p">,</span>
	<span class="p">.</span><span class="n">unlock</span>		<span class="o">=</span> <span class="mh">0x2423</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lock_status</span>	<span class="o">=</span> <span class="mh">0x007A</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pxa3xx_nand_timing</span> <span class="n">timing</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">90000</span><span class="p">,</span> <span class="mi">400</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span>  <span class="mi">0</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span>  <span class="mi">40</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span>  <span class="mi">40</span><span class="p">,</span> <span class="mi">11123</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span>  <span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span>  <span class="mi">30</span><span class="p">,</span> <span class="mi">25000</span><span class="p">,</span>  <span class="mi">60</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span>  <span class="mi">25</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span>  <span class="mi">25</span><span class="p">,</span> <span class="mi">25000</span><span class="p">,</span>  <span class="mi">60</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pxa3xx_nand_flash</span> <span class="n">builtin_flash_types</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
<span class="p">{</span> <span class="s">&quot;DEFAULT FLASH&quot;</span><span class="p">,</span>      <span class="mi">0</span><span class="p">,</span>   <span class="mi">0</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>    <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;64MiB 16-bit&quot;</span><span class="p">,</span>  <span class="mh">0x46ec</span><span class="p">,</span>  <span class="mi">32</span><span class="p">,</span>  <span class="mi">512</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;256MiB 8-bit&quot;</span><span class="p">,</span>  <span class="mh">0xdaec</span><span class="p">,</span>  <span class="mi">64</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;4GiB 8-bit&quot;</span><span class="p">,</span>    <span class="mh">0xd7ec</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;128MiB 8-bit&quot;</span><span class="p">,</span>  <span class="mh">0xa12c</span><span class="p">,</span>  <span class="mi">64</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;128MiB 16-bit&quot;</span><span class="p">,</span> <span class="mh">0xb12c</span><span class="p">,</span>  <span class="mi">64</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">1024</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;512MiB 8-bit&quot;</span><span class="p">,</span>  <span class="mh">0xdc2c</span><span class="p">,</span>  <span class="mi">64</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span>  <span class="mi">8</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;512MiB 16-bit&quot;</span><span class="p">,</span> <span class="mh">0xcc2c</span><span class="p">,</span>  <span class="mi">64</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4096</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="p">},</span>
<span class="p">{</span> <span class="s">&quot;256MiB 16-bit&quot;</span><span class="p">,</span> <span class="mh">0xba20</span><span class="p">,</span>  <span class="mi">64</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">2048</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">timing</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Define a default flash type setting serve as flash detecting only */</span>
<span class="cp">#define DEFAULT_FLASH_TYPE (&amp;builtin_flash_types[0])</span>

<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">mtd_names</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="s">&quot;pxa3xx_nand-0&quot;</span><span class="p">,</span> <span class="s">&quot;pxa3xx_nand-1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">};</span>

<span class="cp">#define NDTR0_tCH(c)	(min((c), 7) &lt;&lt; 19)</span>
<span class="cp">#define NDTR0_tCS(c)	(min((c), 7) &lt;&lt; 16)</span>
<span class="cp">#define NDTR0_tWH(c)	(min((c), 7) &lt;&lt; 11)</span>
<span class="cp">#define NDTR0_tWP(c)	(min((c), 7) &lt;&lt; 8)</span>
<span class="cp">#define NDTR0_tRH(c)	(min((c), 7) &lt;&lt; 3)</span>
<span class="cp">#define NDTR0_tRP(c)	(min((c), 7) &lt;&lt; 0)</span>

<span class="cp">#define NDTR1_tR(c)	(min((c), 65535) &lt;&lt; 16)</span>
<span class="cp">#define NDTR1_tWHR(c)	(min((c), 15) &lt;&lt; 4)</span>
<span class="cp">#define NDTR1_tAR(c)	(min((c), 15) &lt;&lt; 0)</span>

<span class="cm">/* convert nano-seconds to nand flash controller clock cycles */</span>
<span class="cp">#define ns2cycle(ns, clk)	(int)((ns) * (clk / 1000000) / 1000)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_set_timing</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span><span class="p">,</span>
				   <span class="k">const</span> <span class="k">struct</span> <span class="n">pxa3xx_nand_timing</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">nand_clk</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">ndtr0</span><span class="p">,</span> <span class="n">ndtr1</span><span class="p">;</span>

	<span class="n">ndtr0</span> <span class="o">=</span> <span class="n">NDTR0_tCH</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCH</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR0_tCS</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tCS</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR0_tWH</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tWH</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR0_tWP</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tWP</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR0_tRH</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tRH</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR0_tRP</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tRP</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">));</span>

	<span class="n">ndtr1</span> <span class="o">=</span> <span class="n">NDTR1_tR</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tR</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR1_tWHR</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tWHR</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">))</span> <span class="o">|</span>
		<span class="n">NDTR1_tAR</span><span class="p">(</span><span class="n">ns2cycle</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">tAR</span><span class="p">,</span> <span class="n">nand_clk</span><span class="p">));</span>

	<span class="n">host</span><span class="o">-&gt;</span><span class="n">ndtr0cs0</span> <span class="o">=</span> <span class="n">ndtr0</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">ndtr1cs0</span> <span class="o">=</span> <span class="n">ndtr1</span><span class="p">;</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDTR0CS0</span><span class="p">,</span> <span class="n">ndtr0</span><span class="p">);</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDTR1CS0</span><span class="p">,</span> <span class="n">ndtr1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_set_datasize</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">oob_enable</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">reg_ndcr</span> <span class="o">&amp;</span> <span class="n">NDCR_SPARE_EN</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_size</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">oob_enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">2048</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">use_ecc</span><span class="p">)</span> <span class="o">?</span> <span class="mi">40</span> <span class="o">:</span> <span class="mi">64</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">512</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">use_ecc</span><span class="p">)</span> <span class="o">?</span> <span class="mi">8</span> <span class="o">:</span> <span class="mi">16</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * NOTE: it is a must to set ND_RUN firstly, then write</span>
<span class="cm"> * command buffer, otherwise, it does not work.</span>
<span class="cm"> * We enable all the interrupt at the same time, and</span>
<span class="cm"> * let pxa3xx_nand_irq to handle all logic.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">ndcr</span><span class="p">;</span>

	<span class="n">ndcr</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">reg_ndcr</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">use_ecc</span> <span class="o">?</span> <span class="n">NDCR_ECC_EN</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">use_dma</span> <span class="o">?</span> <span class="n">NDCR_DMA_EN</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="n">NDCR_ND_RUN</span><span class="p">;</span>

	<span class="cm">/* clear status bits and run */</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">,</span> <span class="n">NDSR_MASK</span><span class="p">);</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">,</span> <span class="n">ndcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">ndcr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">NAND_STOP_DELAY</span><span class="p">;</span>

	<span class="cm">/* wait RUN bit in NDCR become 0 */</span>
	<span class="n">ndcr</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">ndcr</span> <span class="o">&amp;</span> <span class="n">NDCR_ND_RUN</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">timeout</span><span class="o">--</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ndcr</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">);</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ndcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NDCR_ND_RUN</span><span class="p">;</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">,</span> <span class="n">ndcr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* clear status bits */</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">,</span> <span class="n">NDSR_MASK</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_int</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">int_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">ndcr</span><span class="p">;</span>

	<span class="n">ndcr</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">);</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">,</span> <span class="n">ndcr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">int_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">disable_int</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">int_mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">ndcr</span><span class="p">;</span>

	<span class="n">ndcr</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">);</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">,</span> <span class="n">ndcr</span> <span class="o">|</span> <span class="n">int_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">handle_data_pio</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">STATE_PIO_WRITING</span>:
		<span class="n">__raw_writesl</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">NDDB</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span>
				<span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_size</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">__raw_writesl</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">NDDB</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_buff</span><span class="p">,</span>
					<span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_PIO_READING</span>:
		<span class="n">__raw_readsl</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">NDDB</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span>
				<span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_size</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">__raw_readsl</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">NDDB</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_buff</span><span class="p">,</span>
					<span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span><span class="p">,</span> <span class="mi">4</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: invalid state %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">start_data_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa_dma_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_desc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma_len</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_size</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>

	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">ddadr</span> <span class="o">=</span> <span class="n">DDADR_STOP</span><span class="p">;</span>
	<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dcmd</span> <span class="o">=</span> <span class="n">DCMD_ENDIRQEN</span> <span class="o">|</span> <span class="n">DCMD_WIDTH4</span> <span class="o">|</span> <span class="n">DCMD_BURST32</span> <span class="o">|</span> <span class="n">dma_len</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">STATE_DMA_WRITING</span>:
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dsadr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dtadr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_phys</span> <span class="o">+</span> <span class="n">NDDB</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dcmd</span> <span class="o">|=</span> <span class="n">DCMD_INCSRCADDR</span> <span class="o">|</span> <span class="n">DCMD_FLOWTRG</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">STATE_DMA_READING</span>:
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dtadr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dsadr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_phys</span> <span class="o">+</span> <span class="n">NDDB</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">dcmd</span> <span class="o">|=</span> <span class="n">DCMD_INCTRGADDR</span> <span class="o">|</span> <span class="n">DCMD_FLOWSRC</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: invalid state %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>

	<span class="n">DRCMR</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">drcmr_dat</span><span class="p">)</span> <span class="o">=</span> <span class="n">DRCMR_MAPVLD</span> <span class="o">|</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span><span class="p">;</span>
	<span class="n">DDADR</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span><span class="p">)</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_desc_addr</span><span class="p">;</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span><span class="p">)</span> <span class="o">|=</span> <span class="n">DCSR_RUN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_data_dma_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">dcsr</span><span class="p">;</span>

	<span class="n">dcsr</span> <span class="o">=</span> <span class="n">DCSR</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">DCSR</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">=</span> <span class="n">dcsr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dcsr</span> <span class="o">&amp;</span> <span class="n">DCSR_BUSERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">=</span> <span class="n">ERR_DMABUSERR</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_DMA_DONE</span><span class="p">;</span>
	<span class="n">enable_int</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR_INT_MASK</span><span class="p">);</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">,</span> <span class="n">NDSR_WRDREQ</span> <span class="o">|</span> <span class="n">NDSR_RDDREQ</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">pxa3xx_nand_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">devid</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">devid</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">status</span><span class="p">,</span> <span class="n">is_completed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ready</span><span class="p">,</span> <span class="n">cmd_done</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ready</span>           <span class="o">=</span> <span class="n">NDSR_FLASH_RDY</span><span class="p">;</span>
		<span class="n">cmd_done</span>        <span class="o">=</span> <span class="n">NDSR_CS0_CMDD</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ready</span>           <span class="o">=</span> <span class="n">NDSR_RDY</span><span class="p">;</span>
		<span class="n">cmd_done</span>        <span class="o">=</span> <span class="n">NDSR_CS1_CMDD</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NDSR_DBERR</span><span class="p">)</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">=</span> <span class="n">ERR_DBERR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NDSR_SBERR</span><span class="p">)</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">=</span> <span class="n">ERR_SBERR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">NDSR_RDDREQ</span> <span class="o">|</span> <span class="n">NDSR_WRDREQ</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* whether use dma to transfer data */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">use_dma</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">disable_int</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR_INT_MASK</span><span class="p">);</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NDSR_RDDREQ</span><span class="p">)</span> <span class="o">?</span>
				      <span class="n">STATE_DMA_READING</span> <span class="o">:</span> <span class="n">STATE_DMA_WRITING</span><span class="p">;</span>
			<span class="n">start_data_dma</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">NORMAL_IRQ_EXIT</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NDSR_RDDREQ</span><span class="p">)</span> <span class="o">?</span>
				      <span class="n">STATE_PIO_READING</span> <span class="o">:</span> <span class="n">STATE_PIO_WRITING</span><span class="p">;</span>
			<span class="n">handle_data_pio</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">cmd_done</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_CMD_DONE</span><span class="p">;</span>
		<span class="n">is_completed</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">ready</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">is_ready</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_READY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">NDSR_WRCMDREQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">,</span> <span class="n">NDSR_WRCMDREQ</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NDSR_WRCMDREQ</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_CMD_HANDLE</span><span class="p">;</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCB0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span><span class="p">);</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCB0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb1</span><span class="p">);</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCB0</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb2</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* clear NDSR to let the controller exit the IRQ */</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_completed</span><span class="p">)</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cmd_complete</span><span class="p">);</span>
<span class="nl">NORMAL_IRQ_EXIT:</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">is_buf_blank</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">len</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">len</span><span class="o">--</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">!=</span> <span class="mh">0xff</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">prepare_command_pool</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">command</span><span class="p">,</span>
		<span class="kt">uint16_t</span> <span class="n">column</span><span class="p">,</span> <span class="kt">int</span> <span class="n">page_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint16_t</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">addr_cycle</span><span class="p">,</span> <span class="n">exec_cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>

	<span class="n">host</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">];</span>
	<span class="n">mtd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">;</span>
	<span class="n">addr_cycle</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">exec_cmd</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* reset data and oob column point to handle data */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_size</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">use_ecc</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">is_ready</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span>		<span class="o">=</span> <span class="n">ERR_NONE</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">=</span> <span class="n">NDCB0_CSEL</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">command</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NAND_CMD_READ0</span>:
	<span class="k">case</span> <span class="n">NAND_CMD_PAGEPROG</span>:
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">use_ecc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NAND_CMD_READOOB</span>:
		<span class="n">pxa3xx_set_datasize</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NAND_CMD_SEQIN</span>:
		<span class="n">exec_cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">addr_cycle</span> <span class="o">=</span> <span class="n">NDCB0_ADDR_CYC</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">row_addr_cycles</span>
				    <span class="o">+</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">col_addr_cycles</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">command</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">NAND_CMD_READOOB</span>:
	<span class="k">case</span> <span class="n">NAND_CMD_READ0</span>:
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span><span class="o">-&gt;</span><span class="n">read1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">command</span> <span class="o">==</span> <span class="n">NAND_CMD_READOOB</span><span class="p">)</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span> <span class="o">+</span> <span class="n">column</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">=</span> <span class="n">column</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">&lt;</span> <span class="n">PAGE_CHUNK_SIZE</span><span class="p">))</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">addr_cycle</span>
					<span class="o">|</span> <span class="p">(</span><span class="n">cmd</span> <span class="o">&amp;</span> <span class="n">NDCB0_CMD1_MASK</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">NDCB0_DBC</span>
					<span class="o">|</span> <span class="n">addr_cycle</span>
					<span class="o">|</span> <span class="n">cmd</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">NAND_CMD_SEQIN</span>:
		<span class="cm">/* small page addr setting */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">&lt;</span> <span class="n">PAGE_CHUNK_SIZE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb1</span> <span class="o">=</span> <span class="p">((</span><span class="n">page_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span>
					<span class="o">|</span> <span class="p">(</span><span class="n">column</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">);</span>

			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb1</span> <span class="o">=</span> <span class="p">((</span><span class="n">page_addr</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span>
					<span class="o">|</span> <span class="p">(</span><span class="n">column</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">page_addr</span> <span class="o">&amp;</span> <span class="mh">0xFF0000</span><span class="p">)</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb2</span> <span class="o">=</span> <span class="p">(</span><span class="n">page_addr</span> <span class="o">&amp;</span> <span class="mh">0xFF0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span> <span class="o">+</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">oobsize</span><span class="p">;</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span> <span class="mh">0xFF</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">);</span>

		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">NAND_CMD_PAGEPROG</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">is_buf_blank</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span>
					<span class="p">(</span><span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span> <span class="o">+</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">oobsize</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">exec_cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">cmd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span><span class="o">-&gt;</span><span class="n">program</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mh">0x1</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">NDCB0_AUTO_RS</span>
				<span class="o">|</span> <span class="n">NDCB0_ST_ROW_EN</span>
				<span class="o">|</span> <span class="n">NDCB0_DBC</span>
				<span class="o">|</span> <span class="n">cmd</span>
				<span class="o">|</span> <span class="n">addr_cycle</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">NAND_CMD_READID</span>:
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span><span class="o">-&gt;</span><span class="n">read_id</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">read_id_bytes</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">NDCB0_ADDR_CYC</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">cmd</span><span class="p">;</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NAND_CMD_STATUS</span>:
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span><span class="o">-&gt;</span><span class="n">read_status</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">NDCB0_ADDR_CYC</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">cmd</span><span class="p">;</span>

		<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_size</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">NAND_CMD_ERASE1</span>:
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span><span class="o">-&gt;</span><span class="n">erase</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">NDCB0_AUTO_RS</span>
				<span class="o">|</span> <span class="n">NDCB0_ADDR_CYC</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">NDCB0_DBC</span>
				<span class="o">|</span> <span class="n">cmd</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb1</span> <span class="o">=</span> <span class="n">page_addr</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">NAND_CMD_RESET</span>:
		<span class="n">cmd</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span><span class="o">-&gt;</span><span class="n">reset</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">ndcb0</span> <span class="o">|=</span> <span class="n">NDCB0_CMD_TYPE</span><span class="p">(</span><span class="mi">5</span><span class="p">)</span>
				<span class="o">|</span> <span class="n">cmd</span><span class="p">;</span>

		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">NAND_CMD_ERASE2</span>:
		<span class="n">exec_cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">exec_cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;non-supported command %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">command</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">exec_cmd</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_cmdfunc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">command</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">column</span><span class="p">,</span> <span class="kt">int</span> <span class="n">page_addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">exec_cmd</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * if this is a x16 device ,then convert the input</span>
<span class="cm">	 * &quot;byte&quot; address into a &quot;word&quot; address appropriate</span>
<span class="cm">	 * for indexing a word-oriented device</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">reg_ndcr</span> <span class="o">&amp;</span> <span class="n">NDCR_DWIDTH_M</span><span class="p">)</span>
		<span class="n">column</span> <span class="o">/=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * There may be different NAND chip hooked to</span>
<span class="cm">	 * different chip select, so check whether</span>
<span class="cm">	 * chip select has been changed, if yes, reset the timing</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">!=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">;</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDTR0CS0</span><span class="p">,</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ndtr0cs0</span><span class="p">);</span>
		<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDTR1CS0</span><span class="p">,</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ndtr1cs0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_PREPARED</span><span class="p">;</span>
	<span class="n">exec_cmd</span> <span class="o">=</span> <span class="n">prepare_command_pool</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">command</span><span class="p">,</span> <span class="n">column</span><span class="p">,</span> <span class="n">page_addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">exec_cmd</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cmd_complete</span><span class="p">);</span>
		<span class="n">pxa3xx_nand_start</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cmd_complete</span><span class="p">,</span>
				<span class="n">CHIP_DELAY_TIMEOUT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait time out!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="cm">/* Stop State Machine for next command cycle */</span>
			<span class="n">pxa3xx_nand_stop</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">STATE_IDLE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_write_page_hwecc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="k">const</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">oob_required</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">write_buf</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span><span class="p">);</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">write_buf</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">oob_poi</span><span class="p">,</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">oobsize</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_read_page_hwecc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">oob_required</span><span class="p">,</span>
		<span class="kt">int</span> <span class="n">page</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">read_buf</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span><span class="p">);</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">read_buf</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">oob_poi</span><span class="p">,</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">oobsize</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">==</span> <span class="n">ERR_SBERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">use_ecc</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">ecc_stats</span><span class="p">.</span><span class="n">corrected</span><span class="o">++</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">==</span> <span class="n">ERR_DBERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * for blank page (all 0xff), HW will calculate its ECC as</span>
<span class="cm">		 * 0, which is different from the ECC information within</span>
<span class="cm">		 * OOB, ignore such double bit errors</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_buf_blank</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span><span class="p">))</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">=</span> <span class="n">ERR_NONE</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">ecc_stats</span><span class="p">.</span><span class="n">failed</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint8_t</span> <span class="nf">pxa3xx_nand_read_byte</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">retval</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">&lt;</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">)</span>
		<span class="cm">/* Has just send a new command? */</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">[</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span><span class="o">++</span><span class="p">];</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u16</span> <span class="nf">pxa3xx_nand_read_word</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">retval</span> <span class="o">=</span> <span class="mh">0xFFFF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">&lt;</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u16</span> <span class="o">*</span><span class="p">)(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="o">+</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span><span class="p">));</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_read_buf</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">real_len</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span> <span class="o">-</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span><span class="p">);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span><span class="p">,</span> <span class="n">real_len</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">+=</span> <span class="n">real_len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_write_buf</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">real_len</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_count</span> <span class="o">-</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span><span class="p">);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">+</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">real_len</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">buf_start</span> <span class="o">+=</span> <span class="n">real_len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_verify_buf</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">uint8_t</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">pxa3xx_nand_select_chip</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">chip</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_waitfunc</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">this</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>

	<span class="cm">/* pxa3xx_nand_send_command has waited for command complete */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">this</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">FL_WRITING</span> <span class="o">||</span> <span class="n">this</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">==</span> <span class="n">FL_ERASING</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">retcode</span> <span class="o">==</span> <span class="n">ERR_NONE</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * any error make it return 0x01 which will tell</span>
<span class="cm">			 * the caller the erase and write fail</span>
<span class="cm">			 */</span>
			<span class="k">return</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_config_flash</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				    <span class="k">const</span> <span class="k">struct</span> <span class="n">pxa3xx_nand_flash</span> <span class="o">*</span><span class="n">f</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">ndcr</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">;</span> <span class="cm">/* enable all interrupts */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">!=</span> <span class="mi">2048</span> <span class="o">&amp;&amp;</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">!=</span> <span class="mi">512</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Current only support 2048 and 512 size</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">flash_width</span> <span class="o">!=</span> <span class="mi">16</span> <span class="o">&amp;&amp;</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">flash_width</span> <span class="o">!=</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Only support 8bit and 16 bit!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* calculate flash information */</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">default_cmdset</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">read_id_bytes</span> <span class="o">=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">==</span> <span class="mi">2048</span><span class="p">)</span> <span class="o">?</span> <span class="mi">4</span> <span class="o">:</span> <span class="mi">2</span><span class="p">;</span>

	<span class="cm">/* calculate addressing information */</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">col_addr_cycles</span> <span class="o">=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">==</span> <span class="mi">2048</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">num_blocks</span> <span class="o">*</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_per_block</span> <span class="o">&gt;</span> <span class="mi">65536</span><span class="p">)</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">row_addr_cycles</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">row_addr_cycles</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">ndcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">enable_arbiter</span><span class="p">)</span> <span class="o">?</span> <span class="n">NDCR_ND_ARB_EN</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">col_addr_cycles</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">?</span> <span class="n">NDCR_RA_START</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">page_per_block</span> <span class="o">==</span> <span class="mi">64</span><span class="p">)</span> <span class="o">?</span> <span class="n">NDCR_PG_PER_BLK</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">==</span> <span class="mi">2048</span><span class="p">)</span> <span class="o">?</span> <span class="n">NDCR_PAGE_SZ</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">flash_width</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span> <span class="o">?</span> <span class="n">NDCR_DWIDTH_M</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">dfc_width</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span> <span class="o">?</span> <span class="n">NDCR_DWIDTH_C</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ndcr</span> <span class="o">|=</span> <span class="n">NDCR_RD_ID_CNT</span><span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">read_id_bytes</span><span class="p">);</span>
	<span class="n">ndcr</span> <span class="o">|=</span> <span class="n">NDCR_SPARE_EN</span><span class="p">;</span> <span class="cm">/* enable spare by default */</span>

	<span class="n">host</span><span class="o">-&gt;</span><span class="n">reg_ndcr</span> <span class="o">=</span> <span class="n">ndcr</span><span class="p">;</span>

	<span class="n">pxa3xx_nand_set_timing</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">timing</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_detect_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * We set 0 by hard coding here, for we don&#39;t support keep_config</span>
<span class="cm">	 * when there is more than one chip attached to the controller</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">ndcr</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ndcr</span> <span class="o">&amp;</span> <span class="n">NDCR_PAGE_SZ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">=</span> <span class="mi">2048</span><span class="p">;</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">read_id_bytes</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">=</span> <span class="mi">512</span><span class="p">;</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">read_id_bytes</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">host</span><span class="o">-&gt;</span><span class="n">reg_ndcr</span> <span class="o">=</span> <span class="n">ndcr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">NDCR_INT_MASK</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">cmdset</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">default_cmdset</span><span class="p">;</span>

	<span class="n">host</span><span class="o">-&gt;</span><span class="n">ndtr0cs0</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDTR0CS0</span><span class="p">);</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">ndtr1cs0</span> <span class="o">=</span> <span class="n">nand_readl</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDTR1CS0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* the maximum possible buffer size for large page with OOB data</span>
<span class="cm"> * is: 2048 + 64 = 2112 bytes, allocate a page here for both the</span>
<span class="cm"> * data buffer and the DMA descriptor</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_BUFF_SIZE	PAGE_SIZE</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_init_buff</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">data_desc_offset</span> <span class="o">=</span> <span class="n">MAX_BUFF_SIZE</span> <span class="o">-</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa_dma_desc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">use_dma</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">=</span> <span class="n">kmalloc</span><span class="p">(</span><span class="n">MAX_BUFF_SIZE</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MAX_BUFF_SIZE</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to allocate dma buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_desc</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">+</span> <span class="n">data_desc_offset</span><span class="p">;</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_desc_addr</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span> <span class="o">+</span> <span class="n">data_desc_offset</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span> <span class="o">=</span> <span class="n">pxa_request_dma</span><span class="p">(</span><span class="s">&quot;nand-data&quot;</span><span class="p">,</span> <span class="n">DMA_PRIO_LOW</span><span class="p">,</span>
				<span class="n">pxa3xx_nand_data_dma_irq</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to request data dma</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MAX_BUFF_SIZE</span><span class="p">,</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_sensing</span><span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">mtd</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">;</span>
	<span class="cm">/* use the common timing to make a try */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">pxa3xx_nand_config_flash</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">builtin_flash_types</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">pxa3xx_nand_cmdfunc</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">NAND_CMD_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">is_ready</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_scan</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_flash_dev</span> <span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="o">*</span><span class="n">def</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">pxa3xx_nand_flash</span> <span class="o">*</span><span class="n">f</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">id</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="kt">uint64_t</span> <span class="n">chipsize</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">num</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">keep_config</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">pxa3xx_nand_detect_config</span><span class="p">(</span><span class="n">info</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">KEEP_CONFIG</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pxa3xx_nand_sensing</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;There is no chip on cs %d!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span><span class="p">);</span>

		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">cmdfunc</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="n">NAND_CMD_READID</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">id</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="kt">uint16_t</span> <span class="o">*</span><span class="p">)(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Detect a flash id %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			 <span class="s">&quot;Read out ID 0, potential timing set wrong!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">num</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">builtin_flash_types</span><span class="p">)</span> <span class="o">+</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_flash</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_flash</span><span class="p">)</span>
			<span class="n">f</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">flash</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">f</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">builtin_flash_types</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_flash</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>

		<span class="cm">/* find the chip in default list */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">chip_id</span> <span class="o">==</span> <span class="n">id</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">builtin_flash_types</span><span class="p">)</span> <span class="o">+</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_flash</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ERROR!! flash not defined!!!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pxa3xx_nand_config_flash</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">f</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ERROR! Configure failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">id</span> <span class="o">=</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">chip_id</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">;</span>
	<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">pagesize</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span><span class="p">;</span>
	<span class="n">chipsize</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">num_blocks</span> <span class="o">*</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_per_block</span> <span class="o">*</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span><span class="p">;</span>
	<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">chipsize</span> <span class="o">=</span> <span class="n">chipsize</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">;</span>
	<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">erasesize</span> <span class="o">=</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_size</span> <span class="o">*</span> <span class="n">f</span><span class="o">-&gt;</span><span class="n">page_per_block</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">f</span><span class="o">-&gt;</span><span class="n">flash_width</span> <span class="o">==</span> <span class="mi">16</span><span class="p">)</span>
		<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">options</span> <span class="o">=</span> <span class="n">NAND_BUSWIDTH_16</span><span class="p">;</span>
	<span class="n">pxa3xx_flash_ids</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">name</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">def</span> <span class="o">=</span> <span class="n">pxa3xx_flash_ids</span><span class="p">;</span>
<span class="nl">KEEP_CONFIG:</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">NAND_ECC_HW</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">page_size</span><span class="p">;</span>
	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">strength</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">NAND_NO_READRDY</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">reg_ndcr</span> <span class="o">&amp;</span> <span class="n">NDCR_DWIDTH_M</span><span class="p">)</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">options</span> <span class="o">|=</span> <span class="n">NAND_BUSWIDTH_16</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nand_scan_ident</span><span class="p">(</span><span class="n">mtd</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">def</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="cm">/* calculate addressing information */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span> <span class="o">&gt;=</span> <span class="mi">2048</span><span class="p">)</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">col_addr_cycles</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">col_addr_cycles</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">oob_buff</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span> <span class="o">+</span> <span class="n">mtd</span><span class="o">-&gt;</span><span class="n">writesize</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">mtd</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">page_shift</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">65536</span><span class="p">)</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">row_addr_cycles</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">row_addr_cycles</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">mtd_names</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">return</span> <span class="n">nand_scan_tail</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">alloc_nand_resource</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">cs</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="n">info</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">info</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">mtd</span><span class="p">)</span> <span class="o">+</span>
		       <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">host</span><span class="p">))</span> <span class="o">*</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to allocate memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cs</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">cs</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mtd</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="p">)((</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="o">&amp;</span><span class="n">info</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">+</span>
		      <span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">mtd</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">host</span><span class="p">))</span> <span class="o">*</span> <span class="n">cs</span><span class="p">);</span>
		<span class="n">chip</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">nand_chip</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">mtd</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="n">host</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pxa3xx_nand_host</span> <span class="o">*</span><span class="p">)</span><span class="n">chip</span><span class="p">;</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">cs</span><span class="p">]</span> <span class="o">=</span> <span class="n">host</span><span class="p">;</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">mtd</span> <span class="o">=</span> <span class="n">mtd</span><span class="p">;</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">=</span> <span class="n">cs</span><span class="p">;</span>
		<span class="n">host</span><span class="o">-&gt;</span><span class="n">info_data</span> <span class="o">=</span> <span class="n">info</span><span class="p">;</span>
		<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">priv</span> <span class="o">=</span> <span class="n">host</span><span class="p">;</span>
		<span class="n">mtd</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>

		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">read_page</span>	<span class="o">=</span> <span class="n">pxa3xx_nand_read_page_hwecc</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">ecc</span><span class="p">.</span><span class="n">write_page</span>	<span class="o">=</span> <span class="n">pxa3xx_nand_write_page_hwecc</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">controller</span>        <span class="o">=</span> <span class="o">&amp;</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">controller</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">waitfunc</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_waitfunc</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">select_chip</span>	<span class="o">=</span> <span class="n">pxa3xx_nand_select_chip</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">cmdfunc</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_cmdfunc</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">read_word</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_read_word</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">read_byte</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_read_byte</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">read_buf</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_read_buf</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">write_buf</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_write_buf</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">verify_buf</span>	<span class="o">=</span> <span class="n">pxa3xx_nand_verify_buf</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">controller</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">init_waitqueue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">controller</span><span class="o">-&gt;</span><span class="n">wq</span><span class="p">);</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to get nand clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail_free_mtd</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no resource defined for data DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_put_clk</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">drcmr_dat</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no resource defined for command DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_put_clk</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">drcmr_cmd</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no IRQ resource defined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_put_clk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no IO memory resource defined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_put_clk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">request_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">),</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to request memory resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_put_clk</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap() failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">fail_free_res</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_phys</span> <span class="o">=</span> <span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">pxa3xx_nand_init_buff</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">fail_free_io</span><span class="p">;</span>

	<span class="cm">/* initialize all interrupts to be disabled */</span>
	<span class="n">disable_int</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR_MASK</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">pxa3xx_nand_irq</span><span class="p">,</span> <span class="n">IRQF_DISABLED</span><span class="p">,</span>
			  <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to request IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">fail_free_buf</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">fail_free_buf:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">use_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pxa_free_dma</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span><span class="p">);</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MAX_BUFF_SIZE</span><span class="p">,</span>
			<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">);</span>
<span class="nl">fail_free_io:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span><span class="p">);</span>
<span class="nl">fail_free_res:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>
<span class="nl">fail_put_clk:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">fail_free_mtd:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">cs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">info</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">use_dma</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pxa_free_dma</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_dma_ch</span><span class="p">);</span>
		<span class="n">dma_free_writecombine</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MAX_BUFF_SIZE</span><span class="p">,</span>
				<span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff_phys</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">data_buff</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">mmio_base</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">r</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">r</span><span class="p">));</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">cs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cs</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">cs</span><span class="o">++</span><span class="p">)</span>
		<span class="n">nand_release</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">cs</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">cs</span><span class="p">,</span> <span class="n">probe_success</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform data defined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">alloc_nand_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;alloc nand resource failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">info</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">probe_success</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cs</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">cs</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">=</span> <span class="n">cs</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pxa3xx_nand_scan</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">cs</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to scan nand at cs %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">cs</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">mtd_device_parse_register</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">cs</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
						<span class="nb">NULL</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">parts</span><span class="p">[</span><span class="n">cs</span><span class="p">],</span>
						<span class="n">pdata</span><span class="o">-&gt;</span><span class="n">nr_parts</span><span class="p">[</span><span class="n">cs</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
			<span class="n">probe_success</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">probe_success</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pxa3xx_nand_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cs</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;driver busy, state = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">state</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">cs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cs</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">cs</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mtd</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">cs</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">;</span>
		<span class="n">mtd_suspend</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">pxa3xx_nand_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_info</span> <span class="o">*</span><span class="n">info</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pxa3xx_nand_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtd_info</span> <span class="o">*</span><span class="n">mtd</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cs</span><span class="p">;</span>

	<span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="cm">/* We don&#39;t want to handle interrupt without calling mtd routine */</span>
	<span class="n">disable_int</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDCR_INT_MASK</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Directly set the chip select to a invalid value,</span>
<span class="cm">	 * then the driver would reset the timing according</span>
<span class="cm">	 * to current chip select at the beginning of cmdfunc</span>
<span class="cm">	 */</span>
	<span class="n">info</span><span class="o">-&gt;</span><span class="n">cs</span> <span class="o">=</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * As the spec says, the NDSR would be updated to 0x1800 when</span>
<span class="cm">	 * doing the nand_clk disable/enable.</span>
<span class="cm">	 * To prevent it damaging state machine of the driver, clear</span>
<span class="cm">	 * all status before resume</span>
<span class="cm">	 */</span>
	<span class="n">nand_writel</span><span class="p">(</span><span class="n">info</span><span class="p">,</span> <span class="n">NDSR</span><span class="p">,</span> <span class="n">NDSR_MASK</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">cs</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cs</span> <span class="o">&lt;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span> <span class="n">cs</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mtd</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">[</span><span class="n">cs</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">mtd</span><span class="p">;</span>
		<span class="n">mtd_resume</span><span class="p">(</span><span class="n">mtd</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="cp">#define pxa3xx_nand_suspend	NULL</span>
<span class="cp">#define pxa3xx_nand_resume	NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">pxa3xx_nand_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;pxa3xx-nand&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">pxa3xx_nand_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">pxa3xx_nand_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">pxa3xx_nand_driver</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PXA3xx NAND controller driver&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
