<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/Counter8/emulation/Gowin/counter16/impl/gwsynthesis/counter16.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/Counter8/emulation/Gowin/counter16/src/counter16.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/goodkook/ETRI050_DesignKit/devel/Ref_Design/Counter8/emulation/Gowin/counter16/src/counter16.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Jun  3 07:27:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>191</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>101</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>1.000(MHz)</td>
<td>192.053(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>994.793</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>4.879</td>
</tr>
<tr>
<td>2</td>
<td>995.787</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.024</td>
<td>3.926</td>
</tr>
<tr>
<td>3</td>
<td>995.818</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>3.876</td>
</tr>
<tr>
<td>4</td>
<td>995.833</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.015</td>
<td>3.871</td>
</tr>
<tr>
<td>5</td>
<td>996.479</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>3.440</td>
</tr>
<tr>
<td>6</td>
<td>996.599</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/Q</td>
<td>u_LS163x0.Dout[2]_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.036</td>
<td>3.301</td>
</tr>
<tr>
<td>7</td>
<td>996.639</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>3.055</td>
</tr>
<tr>
<td>8</td>
<td>996.704</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>2.973</td>
</tr>
<tr>
<td>9</td>
<td>996.757</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>3.185</td>
</tr>
<tr>
<td>10</td>
<td>996.845</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D/Q</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.012</td>
<td>3.079</td>
</tr>
<tr>
<td>11</td>
<td>996.994</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.031</td>
<td>2.974</td>
</tr>
<tr>
<td>12</td>
<td>997.119</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/Q</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.006</td>
<td>2.822</td>
</tr>
<tr>
<td>13</td>
<td>997.156</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D/Q</td>
<td>u_LS163x0.Dout[1]_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.021</td>
<td>2.801</td>
</tr>
<tr>
<td>14</td>
<td>997.305</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.013</td>
<td>2.644</td>
</tr>
<tr>
<td>15</td>
<td>997.404</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.277</td>
</tr>
<tr>
<td>16</td>
<td>997.404</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.277</td>
</tr>
<tr>
<td>17</td>
<td>997.404</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.277</td>
</tr>
<tr>
<td>18</td>
<td>997.421</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>2.277</td>
</tr>
<tr>
<td>19</td>
<td>997.421</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>-0.009</td>
<td>2.277</td>
</tr>
<tr>
<td>20</td>
<td>997.600</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>21</td>
<td>997.600</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>22</td>
<td>997.600</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.007</td>
<td>2.081</td>
</tr>
<tr>
<td>23</td>
<td>997.607</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>2.081</td>
</tr>
<tr>
<td>24</td>
<td>997.607</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.000</td>
<td>2.081</td>
</tr>
<tr>
<td>25</td>
<td>997.967</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>1000.000</td>
<td>0.017</td>
<td>1.953</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.341</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>2</td>
<td>0.344</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D/Q</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.369</td>
</tr>
<tr>
<td>3</td>
<td>0.376</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.401</td>
</tr>
<tr>
<td>4</td>
<td>0.379</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.404</td>
</tr>
<tr>
<td>5</td>
<td>0.551</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>6</td>
<td>0.551</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>7</td>
<td>0.596</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/Q</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.621</td>
</tr>
<tr>
<td>8</td>
<td>0.601</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.626</td>
</tr>
<tr>
<td>9</td>
<td>0.601</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/Q</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.626</td>
</tr>
<tr>
<td>10</td>
<td>0.614</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.549</td>
</tr>
<tr>
<td>11</td>
<td>0.614</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.549</td>
</tr>
<tr>
<td>12</td>
<td>0.626</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.656</td>
</tr>
<tr>
<td>13</td>
<td>0.630</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/Q</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.659</td>
</tr>
<tr>
<td>14</td>
<td>0.630</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/Q</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.659</td>
</tr>
<tr>
<td>15</td>
<td>0.632</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.558</td>
</tr>
<tr>
<td>16</td>
<td>0.632</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.558</td>
</tr>
<tr>
<td>17</td>
<td>0.632</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.558</td>
</tr>
<tr>
<td>18</td>
<td>0.658</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>19</td>
<td>0.658</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>20</td>
<td>0.658</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>21</td>
<td>0.658</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/Q</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D/CE</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.589</td>
</tr>
<tr>
<td>22</td>
<td>0.665</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q/Q</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.690</td>
</tr>
<tr>
<td>23</td>
<td>0.665</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/Q</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.690</td>
</tr>
<tr>
<td>24</td>
<td>0.673</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/Q</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.698</td>
</tr>
<tr>
<td>25</td>
<td>0.678</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/Q</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/D</td>
<td>sys_clk:[R]</td>
<td>sys_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.691</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>498.896</td>
<td>499.146</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td>2</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x0.Dout[1]_DFFC_Q</td>
</tr>
<tr>
<td>3</td>
<td>498.898</td>
<td>499.148</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td>4</td>
<td>498.900</td>
<td>499.150</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td>5</td>
<td>498.900</td>
<td>499.150</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td>6</td>
<td>498.904</td>
<td>499.154</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td>7</td>
<td>498.904</td>
<td>499.154</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td>8</td>
<td>498.905</td>
<td>499.155</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q</td>
</tr>
<tr>
<td>9</td>
<td>498.905</td>
<td>499.155</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td>10</td>
<td>498.905</td>
<td>499.155</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>sys_clk</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>994.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>6.888</td>
<td>3.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[2]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.682</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 19.652%; route: 3.538, 72.508%; tC2Q: 0.382, 7.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.248%; route: 1.310, 65.752%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>5.936</td>
<td>2.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[1]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.722</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 24.419%; route: 2.585, 65.839%; tC2Q: 0.382, 9.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>5.893</td>
<td>1.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[2]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.023</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 26.766%; route: 2.456, 63.367%; tC2Q: 0.382, 9.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.745%; route: 1.340, 66.255%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>995.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.721</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>5.888</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[1]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.032</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.721</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 26.800%; route: 2.451, 63.319%; tC2Q: 0.382, 9.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.590%; route: 1.349, 66.410%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.929</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>3.046</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>5.450</td>
<td>2.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[2]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.993</td>
<td>1.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.929</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 15.007%; route: 2.541, 73.874%; tC2Q: 0.382, 11.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.248%; route: 1.310, 65.752%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.917</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[2]_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.537</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>3.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C36[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>5.318</td>
<td>2.284</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[2]_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.981</td>
<td>1.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.917</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.036</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 15.070%; route: 2.421, 73.343%; tC2Q: 0.382, 11.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.453%; route: 1.298, 65.547%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.072</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>5.072</td>
<td>2.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.023</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.711</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 17.062%; route: 2.151, 70.417%; tC2Q: 0.382, 12.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.745%; route: 1.340, 66.255%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>4.989</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[1]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.693</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 17.536%; route: 2.069, 69.596%; tC2Q: 0.382, 12.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.968</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>u_LS163x0.Din[1]_LUT3_I0_2/I2</td>
</tr>
<tr>
<td>3.072</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Din[1]_LUT3_I0_2/F</td>
</tr>
<tr>
<td>5.211</td>
<td>2.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[1]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.032</td>
<td>1.349</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.968</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT63[B]</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 16.523%; route: 2.276, 71.468%; tC2Q: 0.382, 12.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.590%; route: 1.349, 66.410%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.096</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.941</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>2.537</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][B]</td>
<td>u_LS163x0.Din[1]_LUT3_I0_1/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C38[2][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Din[1]_LUT3_I0_1/F</td>
</tr>
<tr>
<td>5.096</td>
<td>2.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[1]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.005</td>
<td>1.322</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.941</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL9[B]</td>
<td>u_LS163x1.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 17.093%; route: 2.170, 70.483%; tC2Q: 0.382, 12.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.045%; route: 1.322, 65.955%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>996.994</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.970</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.385</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.545</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F/I2</td>
</tr>
<tr>
<td>3.006</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F/F</td>
</tr>
<tr>
<td>4.976</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[1]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.970</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 15.511%; route: 2.130, 71.627%; tC2Q: 0.382, 12.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.537</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>3.034</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>4.839</td>
<td>1.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.023</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.959</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT7[A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 17.626%; route: 1.943, 68.822%; tC2Q: 0.382, 13.552%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.745%; route: 1.340, 66.255%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.965</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[1]_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.008</td>
<td>1.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>2.390</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D/Q</td>
</tr>
<tr>
<td>2.548</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>u_LS163x0.Din[1]_LUT3_I0/I2</td>
</tr>
<tr>
<td>3.074</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Din[1]_LUT3_I0/F</td>
</tr>
<tr>
<td>4.809</td>
<td>1.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[1]_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.029</td>
<td>1.346</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[B]</td>
<td>u_LS163x0.Dout[1]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1001.965</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL5[B]</td>
<td>u_LS163x0.Dout[1]_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.998%; route: 1.325, 66.002%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 18.786%; route: 1.893, 67.559%; tC2Q: 0.382, 13.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.641%; route: 1.346, 66.359%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.530</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>3.051</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>4.653</td>
<td>1.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[2]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.023</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.959</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 19.716%; route: 1.740, 65.816%; tC2Q: 0.382, 14.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.745%; route: 1.340, 66.255%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 45.554%; route: 0.857, 37.651%; tC2Q: 0.382, 16.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 45.554%; route: 0.857, 37.651%; tC2Q: 0.382, 16.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.404</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 45.554%; route: 0.857, 37.651%; tC2Q: 0.382, 16.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1001.715</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 45.554%; route: 0.857, 37.651%; tC2Q: 0.382, 16.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.715</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.017</td>
<td>1.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>2.399</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>2.542</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>3.063</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>3.423</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I3</td>
</tr>
<tr>
<td>3.939</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>4.294</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.715</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.839%; route: 1.334, 66.161%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.038, 45.554%; route: 0.857, 37.651%; tC2Q: 0.382, 16.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>4.091</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 46.066%; route: 0.740, 35.556%; tC2Q: 0.382, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>4.091</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[3]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 46.066%; route: 0.740, 35.556%; tC2Q: 0.382, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>4.091</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.003</td>
<td>1.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.691</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C36[0][B]</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q_D_LUT3_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 46.066%; route: 0.740, 35.556%; tC2Q: 0.382, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.082%; route: 1.320, 65.918%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>4.091</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 46.066%; route: 0.740, 35.556%; tC2Q: 0.382, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.698</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>2.392</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>2.770</td>
<td>0.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[3][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I0/I0</td>
</tr>
<tr>
<td>3.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I0/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/I3</td>
</tr>
<tr>
<td>3.888</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R7C36[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.RCO_LUT4_F_I3_LUT4_I3/F</td>
</tr>
<tr>
<td>4.091</td>
<td>0.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[0]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.698</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.959, 46.066%; route: 0.740, 35.556%; tC2Q: 0.382, 18.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>997.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.946</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>2.026</td>
<td>1.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>2.409</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>2.546</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>u_LS163x0.Din[1]_LUT3_I0_2/I2</td>
</tr>
<tr>
<td>3.072</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Din[1]_LUT3_I0_2/F</td>
</tr>
<tr>
<td>3.452</td>
<td>0.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT3_I2_1/I0</td>
</tr>
<tr>
<td>3.979</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT3_I2_1/F</td>
</tr>
<tr>
<td>3.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1002.010</td>
<td>1.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1001.946</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1000.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 33.683%; route: 1.344, 66.317%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.053, 53.905%; route: 0.517, 26.504%; tC2Q: 0.382, 19.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.961%; route: 1.327, 66.040%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_LS163x3.Dout[3]_LUT4_I3/I2</td>
</tr>
<tr>
<td>1.531</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" background: #97FFFF;">u_LS163x3.Dout[3]_LUT4_I3/F</td>
</tr>
<tr>
<td>1.531</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[3]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C36[0][A]</td>
<td>u_LS163x3.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C36[1][B]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q_D_LUT4_F/I2</td>
</tr>
<tr>
<td>1.544</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_DFFC_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.463%; route: 0.075, 20.325%; tC2Q: 0.141, 38.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.576</td>
<td>0.248</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 61.845%; route: 0.012, 2.993%; tC2Q: 0.141, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.315</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.422</td>
<td>0.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2/I2</td>
</tr>
<tr>
<td>1.575</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>1.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 37.871%; route: 0.107, 26.485%; tC2Q: 0.144, 35.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.384</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.532</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT3_I2_1/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT3_I2_1/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.354, 61.458%; route: 0.081, 14.062%; tC2Q: 0.141, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.384</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.532</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.747</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT3_I2/F</td>
</tr>
<tr>
<td>1.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.354, 61.458%; route: 0.081, 14.062%; tC2Q: 0.141, 24.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.387</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][A]</td>
<td>u_LS163x0.Din[1]_LUT3_I0_2/I2</td>
</tr>
<tr>
<td>1.642</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C37[1][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Din[1]_LUT3_I0_2/F</td>
</tr>
<tr>
<td>1.648</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1/I0</td>
</tr>
<tr>
<td>1.801</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.408, 65.700%; route: 0.072, 11.594%; tC2Q: 0.141, 22.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.586</td>
<td>0.198</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.595</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.801</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.404, 64.537%; route: 0.081, 12.939%; tC2Q: 0.141, 22.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[3][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.586</td>
<td>0.198</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C38[3][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.595</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1/I2</td>
</tr>
<tr>
<td>1.801</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1/F</td>
</tr>
<tr>
<td>1.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.404, 64.537%; route: 0.081, 12.939%; tC2Q: 0.141, 22.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I2</td>
</tr>
<tr>
<td>1.538</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.111</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][A]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 26.594%; route: 0.262, 47.723%; tC2Q: 0.141, 25.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I2</td>
</tr>
<tr>
<td>1.538</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.111</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 26.594%; route: 0.262, 47.723%; tC2Q: 0.141, 25.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C36[1][B]</td>
<td>u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.309</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C36[1][B]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[3]_LUT2_I1_I0_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.405</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F/I3</td>
</tr>
<tr>
<td>1.609</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F/F</td>
</tr>
<tr>
<td>1.615</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.821</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" background: #97FFFF;">u_LS163x3.Dout[2]_DFFCE_Q_D_LUT3_I2/F</td>
</tr>
<tr>
<td>1.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[0][A]</td>
<td>u_LS163x3.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.958%; route: 0.490, 42.042%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.410, 62.500%; route: 0.102, 15.549%; tC2Q: 0.144, 21.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[0]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.411</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.615</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[0]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2/I0</td>
</tr>
<tr>
<td>1.830</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2/F</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[1][A]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.410, 62.215%; route: 0.105, 15.933%; tC2Q: 0.144, 21.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[0]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.411</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.615</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[0]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.624</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1/I0</td>
</tr>
<tr>
<td>1.830</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1/F</td>
</tr>
<tr>
<td>1.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT3_I2_1_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.410, 62.215%; route: 0.105, 15.933%; tC2Q: 0.144, 21.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I2</td>
</tr>
<tr>
<td>1.538</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.102</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][B]</td>
<td>u_LS163x2.Dout[3]_LUT4_I2_I3_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 26.165%; route: 0.271, 48.566%; tC2Q: 0.141, 25.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I2</td>
</tr>
<tr>
<td>1.538</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[3]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.102</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[1][A]</td>
<td>u_LS163x2.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 26.165%; route: 0.271, 48.566%; tC2Q: 0.141, 25.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.391</td>
<td>0.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[2][A]</td>
<td>u_LS163x1.Dout[3]_LUT4_I2/I2</td>
</tr>
<tr>
<td>1.538</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R7C38[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x1.Dout[3]_LUT4_I2/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.102</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C38[0][A]</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 26.165%; route: 0.271, 48.566%; tC2Q: 0.141, 25.269%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.648</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[3]_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][B]</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 44.143%; route: 0.188, 31.919%; tC2Q: 0.141, 23.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.648</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[1][A]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT4_F_I2_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 44.143%; route: 0.188, 31.919%; tC2Q: 0.141, 23.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.648</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[1][B]</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 44.143%; route: 0.188, 31.919%; tC2Q: 0.141, 23.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[3]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.388</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[3][B]</td>
<td>u_LS163x0.Dout[3]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.648</td>
<td>0.260</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R7C36[3][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[3]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.764</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D/CLK</td>
</tr>
<tr>
<td>1.106</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFCE_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 44.143%; route: 0.188, 31.919%; tC2Q: 0.141, 23.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.465%; route: 0.500, 42.535%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.312</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[0]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.381</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>u_LS163x3.Dout[0]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.636</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">u_LS163x3.Dout[0]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.861</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td style=" font-weight:bold;">u_LS163x3.Dout[0]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C36[1][A]</td>
<td>u_LS163x3.Dout[0]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.957%; route: 0.294, 42.609%; tC2Q: 0.141, 20.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.710%; route: 0.495, 42.290%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.205</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_DFFCE_Q/Q</td>
</tr>
<tr>
<td>1.390</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>u_LS163x2.Dout[0]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.645</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">u_LS163x2.Dout[0]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.870</td>
<td>0.225</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td style=" font-weight:bold;">u_LS163x2.Dout[0]_DFFCE_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CLK</td>
</tr>
<tr>
<td>1.205</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C37[0][B]</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.255, 36.957%; route: 0.294, 42.609%; tC2Q: 0.141, 20.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.270%; route: 0.504, 42.730%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[0]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.411</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.615</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[0]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.716</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0/I0</td>
</tr>
<tr>
<td>1.869</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0/F</td>
</tr>
<tr>
<td>1.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D/CLK</td>
</tr>
<tr>
<td>1.196</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[0][B]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2_F_LUT2_I0_F_DFFC_D</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.357, 51.146%; route: 0.197, 28.223%; tC2Q: 0.144, 20.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.678</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.184</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_LS163x0.Dout[0]_DFFC_Q</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_LS163x0.Dout[0]_DFFC_Q</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.316</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_DFFC_Q/Q</td>
</tr>
<tr>
<td>1.411</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][A]</td>
<td>u_LS163x0.Dout[0]_LUT3_I2/I2</td>
</tr>
<tr>
<td>1.615</td>
<td>0.204</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R7C36[2][A]</td>
<td style=" background: #97FFFF;">u_LS163x0.Dout[0]_LUT3_I2/F</td>
</tr>
<tr>
<td>1.862</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">u_LS163x0.Dout[0]_DFFC_Q/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>28</td>
<td>IOT61[A]</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1.171</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_LS163x0.Dout[0]_DFFC_Q/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>u_LS163x0.Dout[0]_DFFC_Q</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.204, 29.522%; route: 0.343, 49.638%; tC2Q: 0.144, 20.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.661%; route: 0.496, 42.339%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.896</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.146</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.351</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x3.Dout[1]_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x0.Dout[1]_DFFC_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.033</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x0.Dout[1]_DFFC_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.181</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x0.Dout[1]_DFFC_Q/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.898</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.148</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.038</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.186</td>
<td>0.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x2.Dout[1]_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.900</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.030</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x2.Dout[0]_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.900</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.150</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.030</td>
<td>1.342</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.180</td>
<td>0.504</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F_LUT2_I1_F_DFFCE_D/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.154</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.028</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.182</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.904</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.154</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.028</td>
<td>1.341</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.182</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.155</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.021</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x0.Dout[2]_DFFC_Q_D_LUT4_F_I2_DFFC_Q/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.155</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x0.Dout[3]_DFFC_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.021</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x0.Dout[3]_DFFC_Q/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>498.905</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>499.155</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>sys_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>500.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>502.021</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>sys_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>u_LS163x0.CLK_IBUF_O/O</td>
</tr>
<tr>
<td>1001.175</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>u_LS163x1.Dout[3]_DFFCE_Q/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>28</td>
<td>u_LS163x0.CLK</td>
<td>994.793</td>
<td>1.351</td>
</tr>
<tr>
<td>8</td>
<td>u_LS163x1.Dout[0]_DFFCE_Q_CE</td>
<td>995.818</td>
<td>2.020</td>
</tr>
<tr>
<td>7</td>
<td>u_LS163x2.Dout[2]_DFFCE_Q_CE</td>
<td>995.818</td>
<td>1.964</td>
</tr>
<tr>
<td>7</td>
<td>u_LS163x3.RCO_LUT4_F_I3_LUT4_I3_F</td>
<td>994.793</td>
<td>3.036</td>
</tr>
<tr>
<td>5</td>
<td>u_LS163x1.Dout[3]</td>
<td>995.393</td>
<td>1.909</td>
</tr>
<tr>
<td>5</td>
<td>u_LS163x1.Dout[2]_DFFCE_Q_D_LUT3_I2_1_F_DFFCE_D_Q</td>
<td>995.541</td>
<td>0.236</td>
</tr>
<tr>
<td>4</td>
<td>u_LS163x3.Dout[0]_LUT3_I2_F</td>
<td>998.199</td>
<td>0.405</td>
</tr>
<tr>
<td>4</td>
<td>u_LS163x2.Dout[0]_LUT3_I2_F</td>
<td>998.228</td>
<td>0.405</td>
</tr>
<tr>
<td>4</td>
<td>u_LS163x0.Dout[1]_DFFC_Q_D</td>
<td>997.156</td>
<td>1.735</td>
</tr>
<tr>
<td>4</td>
<td>u_LS163x1.Dout[0]_LUT3_I2_F</td>
<td>998.213</td>
<td>0.425</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R8C36</td>
<td>29.17%</td>
</tr>
<tr>
<td>R7C36</td>
<td>26.39%</td>
</tr>
<tr>
<td>R8C38</td>
<td>23.61%</td>
</tr>
<tr>
<td>R7C38</td>
<td>23.61%</td>
</tr>
<tr>
<td>R7C37</td>
<td>18.06%</td>
</tr>
<tr>
<td>R8C37</td>
<td>12.50%</td>
</tr>
<tr>
<td>R9C36</td>
<td>9.72%</td>
</tr>
<tr>
<td>R7C35</td>
<td>8.33%</td>
</tr>
<tr>
<td>R1C38</td>
<td>6.94%</td>
</tr>
<tr>
<td>R8C26</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 1000 -waveform {0 500} [get_ports {CLK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
