v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 370 -390 400 -390 {lab=phi1}
N 370 -370 400 -370 {lab=phi2}
N 370 -340 400 -340 {lab=en}
N 370 -320 400 -320 {lab=default[1]}
N 440 -450 440 -420 {lab=VDDd}
N 480 -450 480 -420 {lab=VSSd}
N 520 -360 550 -360 {lab=out[1]}
N 590 -390 620 -390 {lab=phi1}
N 590 -370 620 -370 {lab=phi2}
N 590 -340 620 -340 {lab=en}
N 590 -320 620 -320 {lab=default[2]}
N 660 -450 660 -420 {lab=VDDd}
N 700 -450 700 -420 {lab=VSSd}
N 740 -360 770 -360 {lab=out[2]}
N 810 -390 840 -390 {lab=phi1}
N 810 -370 840 -370 {lab=phi2}
N 810 -340 840 -340 {lab=en}
N 810 -320 840 -320 {lab=default[3]}
N 880 -450 880 -420 {lab=VDDd}
N 920 -450 920 -420 {lab=VSSd}
N 960 -360 990 -360 {lab=out[3]}
N 1030 -390 1060 -390 {lab=phi1}
N 1030 -370 1060 -370 {lab=phi2}
N 1030 -340 1060 -340 {lab=en}
N 1030 -320 1060 -320 {lab=default[4]}
N 1100 -450 1100 -420 {lab=VDDd}
N 1140 -450 1140 -420 {lab=VSSd}
N 1180 -360 1210 -360 {lab=out[4]}
N 1250 -390 1280 -390 {lab=phi1}
N 1250 -370 1280 -370 {lab=phi2}
N 1250 -340 1280 -340 {lab=en}
N 1250 -320 1280 -320 {lab=default[5]}
N 1320 -450 1320 -420 {lab=VDDd}
N 1360 -450 1360 -420 {lab=VSSd}
N 1400 -360 1430 -360 {lab=out[5]}
N 1470 -390 1500 -390 {lab=phi1}
N 1470 -370 1500 -370 {lab=phi2}
N 1470 -340 1500 -340 {lab=en}
N 1470 -320 1500 -320 {lab=default[6]}
N 1540 -450 1540 -420 {lab=VDDd}
N 1580 -450 1580 -420 {lab=VSSd}
N 1620 -360 1650 -360 {lab=out[6]}
N 1690 -390 1720 -390 {lab=phi1}
N 1690 -370 1720 -370 {lab=phi2}
N 1690 -340 1720 -340 {lab=en}
N 1690 -320 1720 -320 {lab=default[7]}
N 1760 -450 1760 -420 {lab=VDDd}
N 1800 -450 1800 -420 {lab=VSSd}
N 1840 -360 1870 -360 {lab=out[7]}
N 1910 -390 1940 -390 {lab=phi1}
N 1910 -370 1940 -370 {lab=phi2}
N 1910 -340 1940 -340 {lab=en}
N 1910 -320 1940 -320 {lab=default[8]}
N 1980 -450 1980 -420 {lab=VDDd}
N 2020 -450 2020 -420 {lab=VSSd}
N 2060 -360 2090 -360 {lab=out[8]}
N 2130 -390 2160 -390 {lab=phi1}
N 2130 -370 2160 -370 {lab=phi2}
N 2130 -340 2160 -340 {lab=en}
N 2130 -320 2160 -320 {lab=default[9]}
N 2200 -450 2200 -420 {lab=VDDd}
N 2240 -450 2240 -420 {lab=VSSd}
N 2280 -360 2310 -360 {lab=out[9]}
N 2350 -390 2380 -390 {lab=phi1}
N 2350 -370 2380 -370 {lab=phi2}
N 2350 -340 2380 -340 {lab=en}
N 2350 -320 2380 -320 {lab=default[10]}
N 2420 -450 2420 -420 {lab=VDDd}
N 2460 -450 2460 -420 {lab=VSSd}
N 2500 -360 2530 -360 {lab=out[10]}
N 520 -410 620 -410 {lab=#net1}
N 740 -410 840 -410 {lab=#net2}
N 960 -410 1060 -410 {lab=#net3}
N 1180 -410 1280 -410 {lab=#net4}
N 1400 -410 1500 -410 {lab=#net5}
N 1620 -410 1720 -410 {lab=#net6}
N 1840 -410 1940 -410 {lab=#net7}
N 2060 -410 2160 -410 {lab=#net8}
N 2280 -410 2380 -410 {lab=#net9}
N 2500 -410 2530 -410 {lab=q}
N 550 -360 550 -260 {lab=out[1]}
N 770 -360 770 -260 {lab=out[2]}
N 990 -360 990 -260 {lab=out[3]}
N 1210 -360 1210 -260 {lab=out[4]}
N 1430 -360 1430 -260 {lab=out[5]}
N 1650 -360 1650 -260 {lab=out[6]}
N 1870 -360 1870 -260 {lab=out[7]}
N 2090 -360 2090 -260 {lab=out[8]}
N 2310 -360 2310 -260 {lab=out[9]}
N 2530 -360 2530 -260 {lab=out[10]}
N 370 -410 400 -410 {lab=d}
C {lab_wire.sym} 380 -390 0 0 {name=p1 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 380 -370 0 0 {name=p2 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 380 -340 0 0 {name=p3 sig_type=std_logic lab=en}
C {lab_wire.sym} 380 -320 0 0 {name=p4 sig_type=std_logic lab=default[1]}
C {lab_wire.sym} 440 -440 0 0 {name=p5 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 480 -440 0 1 {name=p6 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 600 -390 0 0 {name=p7 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 600 -370 0 0 {name=p8 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 600 -340 0 0 {name=p9 sig_type=std_logic lab=en}
C {lab_wire.sym} 600 -320 0 0 {name=p10 sig_type=std_logic lab=default[2]}
C {lab_wire.sym} 660 -440 0 0 {name=p11 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 700 -440 0 1 {name=p12 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 820 -390 0 0 {name=p13 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 820 -370 0 0 {name=p14 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 820 -340 0 0 {name=p15 sig_type=std_logic lab=en}
C {lab_wire.sym} 820 -320 0 0 {name=p16 sig_type=std_logic lab=default[3]}
C {lab_wire.sym} 880 -440 0 0 {name=p17 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 920 -440 0 1 {name=p18 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 1040 -390 0 0 {name=p19 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 1040 -370 0 0 {name=p20 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 1040 -340 0 0 {name=p21 sig_type=std_logic lab=en}
C {lab_wire.sym} 1040 -320 0 0 {name=p22 sig_type=std_logic lab=default[4]}
C {lab_wire.sym} 1100 -440 0 0 {name=p23 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 1140 -440 0 1 {name=p24 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 1260 -390 0 0 {name=p25 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 1260 -370 0 0 {name=p26 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 1260 -340 0 0 {name=p27 sig_type=std_logic lab=en}
C {lab_wire.sym} 1260 -320 0 0 {name=p28 sig_type=std_logic lab=default[5]}
C {lab_wire.sym} 1320 -440 0 0 {name=p29 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 1360 -440 0 1 {name=p30 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 1480 -390 0 0 {name=p31 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 1480 -370 0 0 {name=p32 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 1480 -340 0 0 {name=p33 sig_type=std_logic lab=en}
C {lab_wire.sym} 1480 -320 0 0 {name=p34 sig_type=std_logic lab=default[6]}
C {lab_wire.sym} 1540 -440 0 0 {name=p35 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 1580 -440 0 1 {name=p36 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 1700 -390 0 0 {name=p37 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 1700 -370 0 0 {name=p38 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 1700 -340 0 0 {name=p39 sig_type=std_logic lab=en}
C {lab_wire.sym} 1700 -320 0 0 {name=p40 sig_type=std_logic lab=default[7]}
C {lab_wire.sym} 1760 -440 0 0 {name=p41 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 1800 -440 0 1 {name=p42 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 1920 -390 0 0 {name=p43 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 1920 -370 0 0 {name=p44 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 1920 -340 0 0 {name=p45 sig_type=std_logic lab=en}
C {lab_wire.sym} 1920 -320 0 0 {name=p46 sig_type=std_logic lab=default[8]}
C {lab_wire.sym} 1980 -440 0 0 {name=p47 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 2020 -440 0 1 {name=p48 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 2140 -390 0 0 {name=p49 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 2140 -370 0 0 {name=p50 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 2140 -340 0 0 {name=p51 sig_type=std_logic lab=en}
C {lab_wire.sym} 2140 -320 0 0 {name=p52 sig_type=std_logic lab=default[9]}
C {lab_wire.sym} 2200 -440 0 0 {name=p53 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 2240 -440 0 1 {name=p54 sig_type=std_logic lab=VSSd}
C {lab_wire.sym} 2360 -390 0 0 {name=p55 sig_type=std_logic lab=phi1}
C {lab_wire.sym} 2360 -370 0 0 {name=p56 sig_type=std_logic lab=phi2}
C {lab_wire.sym} 2360 -340 0 0 {name=p57 sig_type=std_logic lab=en}
C {lab_wire.sym} 2360 -320 0 0 {name=p58 sig_type=std_logic lab=default[10]}
C {lab_wire.sym} 2420 -440 0 0 {name=p59 sig_type=std_logic lab=VDDd}
C {lab_wire.sym} 2460 -440 0 1 {name=p60 sig_type=std_logic lab=VSSd}
C {iopin.sym} 180 -500 0 1 {name=p61 lab=VDDd}
C {iopin.sym} 180 -480 0 1 {name=p62 lab=VSSd}
C {iopin.sym} 180 -440 0 1 {name=p63 lab=phi1}
C {iopin.sym} 180 -420 0 1 {name=p64 lab=phi2}
C {iopin.sym} 180 -400 0 1 {name=p65 lab=en}
C {iopin.sym} 180 -380 0 1 {name=p66 lab=default[1:10]}
C {lab_wire.sym} 550 -270 0 0 {name=p67 sig_type=std_logic lab=out[1]}
C {lab_wire.sym} 770 -270 0 0 {name=p68 sig_type=std_logic lab=out[2]}
C {lab_wire.sym} 990 -270 0 0 {name=p69 sig_type=std_logic lab=out[3]}
C {lab_wire.sym} 1210 -270 0 0 {name=p70 sig_type=std_logic lab=out[4]}
C {lab_wire.sym} 1430 -270 0 0 {name=p71 sig_type=std_logic lab=out[5]}
C {lab_wire.sym} 1650 -270 0 0 {name=p72 sig_type=std_logic lab=out[6]}
C {lab_wire.sym} 1870 -270 0 0 {name=p73 sig_type=std_logic lab=out[7]}
C {lab_wire.sym} 2090 -270 0 0 {name=p74 sig_type=std_logic lab=out[8]}
C {lab_wire.sym} 2310 -270 0 0 {name=p75 sig_type=std_logic lab=out[9]}
C {lab_wire.sym} 2530 -270 0 0 {name=p76 sig_type=std_logic lab=out[10]}
C {lab_wire.sym} 2520 -410 0 1 {name=p77 sig_type=std_logic lab=q}
C {lab_wire.sym} 380 -410 0 0 {name=p78 sig_type=std_logic lab=d}
C {iopin.sym} 180 -360 0 1 {name=p79 lab=d}
C {iopin.sym} 180 -340 0 1 {name=p80 lab=q}
C {iopin.sym} 180 -320 0 1 {name=p81 lab=out[1:10]}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 460 -360 0 0 {name=x1}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 680 -360 0 0 {name=x2}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 900 -360 0 0 {name=x3}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 1120 -360 0 0 {name=x4}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 1340 -360 0 0 {name=x5}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 1560 -360 0 0 {name=x6}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 1780 -360 0 0 {name=x7}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 2000 -360 0 0 {name=x8}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 2220 -360 0 0 {name=x9}
C {libs/core_analog/Register_unitcell/Register_unitcell.sym} 2440 -360 0 0 {name=x10}
