// Seed: 1402004392
module module_0 (
    input  tri0 id_0
    , id_6,
    input  tri0 id_1,
    output tri0 id_2,
    output wor  id_3,
    output tri  id_4
);
  assign id_2 = 1;
  logic [7:0][1] id_7;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3,
    input wand id_4,
    input wand id_5,
    inout supply1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input wor id_13,
    output tri0 id_14,
    input uwire id_15,
    input supply1 id_16,
    input tri id_17
);
  wire id_19;
  module_0(
      id_4, id_10, id_6, id_9, id_0
  );
endmodule
