C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -mp  4  -prjfile  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\scratchproject.prs  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis  -flow prepass  -gcc_prepass  -osrd  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\synwork\prj_2_memory_sb_prem.srd  -qsap  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\prj_2_memory_sb.sap   -part M2S025T  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\synlog\report\prj_2_memory_sb_premap.xml -merge_inferred_clocks 0  -top_level_module  prj_2_memory_sb  -implementation  synthesis  -ovm  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\prj_2_memory_sb.vm  -conchk_prepass  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\prj_2_memory_sb_cck.rpt   -freq 100.000   -tcl  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\designer\prj_2_memory_sb\synthesis.fdc  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\synwork\prj_2_memory_sb_mult.srs  -devicelib  C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\syntmp\prj_2_memory_sb.plg  -osyn  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\synwork\prj_2_memory_sb_prem.srd  -prjdir  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\  -prjname  prj_2_memory_sb_syn  -log  C:\Users\Lucas\Desktop\nova_pasta\FPGA_design\FPGA2memory\synthesis\synlog\prj_2_memory_sb_premap.srr  -sn  2023.09  -jobname  "premap" 
relcom:..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -mp 4 -prjfile ..\scratchproject.prs -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -flow prepass -gcc_prepass -osrd ..\synwork\prj_2_memory_sb_prem.srd -qsap ..\prj_2_memory_sb.sap -part M2S025T -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\prj_2_memory_sb_premap.xml -merge_inferred_clocks 0 -top_level_module prj_2_memory_sb -implementation synthesis -ovm ..\prj_2_memory_sb.vm -conchk_prepass ..\prj_2_memory_sb_cck.rpt -freq 100.000 -tcl ..\..\designer\prj_2_memory_sb\synthesis.fdc ..\synwork\prj_2_memory_sb_mult.srs -devicelib ..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam prj_2_memory_sb.plg -osyn ..\synwork\prj_2_memory_sb_prem.srd -prjdir ..\ -prjname prj_2_memory_sb_syn -log ..\synlog\prj_2_memory_sb_premap.srr -sn 2023.09 -jobname "premap"
rc:1 success:1 runtime:1
file:..\scratchproject.prs|io:o|time:1739387593|size:4414|exec:0|csum:
file:..\synwork\prj_2_memory_sb_prem.srd|io:o|time:1739387599|size:35983|exec:0|csum:
file:..\prj_2_memory_sb.sap|io:o|time:1739387599|size:7186|exec:0|csum:
file:..\prj_2_memory_sb.vm|io:o|time:1739387365|size:128118|exec:0|csum:
file:..\prj_2_memory_sb_cck.rpt|io:o|time:1739387599|size:9505|exec:0|csum:
file:..\..\designer\prj_2_memory_sb\synthesis.fdc|io:i|time:1739387592|size:64|exec:0|csum:D4AFECFC03718455C713DFCBC910C6C3
file:..\synwork\prj_2_memory_sb_mult.srs|io:i|time:1739387598|size:6031|exec:0|csum:2A38FA504A9D4D550164491A2F6F85EE
file:..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:prj_2_memory_sb.plg|io:o|time:1739387598|size:0|exec:0|csum:
file:..\synwork\prj_2_memory_sb_prem.srd|io:o|time:1739387599|size:35983|exec:0|csum:
file:..\synlog\prj_2_memory_sb_premap.srr|io:o|time:1739387599|size:15465|exec:0|csum:
file:..\..\..\..\..\..\..\..\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
