$date
	Sun Dec 17 14:44:14 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#8
1#
#10
1$
#15
1"
#16
0#
#24
1#
#30
1!
0"
#32
0#
#40
1#
#45
1"
#48
0#
#56
1#
#60
0"
#64
0#
#72
1#
#75
1"
#80
0#
#88
1#
#90
0"
#96
0#
#100
