<stg><name>gramschmidt</name>


<trans_list>

<trans id="222" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="34" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv32 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv32"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64">
<![CDATA[
entry:2 %nrm_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="nrm_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %R

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %Q

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:10 %store_ln13 = store i5 0, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:11 %store_ln13 = store i5 1, i5 %indvars_iv32

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln13 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2:0 %k_1 = load i5 %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_15_2:1 %icmp_ln20 = icmp_eq  i5 %k_1, i5 30

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_15_2:3 %add_ln20 = add i5 %k_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_15_2:4 %br_ln13 = br i1 %icmp_ln20, void %VITIS_LOOP_15_2.split, void %for.end88

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:78 %call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_15_2, i5 %k_1, i64 %A, i64 %nrm_loc

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:126 %store_ln13 = store i5 %add_ln20, i5 %k

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
for.end88:0 %ret_ln28 = ret

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:78 %call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_15_2, i5 %k_1, i64 %A, i64 %nrm_loc

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:79 %nrm_loc_load = load i64 %nrm_loc

]]></Node>
<StgValue><ssdm name="nrm_loc_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="17" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="16" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="15" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="14" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="13" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="12" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="11" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="10" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="9" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="67" st_id="13" stage="8" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="68" st_id="14" stage="7" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="69" st_id="15" stage="6" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="70" st_id="16" stage="5" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="71" st_id="17" stage="4" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="72" st_id="18" stage="3" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="73" st_id="19" stage="2" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="74" st_id="20" stage="1" lat="17">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:80 %tmp = dsqrt i64 @llvm.sqrt.f64, i64 %nrm_loc_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="75" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:6 %zext_ln17_4 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln17_4"/></StgValue>
</operation>

<operation id="76" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:7 %tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %k_1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
VITIS_LOOP_15_2.split:8 %tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %k_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="78" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="10" op_0_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:9 %zext_ln17_5 = zext i6 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln17_5"/></StgValue>
</operation>

<operation id="79" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:10 %sub_ln17 = sub i10 %tmp_1, i10 %zext_ln17_5

]]></Node>
<StgValue><ssdm name="sub_ln17"/></StgValue>
</operation>

<operation id="80" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:11 %add_ln17 = add i10 %sub_ln17, i10 %zext_ln17_4

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="81" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:12 %zext_ln17_6 = zext i10 %add_ln17

]]></Node>
<StgValue><ssdm name="zext_ln17_6"/></StgValue>
</operation>

<operation id="82" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:13 %R_addr = getelementptr i64 %R, i64 0, i64 %zext_ln17_6

]]></Node>
<StgValue><ssdm name="R_addr"/></StgValue>
</operation>

<operation id="83" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:81 %bitcast_ln17 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln17"/></StgValue>
</operation>

<operation id="84" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:82 %store_ln17 = store i64 %bitcast_ln17, i10 %R_addr

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="85" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:83 %call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_18_3, i5 %k_1, i64 %A, i64 %Q, i64 %tmp

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="86" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:83 %call_ln20 = call void @gramschmidt_Pipeline_VITIS_LOOP_18_3, i5 %k_1, i64 %A, i64 %Q, i64 %tmp

]]></Node>
<StgValue><ssdm name="call_ln20"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="87" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:1 %zext_ln20 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="88" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:5 %zext_ln17_3 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln17_3"/></StgValue>
</operation>

<operation id="89" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:14 %Q_addr = getelementptr i64 %Q, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="Q_addr"/></StgValue>
</operation>

<operation id="90" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:15 %add_ln23 = add i6 %zext_ln17_3, i6 30

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="91" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:16 %zext_ln23 = zext i6 %add_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="92" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:17 %Q_addr_1 = getelementptr i64 %Q, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="Q_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:84 %Q_load = load i10 %Q_addr

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>

<operation id="94" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:86 %Q_load_1 = load i10 %Q_addr_1

]]></Node>
<StgValue><ssdm name="Q_load_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="95" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:3 %zext_ln17_1 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:18 %add_ln23_1 = add i7 %zext_ln17_1, i7 60

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:19 %zext_ln23_24 = zext i7 %add_ln23_1

]]></Node>
<StgValue><ssdm name="zext_ln23_24"/></StgValue>
</operation>

<operation id="98" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:20 %Q_addr_2 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="Q_addr_2"/></StgValue>
</operation>

<operation id="99" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:21 %add_ln23_2 = add i7 %zext_ln17_1, i7 90

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="100" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:22 %zext_ln23_25 = zext i7 %add_ln23_2

]]></Node>
<StgValue><ssdm name="zext_ln23_25"/></StgValue>
</operation>

<operation id="101" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:23 %Q_addr_3 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_25

]]></Node>
<StgValue><ssdm name="Q_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:84 %Q_load = load i10 %Q_addr

]]></Node>
<StgValue><ssdm name="Q_load"/></StgValue>
</operation>

<operation id="103" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:86 %Q_load_1 = load i10 %Q_addr_1

]]></Node>
<StgValue><ssdm name="Q_load_1"/></StgValue>
</operation>

<operation id="104" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:88 %Q_load_2 = load i10 %Q_addr_2

]]></Node>
<StgValue><ssdm name="Q_load_2"/></StgValue>
</operation>

<operation id="105" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:90 %Q_load_3 = load i10 %Q_addr_3

]]></Node>
<StgValue><ssdm name="Q_load_3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="106" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:4 %zext_ln17_2 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln17_2"/></StgValue>
</operation>

<operation id="107" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:24 %add_ln23_3 = add i8 %zext_ln17_2, i8 120

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="108" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:25 %zext_ln23_26 = zext i8 %add_ln23_3

]]></Node>
<StgValue><ssdm name="zext_ln23_26"/></StgValue>
</operation>

<operation id="109" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:26 %Q_addr_4 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_26

]]></Node>
<StgValue><ssdm name="Q_addr_4"/></StgValue>
</operation>

<operation id="110" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:27 %add_ln23_4 = add i8 %zext_ln17_2, i8 150

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="111" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:28 %zext_ln23_27 = zext i8 %add_ln23_4

]]></Node>
<StgValue><ssdm name="zext_ln23_27"/></StgValue>
</operation>

<operation id="112" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:29 %Q_addr_5 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="Q_addr_5"/></StgValue>
</operation>

<operation id="113" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:88 %Q_load_2 = load i10 %Q_addr_2

]]></Node>
<StgValue><ssdm name="Q_load_2"/></StgValue>
</operation>

<operation id="114" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:90 %Q_load_3 = load i10 %Q_addr_3

]]></Node>
<StgValue><ssdm name="Q_load_3"/></StgValue>
</operation>

<operation id="115" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:92 %Q_load_4 = load i10 %Q_addr_4

]]></Node>
<StgValue><ssdm name="Q_load_4"/></StgValue>
</operation>

<operation id="116" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:94 %Q_load_5 = load i10 %Q_addr_5

]]></Node>
<StgValue><ssdm name="Q_load_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="117" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:30 %add_ln23_5 = add i8 %zext_ln17_2, i8 180

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="118" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:31 %zext_ln23_28 = zext i8 %add_ln23_5

]]></Node>
<StgValue><ssdm name="zext_ln23_28"/></StgValue>
</operation>

<operation id="119" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:32 %Q_addr_6 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="Q_addr_6"/></StgValue>
</operation>

<operation id="120" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:33 %add_ln23_6 = add i7 %zext_ln17_1, i7 82

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:34 %sext_ln23 = sext i7 %add_ln23_6

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="122" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:35 %zext_ln23_29 = zext i8 %sext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_29"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:36 %Q_addr_7 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_29

]]></Node>
<StgValue><ssdm name="Q_addr_7"/></StgValue>
</operation>

<operation id="124" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:92 %Q_load_4 = load i10 %Q_addr_4

]]></Node>
<StgValue><ssdm name="Q_load_4"/></StgValue>
</operation>

<operation id="125" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:94 %Q_load_5 = load i10 %Q_addr_5

]]></Node>
<StgValue><ssdm name="Q_load_5"/></StgValue>
</operation>

<operation id="126" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:96 %Q_load_6 = load i10 %Q_addr_6

]]></Node>
<StgValue><ssdm name="Q_load_6"/></StgValue>
</operation>

<operation id="127" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:98 %Q_load_7 = load i10 %Q_addr_7

]]></Node>
<StgValue><ssdm name="Q_load_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:2 %zext_ln17 = zext i5 %k_1

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="129" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:37 %add_ln23_7 = add i9 %zext_ln17, i9 240

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:38 %zext_ln23_30 = zext i9 %add_ln23_7

]]></Node>
<StgValue><ssdm name="zext_ln23_30"/></StgValue>
</operation>

<operation id="131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:39 %Q_addr_8 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_30

]]></Node>
<StgValue><ssdm name="Q_addr_8"/></StgValue>
</operation>

<operation id="132" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:40 %add_ln23_8 = add i9 %zext_ln17, i9 270

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:41 %zext_ln23_31 = zext i9 %add_ln23_8

]]></Node>
<StgValue><ssdm name="zext_ln23_31"/></StgValue>
</operation>

<operation id="134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:42 %Q_addr_9 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="Q_addr_9"/></StgValue>
</operation>

<operation id="135" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:96 %Q_load_6 = load i10 %Q_addr_6

]]></Node>
<StgValue><ssdm name="Q_load_6"/></StgValue>
</operation>

<operation id="136" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:98 %Q_load_7 = load i10 %Q_addr_7

]]></Node>
<StgValue><ssdm name="Q_load_7"/></StgValue>
</operation>

<operation id="137" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:100 %Q_load_8 = load i10 %Q_addr_8

]]></Node>
<StgValue><ssdm name="Q_load_8"/></StgValue>
</operation>

<operation id="138" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:102 %Q_load_9 = load i10 %Q_addr_9

]]></Node>
<StgValue><ssdm name="Q_load_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="139" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:43 %add_ln23_9 = add i9 %zext_ln17, i9 300

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:44 %zext_ln23_32 = zext i9 %add_ln23_9

]]></Node>
<StgValue><ssdm name="zext_ln23_32"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:45 %Q_addr_10 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="Q_addr_10"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:46 %add_ln23_10 = add i9 %zext_ln17, i9 330

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:47 %zext_ln23_33 = zext i9 %add_ln23_10

]]></Node>
<StgValue><ssdm name="zext_ln23_33"/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:48 %Q_addr_11 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="Q_addr_11"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:100 %Q_load_8 = load i10 %Q_addr_8

]]></Node>
<StgValue><ssdm name="Q_load_8"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:102 %Q_load_9 = load i10 %Q_addr_9

]]></Node>
<StgValue><ssdm name="Q_load_9"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:104 %Q_load_10 = load i10 %Q_addr_10

]]></Node>
<StgValue><ssdm name="Q_load_10"/></StgValue>
</operation>

<operation id="148" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:106 %Q_load_11 = load i10 %Q_addr_11

]]></Node>
<StgValue><ssdm name="Q_load_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="149" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:49 %add_ln23_11 = add i9 %zext_ln17, i9 360

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:50 %zext_ln23_34 = zext i9 %add_ln23_11

]]></Node>
<StgValue><ssdm name="zext_ln23_34"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:51 %Q_addr_12 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="Q_addr_12"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:52 %add_ln23_12 = add i8 %zext_ln17_2, i8 134

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:53 %sext_ln23_5 = sext i8 %add_ln23_12

]]></Node>
<StgValue><ssdm name="sext_ln23_5"/></StgValue>
</operation>

<operation id="154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:54 %zext_ln23_35 = zext i9 %sext_ln23_5

]]></Node>
<StgValue><ssdm name="zext_ln23_35"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:55 %Q_addr_13 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="Q_addr_13"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:104 %Q_load_10 = load i10 %Q_addr_10

]]></Node>
<StgValue><ssdm name="Q_load_10"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:106 %Q_load_11 = load i10 %Q_addr_11

]]></Node>
<StgValue><ssdm name="Q_load_11"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:108 %Q_load_12 = load i10 %Q_addr_12

]]></Node>
<StgValue><ssdm name="Q_load_12"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:110 %Q_load_13 = load i10 %Q_addr_13

]]></Node>
<StgValue><ssdm name="Q_load_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="160" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:56 %add_ln23_13 = add i8 %zext_ln17_2, i8 164

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="161" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_15_2.split:57 %sext_ln23_6 = sext i8 %add_ln23_13

]]></Node>
<StgValue><ssdm name="sext_ln23_6"/></StgValue>
</operation>

<operation id="162" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:58 %zext_ln23_36 = zext i9 %sext_ln23_6

]]></Node>
<StgValue><ssdm name="zext_ln23_36"/></StgValue>
</operation>

<operation id="163" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:59 %Q_addr_14 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_36

]]></Node>
<StgValue><ssdm name="Q_addr_14"/></StgValue>
</operation>

<operation id="164" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:60 %add_ln23_14 = add i7 %zext_ln17_1, i7 66

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_15_2.split:61 %sext_ln23_7 = sext i7 %add_ln23_14

]]></Node>
<StgValue><ssdm name="sext_ln23_7"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:62 %zext_ln23_37 = zext i9 %sext_ln23_7

]]></Node>
<StgValue><ssdm name="zext_ln23_37"/></StgValue>
</operation>

<operation id="167" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:63 %Q_addr_15 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_37

]]></Node>
<StgValue><ssdm name="Q_addr_15"/></StgValue>
</operation>

<operation id="168" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:108 %Q_load_12 = load i10 %Q_addr_12

]]></Node>
<StgValue><ssdm name="Q_load_12"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:110 %Q_load_13 = load i10 %Q_addr_13

]]></Node>
<StgValue><ssdm name="Q_load_13"/></StgValue>
</operation>

<operation id="170" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:112 %Q_load_14 = load i10 %Q_addr_14

]]></Node>
<StgValue><ssdm name="Q_load_14"/></StgValue>
</operation>

<operation id="171" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:114 %Q_load_15 = load i10 %Q_addr_15

]]></Node>
<StgValue><ssdm name="Q_load_15"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="172" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:64 %tmp_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %k_1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="173" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="6">
<![CDATA[
VITIS_LOOP_15_2.split:65 %sext_ln23_8 = sext i6 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln23_8"/></StgValue>
</operation>

<operation id="174" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_15_2.split:66 %zext_ln23_38 = zext i9 %sext_ln23_8

]]></Node>
<StgValue><ssdm name="zext_ln23_38"/></StgValue>
</operation>

<operation id="175" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:67 %Q_addr_16 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_38

]]></Node>
<StgValue><ssdm name="Q_addr_16"/></StgValue>
</operation>

<operation id="176" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:68 %add_ln23_15 = add i10 %zext_ln17_4, i10 510

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="177" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:69 %zext_ln23_39 = zext i10 %add_ln23_15

]]></Node>
<StgValue><ssdm name="zext_ln23_39"/></StgValue>
</operation>

<operation id="178" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:70 %Q_addr_17 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_39

]]></Node>
<StgValue><ssdm name="Q_addr_17"/></StgValue>
</operation>

<operation id="179" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:112 %Q_load_14 = load i10 %Q_addr_14

]]></Node>
<StgValue><ssdm name="Q_load_14"/></StgValue>
</operation>

<operation id="180" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:114 %Q_load_15 = load i10 %Q_addr_15

]]></Node>
<StgValue><ssdm name="Q_load_15"/></StgValue>
</operation>

<operation id="181" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:116 %Q_load_16 = load i10 %Q_addr_16

]]></Node>
<StgValue><ssdm name="Q_load_16"/></StgValue>
</operation>

<operation id="182" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:118 %Q_load_17 = load i10 %Q_addr_17

]]></Node>
<StgValue><ssdm name="Q_load_17"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="183" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:71 %add_ln23_16 = add i10 %zext_ln17_4, i10 540

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="184" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:72 %zext_ln23_40 = zext i10 %add_ln23_16

]]></Node>
<StgValue><ssdm name="zext_ln23_40"/></StgValue>
</operation>

<operation id="185" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:73 %Q_addr_18 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_40

]]></Node>
<StgValue><ssdm name="Q_addr_18"/></StgValue>
</operation>

<operation id="186" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:74 %add_ln23_17 = add i10 %zext_ln17_4, i10 570

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="187" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_15_2.split:75 %zext_ln23_41 = zext i10 %add_ln23_17

]]></Node>
<StgValue><ssdm name="zext_ln23_41"/></StgValue>
</operation>

<operation id="188" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:76 %Q_addr_19 = getelementptr i64 %Q, i64 0, i64 %zext_ln23_41

]]></Node>
<StgValue><ssdm name="Q_addr_19"/></StgValue>
</operation>

<operation id="189" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:116 %Q_load_16 = load i10 %Q_addr_16

]]></Node>
<StgValue><ssdm name="Q_load_16"/></StgValue>
</operation>

<operation id="190" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:118 %Q_load_17 = load i10 %Q_addr_17

]]></Node>
<StgValue><ssdm name="Q_load_17"/></StgValue>
</operation>

<operation id="191" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:120 %Q_load_18 = load i10 %Q_addr_18

]]></Node>
<StgValue><ssdm name="Q_load_18"/></StgValue>
</operation>

<operation id="192" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:122 %Q_load_19 = load i10 %Q_addr_19

]]></Node>
<StgValue><ssdm name="Q_load_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="193" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:0 %indvars_iv32_load = load i5 %indvars_iv32

]]></Node>
<StgValue><ssdm name="indvars_iv32_load"/></StgValue>
</operation>

<operation id="194" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:85 %bitcast_ln23_1 = bitcast i64 %Q_load

]]></Node>
<StgValue><ssdm name="bitcast_ln23_1"/></StgValue>
</operation>

<operation id="195" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:87 %bitcast_ln23_3 = bitcast i64 %Q_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln23_3"/></StgValue>
</operation>

<operation id="196" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:89 %bitcast_ln23_5 = bitcast i64 %Q_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln23_5"/></StgValue>
</operation>

<operation id="197" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:91 %bitcast_ln23_7 = bitcast i64 %Q_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln23_7"/></StgValue>
</operation>

<operation id="198" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:93 %bitcast_ln23_9 = bitcast i64 %Q_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln23_9"/></StgValue>
</operation>

<operation id="199" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:95 %bitcast_ln23_11 = bitcast i64 %Q_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln23_11"/></StgValue>
</operation>

<operation id="200" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:97 %bitcast_ln23_13 = bitcast i64 %Q_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln23_13"/></StgValue>
</operation>

<operation id="201" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:99 %bitcast_ln23_15 = bitcast i64 %Q_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln23_15"/></StgValue>
</operation>

<operation id="202" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:101 %bitcast_ln23_17 = bitcast i64 %Q_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln23_17"/></StgValue>
</operation>

<operation id="203" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:103 %bitcast_ln23_19 = bitcast i64 %Q_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln23_19"/></StgValue>
</operation>

<operation id="204" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:105 %bitcast_ln23_21 = bitcast i64 %Q_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln23_21"/></StgValue>
</operation>

<operation id="205" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:107 %bitcast_ln23_23 = bitcast i64 %Q_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln23_23"/></StgValue>
</operation>

<operation id="206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:109 %bitcast_ln23_25 = bitcast i64 %Q_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln23_25"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:111 %bitcast_ln23_27 = bitcast i64 %Q_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln23_27"/></StgValue>
</operation>

<operation id="208" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:113 %bitcast_ln23_29 = bitcast i64 %Q_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln23_29"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:115 %bitcast_ln23_31 = bitcast i64 %Q_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln23_31"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:117 %bitcast_ln23_33 = bitcast i64 %Q_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln23_33"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:119 %bitcast_ln23_35 = bitcast i64 %Q_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln23_35"/></StgValue>
</operation>

<operation id="212" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:120 %Q_load_18 = load i10 %Q_addr_18

]]></Node>
<StgValue><ssdm name="Q_load_18"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:121 %bitcast_ln23_37 = bitcast i64 %Q_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln23_37"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:122 %Q_load_19 = load i10 %Q_addr_19

]]></Node>
<StgValue><ssdm name="Q_load_19"/></StgValue>
</operation>

<operation id="215" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_15_2.split:123 %bitcast_ln23_39 = bitcast i64 %Q_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln23_39"/></StgValue>
</operation>

<operation id="216" st_id="33" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="10" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:124 %call_ln13 = call void @gramschmidt_Pipeline_VITIS_LOOP_20_4, i5 %indvars_iv32_load, i64 %A, i10 %sub_ln17, i64 %R, i64 %bitcast_ln23_1, i64 %bitcast_ln23_3, i64 %bitcast_ln23_5, i64 %bitcast_ln23_7, i64 %bitcast_ln23_9, i64 %bitcast_ln23_11, i64 %bitcast_ln23_13, i64 %bitcast_ln23_15, i64 %bitcast_ln23_17, i64 %bitcast_ln23_19, i64 %bitcast_ln23_21, i64 %bitcast_ln23_23, i64 %bitcast_ln23_25, i64 %bitcast_ln23_27, i64 %bitcast_ln23_29, i64 %bitcast_ln23_31, i64 %bitcast_ln23_33, i64 %bitcast_ln23_35, i64 %bitcast_ln23_37, i64 %bitcast_ln23_39

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_15_2.split:125 %add_ln13 = add i5 %indvars_iv32_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:127 %store_ln13 = store i5 %add_ln13, i5 %indvars_iv32

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="219" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:77 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="220" st_id="34" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="10" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:124 %call_ln13 = call void @gramschmidt_Pipeline_VITIS_LOOP_20_4, i5 %indvars_iv32_load, i64 %A, i10 %sub_ln17, i64 %R, i64 %bitcast_ln23_1, i64 %bitcast_ln23_3, i64 %bitcast_ln23_5, i64 %bitcast_ln23_7, i64 %bitcast_ln23_9, i64 %bitcast_ln23_11, i64 %bitcast_ln23_13, i64 %bitcast_ln23_15, i64 %bitcast_ln23_17, i64 %bitcast_ln23_19, i64 %bitcast_ln23_21, i64 %bitcast_ln23_23, i64 %bitcast_ln23_25, i64 %bitcast_ln23_27, i64 %bitcast_ln23_29, i64 %bitcast_ln23_31, i64 %bitcast_ln23_33, i64 %bitcast_ln23_35, i64 %bitcast_ln23_37, i64 %bitcast_ln23_39

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>

<operation id="221" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_15_2.split:128 %br_ln13 = br void %VITIS_LOOP_15_2

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
