

================================================================
== Vivado HLS Report for 'dut_update_off_diag_s'
================================================================
* Date:           Tue Nov 15 03:39:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  3138|  17250|  3138|  17250|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- off_col_s  |  1568|  8624|  2 ~ 11  |          -|          -|   784|    no    |
        |- off_row_s  |  1568|  8624|  2 ~ 11  |          -|          -|   784|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     74|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|     982|   2064|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    337|
|Register         |        -|      -|     297|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1279|   2475|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U2  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U3   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U4   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U5   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U6   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|     16|  982| 2064|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |off_col_1_fu_254_p2  |     +    |      0|  0|  10|          10|           1|
    |off_row_1_fu_292_p2  |     +    |      0|  0|  10|          10|           1|
    |exitcond1_fu_248_p2  |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_fu_286_p2   |   icmp   |      0|  0|   4|          10|           9|
    |tmp_5_fu_265_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_7_fu_298_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_8_fu_303_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_260_p2        |   icmp   |      0|  0|  11|          32|          32|
    |or_cond2_fu_308_p2   |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_270_p2    |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  74|         170|         150|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  21|         24|    1|         24|
    |grp_fu_188_p0          |  32|          3|   32|         96|
    |grp_fu_188_p1          |  32|          3|   32|         96|
    |grp_fu_193_p0          |  32|          3|   32|         96|
    |grp_fu_193_p1          |  32|          3|   32|         96|
    |grp_fu_198_p0          |  32|          3|   32|         96|
    |grp_fu_198_p1          |  32|          3|   32|         96|
    |grp_fu_203_p0          |  32|          3|   32|         96|
    |grp_fu_203_p1          |  32|          3|   32|         96|
    |off_col_reg_158        |  10|          2|   10|         20|
    |off_row_reg_169        |  10|          2|   10|         20|
    |s_col_temp_0_address0  |  10|          3|   10|         30|
    |s_col_temp_1_address0  |  10|          3|   10|         30|
    |s_row_temp_0_address0  |  10|          3|   10|         30|
    |s_row_temp_1_address0  |  10|          3|   10|         30|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 337|         64|  317|        952|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |  23|   0|   23|          0|
    |off_col_1_reg_375          |  10|   0|   10|          0|
    |off_col_reg_158            |  10|   0|   10|          0|
    |off_row_1_reg_409          |  10|   0|   10|          0|
    |off_row_reg_169            |  10|   0|   10|          0|
    |or_cond2_reg_414           |   1|   0|    1|          0|
    |or_cond_reg_380            |   1|   0|    1|          0|
    |reg_212                    |  32|   0|   32|          0|
    |reg_217                    |  32|   0|   32|          0|
    |reg_222                    |  32|   0|   32|          0|
    |reg_227                    |  32|   0|   32|          0|
    |reg_232                    |  32|   0|   32|          0|
    |reg_238                    |  32|   0|   32|          0|
    |s_col_temp_0_addr_reg_384  |  10|   0|   10|          0|
    |s_col_temp_1_addr_reg_389  |  10|   0|   10|          0|
    |s_row_temp_0_addr_reg_418  |  10|   0|   10|          0|
    |s_row_temp_1_addr_reg_423  |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 297|   0|  297|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | dut_update_off_diag_s | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | dut_update_off_diag_s | return value |
|ap_start               |  in |    1| ap_ctrl_hs | dut_update_off_diag_s | return value |
|ap_done                | out |    1| ap_ctrl_hs | dut_update_off_diag_s | return value |
|ap_idle                | out |    1| ap_ctrl_hs | dut_update_off_diag_s | return value |
|ap_ready               | out |    1| ap_ctrl_hs | dut_update_off_diag_s | return value |
|top_left               |  in |   32|   ap_none  |        top_left       |    scalar    |
|bottom_right           |  in |   32|   ap_none  |      bottom_right     |    scalar    |
|p_read                 |  in |   32|   ap_none  |         p_read        |    scalar    |
|p_read1                |  in |   32|   ap_none  |        p_read1        |    scalar    |
|p_read2                |  in |   32|   ap_none  |        p_read2        |    scalar    |
|p_read3                |  in |   32|   ap_none  |        p_read3        |    scalar    |
|p_read4                |  in |   32|   ap_none  |        p_read4        |    scalar    |
|p_read5                |  in |   32|   ap_none  |        p_read5        |    scalar    |
|p_read6                |  in |   32|   ap_none  |        p_read6        |    scalar    |
|p_read7                |  in |   32|   ap_none  |        p_read7        |    scalar    |
|s_col_temp_0_address0  | out |   10|  ap_memory |      s_col_temp_0     |     array    |
|s_col_temp_0_ce0       | out |    1|  ap_memory |      s_col_temp_0     |     array    |
|s_col_temp_0_we0       | out |    1|  ap_memory |      s_col_temp_0     |     array    |
|s_col_temp_0_d0        | out |   32|  ap_memory |      s_col_temp_0     |     array    |
|s_col_temp_0_q0        |  in |   32|  ap_memory |      s_col_temp_0     |     array    |
|s_col_temp_1_address0  | out |   10|  ap_memory |      s_col_temp_1     |     array    |
|s_col_temp_1_ce0       | out |    1|  ap_memory |      s_col_temp_1     |     array    |
|s_col_temp_1_we0       | out |    1|  ap_memory |      s_col_temp_1     |     array    |
|s_col_temp_1_d0        | out |   32|  ap_memory |      s_col_temp_1     |     array    |
|s_col_temp_1_q0        |  in |   32|  ap_memory |      s_col_temp_1     |     array    |
|s_row_temp_0_address0  | out |   10|  ap_memory |      s_row_temp_0     |     array    |
|s_row_temp_0_ce0       | out |    1|  ap_memory |      s_row_temp_0     |     array    |
|s_row_temp_0_we0       | out |    1|  ap_memory |      s_row_temp_0     |     array    |
|s_row_temp_0_d0        | out |   32|  ap_memory |      s_row_temp_0     |     array    |
|s_row_temp_0_q0        |  in |   32|  ap_memory |      s_row_temp_0     |     array    |
|s_row_temp_1_address0  | out |   10|  ap_memory |      s_row_temp_1     |     array    |
|s_row_temp_1_ce0       | out |    1|  ap_memory |      s_row_temp_1     |     array    |
|s_row_temp_1_we0       | out |    1|  ap_memory |      s_row_temp_1     |     array    |
|s_row_temp_1_d0        | out |   32|  ap_memory |      s_row_temp_1     |     array    |
|s_row_temp_1_q0        |  in |   32|  ap_memory |      s_row_temp_1     |     array    |
+-----------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	13  / (exitcond1)
	3  / (!exitcond1 & !or_cond)
	12  / (!exitcond1 & or_cond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	2  / true
13 --> 
	14  / (!exitcond & !or_cond2)
	23  / (!exitcond & or_cond2)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	13  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: p_read_1 [1/1] 0.00ns
:0  %p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read7)

ST_1: p_read_2 [1/1] 0.00ns
:1  %p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read6)

ST_1: p_read_3 [1/1] 0.00ns
:2  %p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read5)

ST_1: p_read_4 [1/1] 0.00ns
:3  %p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read4)

ST_1: p_read_5 [1/1] 0.00ns
:4  %p_read_5 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)

ST_1: p_read_6 [1/1] 0.00ns
:5  %p_read_6 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)

ST_1: p_read_7 [1/1] 0.00ns
:6  %p_read_7 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)

ST_1: p_read_8 [1/1] 0.00ns
:7  %p_read_8 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)

ST_1: bottom_right_read [1/1] 0.00ns
:8  %bottom_right_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %bottom_right)

ST_1: top_left_read [1/1] 0.00ns
:9  %top_left_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %top_left)

ST_1: stg_34 [1/1] 1.57ns
:10  br label %1


 <State 2>: 3.89ns
ST_2: off_col [1/1] 0.00ns
:0  %off_col = phi i10 [ 0, %0 ], [ %off_col_1, %._crit_edge ]

ST_2: off_col_cast2 [1/1] 0.00ns
:1  %off_col_cast2 = zext i10 %off_col to i32

ST_2: exitcond1 [1/1] 2.07ns
:2  %exitcond1 = icmp eq i10 %off_col, -240

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_2: off_col_1 [1/1] 1.84ns
:4  %off_col_1 = add i10 %off_col, 1

ST_2: stg_40 [1/1] 1.57ns
:5  br i1 %exitcond1, label %.preheader, label %2

ST_2: stg_41 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1808) nounwind

ST_2: tmp [1/1] 2.52ns
:1  %tmp = icmp eq i32 %off_col_cast2, %bottom_right_read

ST_2: tmp_5 [1/1] 2.52ns
:2  %tmp_5 = icmp eq i32 %off_col_cast2, %top_left_read

ST_2: or_cond [1/1] 1.37ns
:3  %or_cond = or i1 %tmp, %tmp_5

ST_2: stg_45 [1/1] 0.00ns
:4  br i1 %or_cond, label %._crit_edge, label %3

ST_2: tmp_6 [1/1] 0.00ns
:0  %tmp_6 = zext i10 %off_col to i64

ST_2: s_col_temp_0_addr [1/1] 0.00ns
:1  %s_col_temp_0_addr = getelementptr [784 x float]* %s_col_temp_0, i64 0, i64 %tmp_6

ST_2: w_in [2/2] 2.71ns
:2  %w_in = load float* %s_col_temp_0_addr, align 4

ST_2: s_col_temp_1_addr [1/1] 0.00ns
:3  %s_col_temp_1_addr = getelementptr [784 x float]* %s_col_temp_1, i64 0, i64 %tmp_6

ST_2: y_in [2/2] 2.71ns
:4  %y_in = load float* %s_col_temp_1_addr, align 4


 <State 3>: 8.41ns
ST_3: w_in [1/2] 2.71ns
:2  %w_in = load float* %s_col_temp_0_addr, align 4

ST_3: y_in [1/2] 2.71ns
:4  %y_in = load float* %s_col_temp_1_addr, align 4

ST_3: tmp_i [4/4] 5.70ns
:5  %tmp_i = fmul float %w_in, %p_read_8

ST_3: tmp_3_i [4/4] 5.70ns
:6  %tmp_3_i = fmul float %y_in, %p_read_6

ST_3: tmp_i8 [4/4] 5.70ns
:8  %tmp_i8 = fmul float %w_in, %p_read_7

ST_3: tmp_3_i9 [4/4] 5.70ns
:9  %tmp_3_i9 = fmul float %y_in, %p_read_5


 <State 4>: 5.70ns
ST_4: tmp_i [3/4] 5.70ns
:5  %tmp_i = fmul float %w_in, %p_read_8

ST_4: tmp_3_i [3/4] 5.70ns
:6  %tmp_3_i = fmul float %y_in, %p_read_6

ST_4: tmp_i8 [3/4] 5.70ns
:8  %tmp_i8 = fmul float %w_in, %p_read_7

ST_4: tmp_3_i9 [3/4] 5.70ns
:9  %tmp_3_i9 = fmul float %y_in, %p_read_5


 <State 5>: 5.70ns
ST_5: tmp_i [2/4] 5.70ns
:5  %tmp_i = fmul float %w_in, %p_read_8

ST_5: tmp_3_i [2/4] 5.70ns
:6  %tmp_3_i = fmul float %y_in, %p_read_6

ST_5: tmp_i8 [2/4] 5.70ns
:8  %tmp_i8 = fmul float %w_in, %p_read_7

ST_5: tmp_3_i9 [2/4] 5.70ns
:9  %tmp_3_i9 = fmul float %y_in, %p_read_5


 <State 6>: 5.70ns
ST_6: tmp_i [1/4] 5.70ns
:5  %tmp_i = fmul float %w_in, %p_read_8

ST_6: tmp_3_i [1/4] 5.70ns
:6  %tmp_3_i = fmul float %y_in, %p_read_6

ST_6: tmp_i8 [1/4] 5.70ns
:8  %tmp_i8 = fmul float %w_in, %p_read_7

ST_6: tmp_3_i9 [1/4] 5.70ns
:9  %tmp_3_i9 = fmul float %y_in, %p_read_5


 <State 7>: 7.26ns
ST_7: w_out [5/5] 7.26ns
:7  %w_out = fadd float %tmp_i, %tmp_3_i

ST_7: y_out [5/5] 7.26ns
:10  %y_out = fadd float %tmp_i8, %tmp_3_i9


 <State 8>: 7.26ns
ST_8: w_out [4/5] 7.26ns
:7  %w_out = fadd float %tmp_i, %tmp_3_i

ST_8: y_out [4/5] 7.26ns
:10  %y_out = fadd float %tmp_i8, %tmp_3_i9


 <State 9>: 7.26ns
ST_9: w_out [3/5] 7.26ns
:7  %w_out = fadd float %tmp_i, %tmp_3_i

ST_9: y_out [3/5] 7.26ns
:10  %y_out = fadd float %tmp_i8, %tmp_3_i9


 <State 10>: 7.26ns
ST_10: w_out [2/5] 7.26ns
:7  %w_out = fadd float %tmp_i, %tmp_3_i

ST_10: y_out [2/5] 7.26ns
:10  %y_out = fadd float %tmp_i8, %tmp_3_i9


 <State 11>: 7.26ns
ST_11: w_out [1/5] 7.26ns
:7  %w_out = fadd float %tmp_i, %tmp_3_i

ST_11: y_out [1/5] 7.26ns
:10  %y_out = fadd float %tmp_i8, %tmp_3_i9


 <State 12>: 2.71ns
ST_12: stg_79 [1/1] 2.71ns
:11  store float %w_out, float* %s_col_temp_0_addr, align 4

ST_12: stg_80 [1/1] 2.71ns
:12  store float %y_out, float* %s_col_temp_1_addr, align 4

ST_12: stg_81 [1/1] 0.00ns
:13  br label %._crit_edge

ST_12: stg_82 [1/1] 0.00ns
._crit_edge:0  br label %1


 <State 13>: 3.89ns
ST_13: off_row [1/1] 0.00ns
.preheader:0  %off_row = phi i10 [ %off_row_1, %._crit_edge3 ], [ 0, %1 ]

ST_13: off_row_cast1 [1/1] 0.00ns
.preheader:1  %off_row_cast1 = zext i10 %off_row to i32

ST_13: exitcond [1/1] 2.07ns
.preheader:2  %exitcond = icmp eq i10 %off_row, -240

ST_13: empty_8 [1/1] 0.00ns
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_13: off_row_1 [1/1] 1.84ns
.preheader:4  %off_row_1 = add i10 %off_row, 1

ST_13: stg_88 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %6, label %4

ST_13: stg_89 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1809) nounwind

ST_13: tmp_7 [1/1] 2.52ns
:1  %tmp_7 = icmp eq i32 %off_row_cast1, %bottom_right_read

ST_13: tmp_8 [1/1] 2.52ns
:2  %tmp_8 = icmp eq i32 %off_row_cast1, %top_left_read

ST_13: or_cond2 [1/1] 1.37ns
:3  %or_cond2 = or i1 %tmp_7, %tmp_8

ST_13: stg_93 [1/1] 0.00ns
:4  br i1 %or_cond2, label %._crit_edge3, label %5

ST_13: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i10 %off_row to i64

ST_13: s_row_temp_0_addr [1/1] 0.00ns
:1  %s_row_temp_0_addr = getelementptr [784 x float]* %s_row_temp_0, i64 0, i64 %tmp_s

ST_13: w_in_1 [2/2] 2.71ns
:2  %w_in_1 = load float* %s_row_temp_0_addr, align 4

ST_13: s_row_temp_1_addr [1/1] 0.00ns
:3  %s_row_temp_1_addr = getelementptr [784 x float]* %s_row_temp_1, i64 0, i64 %tmp_s

ST_13: x_in [2/2] 2.71ns
:4  %x_in = load float* %s_row_temp_1_addr, align 4

ST_13: stg_99 [1/1] 0.00ns
:0  ret void


 <State 14>: 8.41ns
ST_14: w_in_1 [1/2] 2.71ns
:2  %w_in_1 = load float* %s_row_temp_0_addr, align 4

ST_14: x_in [1/2] 2.71ns
:4  %x_in = load float* %s_row_temp_1_addr, align 4

ST_14: tmp_i1 [4/4] 5.70ns
:5  %tmp_i1 = fmul float %w_in_1, %p_read_4

ST_14: tmp_3_i1 [4/4] 5.70ns
:6  %tmp_3_i1 = fmul float %x_in, %p_read_2

ST_14: tmp_i2 [4/4] 5.70ns
:8  %tmp_i2 = fmul float %w_in_1, %p_read_3

ST_14: tmp_3_i2 [4/4] 5.70ns
:9  %tmp_3_i2 = fmul float %x_in, %p_read_1


 <State 15>: 5.70ns
ST_15: tmp_i1 [3/4] 5.70ns
:5  %tmp_i1 = fmul float %w_in_1, %p_read_4

ST_15: tmp_3_i1 [3/4] 5.70ns
:6  %tmp_3_i1 = fmul float %x_in, %p_read_2

ST_15: tmp_i2 [3/4] 5.70ns
:8  %tmp_i2 = fmul float %w_in_1, %p_read_3

ST_15: tmp_3_i2 [3/4] 5.70ns
:9  %tmp_3_i2 = fmul float %x_in, %p_read_1


 <State 16>: 5.70ns
ST_16: tmp_i1 [2/4] 5.70ns
:5  %tmp_i1 = fmul float %w_in_1, %p_read_4

ST_16: tmp_3_i1 [2/4] 5.70ns
:6  %tmp_3_i1 = fmul float %x_in, %p_read_2

ST_16: tmp_i2 [2/4] 5.70ns
:8  %tmp_i2 = fmul float %w_in_1, %p_read_3

ST_16: tmp_3_i2 [2/4] 5.70ns
:9  %tmp_3_i2 = fmul float %x_in, %p_read_1


 <State 17>: 5.70ns
ST_17: tmp_i1 [1/4] 5.70ns
:5  %tmp_i1 = fmul float %w_in_1, %p_read_4

ST_17: tmp_3_i1 [1/4] 5.70ns
:6  %tmp_3_i1 = fmul float %x_in, %p_read_2

ST_17: tmp_i2 [1/4] 5.70ns
:8  %tmp_i2 = fmul float %w_in_1, %p_read_3

ST_17: tmp_3_i2 [1/4] 5.70ns
:9  %tmp_3_i2 = fmul float %x_in, %p_read_1


 <State 18>: 7.26ns
ST_18: w_out_1 [5/5] 7.26ns
:7  %w_out_1 = fadd float %tmp_i1, %tmp_3_i1

ST_18: x_out [5/5] 7.26ns
:10  %x_out = fadd float %tmp_i2, %tmp_3_i2


 <State 19>: 7.26ns
ST_19: w_out_1 [4/5] 7.26ns
:7  %w_out_1 = fadd float %tmp_i1, %tmp_3_i1

ST_19: x_out [4/5] 7.26ns
:10  %x_out = fadd float %tmp_i2, %tmp_3_i2


 <State 20>: 7.26ns
ST_20: w_out_1 [3/5] 7.26ns
:7  %w_out_1 = fadd float %tmp_i1, %tmp_3_i1

ST_20: x_out [3/5] 7.26ns
:10  %x_out = fadd float %tmp_i2, %tmp_3_i2


 <State 21>: 7.26ns
ST_21: w_out_1 [2/5] 7.26ns
:7  %w_out_1 = fadd float %tmp_i1, %tmp_3_i1

ST_21: x_out [2/5] 7.26ns
:10  %x_out = fadd float %tmp_i2, %tmp_3_i2


 <State 22>: 7.26ns
ST_22: w_out_1 [1/5] 7.26ns
:7  %w_out_1 = fadd float %tmp_i1, %tmp_3_i1

ST_22: x_out [1/5] 7.26ns
:10  %x_out = fadd float %tmp_i2, %tmp_3_i2


 <State 23>: 2.71ns
ST_23: stg_128 [1/1] 2.71ns
:11  store float %w_out_1, float* %s_row_temp_0_addr, align 4

ST_23: stg_129 [1/1] 2.71ns
:12  store float %x_out, float* %s_row_temp_1_addr, align 4

ST_23: stg_130 [1/1] 0.00ns
:13  br label %._crit_edge3

ST_23: stg_131 [1/1] 0.00ns
._crit_edge3:0  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ top_left]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bottom_right]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_col_temp_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s_col_temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s_row_temp_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ s_row_temp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1          (read             ) [ 001111111111111111111111]
p_read_2          (read             ) [ 001111111111111111111111]
p_read_3          (read             ) [ 001111111111111111111111]
p_read_4          (read             ) [ 001111111111111111111111]
p_read_5          (read             ) [ 001111111111100000000000]
p_read_6          (read             ) [ 001111111111100000000000]
p_read_7          (read             ) [ 001111111111100000000000]
p_read_8          (read             ) [ 001111111111100000000000]
bottom_right_read (read             ) [ 001111111111111111111111]
top_left_read     (read             ) [ 001111111111111111111111]
stg_34            (br               ) [ 011111111111100000000000]
off_col           (phi              ) [ 001000000000000000000000]
off_col_cast2     (zext             ) [ 000000000000000000000000]
exitcond1         (icmp             ) [ 001111111111100000000000]
empty             (speclooptripcount) [ 000000000000000000000000]
off_col_1         (add              ) [ 011111111111100000000000]
stg_40            (br               ) [ 001111111111111111111111]
stg_41            (specloopname     ) [ 000000000000000000000000]
tmp               (icmp             ) [ 000000000000000000000000]
tmp_5             (icmp             ) [ 000000000000000000000000]
or_cond           (or               ) [ 001111111111100000000000]
stg_45            (br               ) [ 000000000000000000000000]
tmp_6             (zext             ) [ 000000000000000000000000]
s_col_temp_0_addr (getelementptr    ) [ 000111111111100000000000]
s_col_temp_1_addr (getelementptr    ) [ 000111111111100000000000]
w_in              (load             ) [ 000011100000000000000000]
y_in              (load             ) [ 000011100000000000000000]
tmp_i             (fmul             ) [ 000000011111000000000000]
tmp_3_i           (fmul             ) [ 000000011111000000000000]
tmp_i8            (fmul             ) [ 000000011111000000000000]
tmp_3_i9          (fmul             ) [ 000000011111000000000000]
w_out             (fadd             ) [ 001000000000100000000000]
y_out             (fadd             ) [ 001000000000100000000000]
stg_79            (store            ) [ 000000000000000000000000]
stg_80            (store            ) [ 000000000000000000000000]
stg_81            (br               ) [ 000000000000000000000000]
stg_82            (br               ) [ 011111111111100000000000]
off_row           (phi              ) [ 000000000000010000000000]
off_row_cast1     (zext             ) [ 000000000000000000000000]
exitcond          (icmp             ) [ 000000000000011111111111]
empty_8           (speclooptripcount) [ 000000000000000000000000]
off_row_1         (add              ) [ 001000000000011111111111]
stg_88            (br               ) [ 000000000000000000000000]
stg_89            (specloopname     ) [ 000000000000000000000000]
tmp_7             (icmp             ) [ 000000000000000000000000]
tmp_8             (icmp             ) [ 000000000000000000000000]
or_cond2          (or               ) [ 000000000000011111111111]
stg_93            (br               ) [ 000000000000000000000000]
tmp_s             (zext             ) [ 000000000000000000000000]
s_row_temp_0_addr (getelementptr    ) [ 000000000000001111111111]
s_row_temp_1_addr (getelementptr    ) [ 000000000000001111111111]
stg_99            (ret              ) [ 000000000000000000000000]
w_in_1            (load             ) [ 000000000000000111000000]
x_in              (load             ) [ 000000000000000111000000]
tmp_i1            (fmul             ) [ 000000000000000000111110]
tmp_3_i1          (fmul             ) [ 000000000000000000111110]
tmp_i2            (fmul             ) [ 000000000000000000111110]
tmp_3_i2          (fmul             ) [ 000000000000000000111110]
w_out_1           (fadd             ) [ 000000000000010000000001]
x_out             (fadd             ) [ 000000000000010000000001]
stg_128           (store            ) [ 000000000000000000000000]
stg_129           (store            ) [ 000000000000000000000000]
stg_130           (br               ) [ 000000000000000000000000]
stg_131           (br               ) [ 001000000000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="top_left">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_left"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bottom_right">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bottom_right"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_col_temp_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_col_temp_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_col_temp_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_col_temp_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_row_temp_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_row_temp_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_row_temp_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_row_temp_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_read_1_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_2_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_3_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_read_4_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_read_5_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_read_6_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_7_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_8_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="bottom_right_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bottom_right_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="top_left_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="top_left_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="s_col_temp_0_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="10" slack="0"/>
<pin id="114" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_col_temp_0_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="10" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w_in/2 stg_79/12 "/>
</bind>
</comp>

<comp id="122" class="1004" name="s_col_temp_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_col_temp_1_addr/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="10" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="y_in/2 stg_80/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="s_row_temp_0_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_row_temp_0_addr/13 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="w_in_1/13 stg_128/23 "/>
</bind>
</comp>

<comp id="146" class="1004" name="s_row_temp_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_row_temp_1_addr/13 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_in/13 stg_129/23 "/>
</bind>
</comp>

<comp id="158" class="1005" name="off_col_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="10" slack="1"/>
<pin id="160" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="off_col (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="off_col_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="off_col/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="off_row_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="10" slack="1"/>
<pin id="171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="off_row (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="off_row_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="off_row/13 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_out/7 w_out_1/18 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="y_out/7 x_out/18 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2"/>
<pin id="191" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/3 tmp_i1/14 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2"/>
<pin id="196" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i/3 tmp_3_i1/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="2"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i8/3 tmp_i2/14 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="2"/>
<pin id="206" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_3_i9/3 tmp_3_i2/14 "/>
</bind>
</comp>

<comp id="212" class="1005" name="reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i tmp_i1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i tmp_3_i1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i8 tmp_i2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_i9 tmp_3_i2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_out w_out_1 "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_out x_out "/>
</bind>
</comp>

<comp id="244" class="1004" name="off_col_cast2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="off_col_cast2/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="exitcond1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="0"/>
<pin id="250" dir="0" index="1" bw="10" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="off_col_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="off_col_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="1"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_5_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="1"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="or_cond_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_6_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="off_row_cast1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="off_row_cast1/13 "/>
</bind>
</comp>

<comp id="286" class="1004" name="exitcond_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="10" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="292" class="1004" name="off_row_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="off_row_1/13 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="2"/>
<pin id="306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="308" class="1004" name="or_cond2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/13 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_s_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/13 "/>
</bind>
</comp>

<comp id="320" class="1005" name="p_read_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="3"/>
<pin id="322" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="p_read_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="3"/>
<pin id="327" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_read_3_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="3"/>
<pin id="332" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_read_4_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="3"/>
<pin id="337" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="p_read_5_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="2"/>
<pin id="342" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="345" class="1005" name="p_read_6_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2"/>
<pin id="347" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_read_7_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2"/>
<pin id="352" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_read_8_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2"/>
<pin id="357" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="360" class="1005" name="bottom_right_read_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bottom_right_read "/>
</bind>
</comp>

<comp id="366" class="1005" name="top_left_read_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="top_left_read "/>
</bind>
</comp>

<comp id="375" class="1005" name="off_col_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="0"/>
<pin id="377" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="off_col_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="or_cond_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="10"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="384" class="1005" name="s_col_temp_0_addr_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="1"/>
<pin id="386" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_col_temp_0_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="s_col_temp_1_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="1"/>
<pin id="391" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_col_temp_1_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="w_in_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_in "/>
</bind>
</comp>

<comp id="400" class="1005" name="y_in_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="1"/>
<pin id="402" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_in "/>
</bind>
</comp>

<comp id="409" class="1005" name="off_row_1_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="off_row_1 "/>
</bind>
</comp>

<comp id="414" class="1005" name="or_cond2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="10"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="418" class="1005" name="s_row_temp_0_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="1"/>
<pin id="420" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_row_temp_0_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="s_row_temp_1_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="1"/>
<pin id="425" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="s_row_temp_1_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="w_in_1_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_in_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="x_in_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_in "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="28" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="46" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="192"><net_src comp="117" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="129" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="117" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="129" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="141" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="209"><net_src comp="153" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="210"><net_src comp="141" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="211"><net_src comp="153" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="188" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="220"><net_src comp="193" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="225"><net_src comp="198" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="230"><net_src comp="203" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="235"><net_src comp="180" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="241"><net_src comp="184" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="247"><net_src comp="162" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="162" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="34" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="162" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="244" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="244" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="260" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="162" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="285"><net_src comp="173" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="173" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="34" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="173" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="282" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="282" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="298" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="303" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="173" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="323"><net_src comp="50" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="328"><net_src comp="56" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="333"><net_src comp="62" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="338"><net_src comp="68" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="343"><net_src comp="74" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="348"><net_src comp="80" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="353"><net_src comp="86" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="358"><net_src comp="92" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="363"><net_src comp="98" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="369"><net_src comp="104" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="378"><net_src comp="254" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="383"><net_src comp="270" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="110" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="392"><net_src comp="122" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="397"><net_src comp="117" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="403"><net_src comp="129" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="412"><net_src comp="292" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="417"><net_src comp="308" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="134" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="426"><net_src comp="146" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="431"><net_src comp="141" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="437"><net_src comp="153" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="203" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_col_temp_0 | {12 }
	Port: s_col_temp_1 | {12 }
	Port: s_row_temp_0 | {23 }
	Port: s_row_temp_1 | {23 }
 - Input state : 
	Port: dut_update_off_diag_s : top_left | {1 }
	Port: dut_update_off_diag_s : bottom_right | {1 }
	Port: dut_update_off_diag_s : p_read | {1 }
	Port: dut_update_off_diag_s : p_read1 | {1 }
	Port: dut_update_off_diag_s : p_read2 | {1 }
	Port: dut_update_off_diag_s : p_read3 | {1 }
	Port: dut_update_off_diag_s : p_read4 | {1 }
	Port: dut_update_off_diag_s : p_read5 | {1 }
	Port: dut_update_off_diag_s : p_read6 | {1 }
	Port: dut_update_off_diag_s : p_read7 | {1 }
	Port: dut_update_off_diag_s : s_col_temp_0 | {2 3 }
	Port: dut_update_off_diag_s : s_col_temp_1 | {2 3 }
	Port: dut_update_off_diag_s : s_row_temp_0 | {13 14 }
	Port: dut_update_off_diag_s : s_row_temp_1 | {13 14 }
  - Chain level:
	State 1
	State 2
		off_col_cast2 : 1
		exitcond1 : 1
		off_col_1 : 1
		stg_40 : 2
		tmp : 2
		tmp_5 : 2
		or_cond : 3
		stg_45 : 3
		tmp_6 : 1
		s_col_temp_0_addr : 2
		w_in : 3
		s_col_temp_1_addr : 2
		y_in : 3
	State 3
		tmp_i : 1
		tmp_3_i : 1
		tmp_i8 : 1
		tmp_3_i9 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		off_row_cast1 : 1
		exitcond : 1
		off_row_1 : 1
		stg_88 : 2
		tmp_7 : 2
		tmp_8 : 2
		or_cond2 : 3
		stg_93 : 3
		tmp_s : 1
		s_row_temp_0_addr : 2
		w_in_1 : 3
		s_row_temp_1_addr : 2
		x_in : 3
	State 14
		tmp_i1 : 1
		tmp_3_i1 : 1
		tmp_i2 : 1
		tmp_3_i2 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_188          |    3    |   143   |   321   |
|   fmul   |          grp_fu_193          |    3    |   143   |   321   |
|          |          grp_fu_198          |    3    |   143   |   321   |
|          |          grp_fu_203          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_180          |    2    |   205   |   390   |
|          |          grp_fu_184          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_248       |    0    |    0    |    4    |
|          |          tmp_fu_260          |    0    |    0    |    11   |
|   icmp   |         tmp_5_fu_265         |    0    |    0    |    11   |
|          |        exitcond_fu_286       |    0    |    0    |    4    |
|          |         tmp_7_fu_298         |    0    |    0    |    11   |
|          |         tmp_8_fu_303         |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|    add   |       off_col_1_fu_254       |    0    |    0    |    10   |
|          |       off_row_1_fu_292       |    0    |    0    |    10   |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_cond_fu_270        |    0    |    0    |    1    |
|          |        or_cond2_fu_308       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |      p_read_1_read_fu_50     |    0    |    0    |    0    |
|          |      p_read_2_read_fu_56     |    0    |    0    |    0    |
|          |      p_read_3_read_fu_62     |    0    |    0    |    0    |
|          |      p_read_4_read_fu_68     |    0    |    0    |    0    |
|   read   |      p_read_5_read_fu_74     |    0    |    0    |    0    |
|          |      p_read_6_read_fu_80     |    0    |    0    |    0    |
|          |      p_read_7_read_fu_86     |    0    |    0    |    0    |
|          |      p_read_8_read_fu_92     |    0    |    0    |    0    |
|          | bottom_right_read_read_fu_98 |    0    |    0    |    0    |
|          |   top_left_read_read_fu_104  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     off_col_cast2_fu_244     |    0    |    0    |    0    |
|   zext   |         tmp_6_fu_276         |    0    |    0    |    0    |
|          |     off_row_cast1_fu_282     |    0    |    0    |    0    |
|          |         tmp_s_fu_314         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    16   |   982   |   2138  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|bottom_right_read_reg_360|   32   |
|    off_col_1_reg_375    |   10   |
|     off_col_reg_158     |   10   |
|    off_row_1_reg_409    |   10   |
|     off_row_reg_169     |   10   |
|     or_cond2_reg_414    |    1   |
|     or_cond_reg_380     |    1   |
|     p_read_1_reg_320    |   32   |
|     p_read_2_reg_325    |   32   |
|     p_read_3_reg_330    |   32   |
|     p_read_4_reg_335    |   32   |
|     p_read_5_reg_340    |   32   |
|     p_read_6_reg_345    |   32   |
|     p_read_7_reg_350    |   32   |
|     p_read_8_reg_355    |   32   |
|         reg_212         |   32   |
|         reg_217         |   32   |
|         reg_222         |   32   |
|         reg_227         |   32   |
|         reg_232         |   32   |
|         reg_238         |   32   |
|s_col_temp_0_addr_reg_384|   10   |
|s_col_temp_1_addr_reg_389|   10   |
|s_row_temp_0_addr_reg_418|   10   |
|s_row_temp_1_addr_reg_423|   10   |
|  top_left_read_reg_366  |   32   |
|      w_in_1_reg_428     |   32   |
|       w_in_reg_394      |   32   |
|       x_in_reg_434      |   32   |
|       y_in_reg_400      |   32   |
+-------------------------+--------+
|          Total          |   722  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_129 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_141 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    10   |
|     grp_fu_188    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_193    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_193    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_198    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_198    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_203    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_203    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   848  ||  18.852 ||   296   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   982  |  2138  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   18   |    -   |   296  |
|  Register |    -   |    -   |   722  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   18   |  1704  |  2434  |
+-----------+--------+--------+--------+--------+
