C51 COMPILER V9.53.0.0   INTERRUPTS                                                        10/04/2016 13:04:47 PAGE 1   


C51 COMPILER V9.53.0.0, COMPILATION OF MODULE INTERRUPTS
OBJECT MODULE PLACED IN .\src\Interrupts.OBJ
COMPILER INVOKED BY: c:\SiliconLabs\SimplicityStudio\v3\developer\toolchains\keil_8051\9.53\BIN\C51.exe C:\Users\john\Si
                    -mplicityStudio\v3_workspace\Soraa - MR16\src\Interrupts.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FLOAT
                    -FUZZY(3) OPTIMIZE(8,SPEED) INTVECTOR(0X0000) INTPROMOTE INCDIR(C:/Users/john/SimplicityStudio/v3_workspace/Soraa - MR16/
                    -inc;C:/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/shared/si8051Base;C:/SiliconLabs/SimplicityStudi
                    -o/v3/developer/sdks/si8051/v3//Device/EFM8BB3;C:/SiliconLabs/SimplicityStudio/v3/developer/sdks/si8051/v3//Device/EFM8BB
                    -3/inc) PRINT(.\src\Interrupts.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src\Interrupts.OBJ)

line level    source

   1          //=========================================================
   2          // src/Interrupts.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB3_Register_Enums.h>
  11          #include "Scheduler.h"
  12          #include "PID.h"
  13          
  14          //-----------------------------------------------------------------------------
  15          // TIMER0_ISR
  16          //-----------------------------------------------------------------------------
  17          //
  18          // TIMER0 ISR Content goes here. Remember to clear flag bits:
  19          // TCON::TF0 (Timer 0 Overflow Flag)
  20          //
  21          //-----------------------------------------------------------------------------
  22          
  23          SI_INTERRUPT (TIMER0_ISR, TIMER0_IRQn)
  24          {
  25   1              //Time Base is 10.8ms
  26   1      
  27   1              SFRPAGE = 0x00;
  28   1      
  29   1              TCON &= 0xdf; //Clear the interrupt Flag
  30   1      
  31   1              Scheduler_CallBack();
  32   1      
  33   1      
  34   1      }
  35          
  36          //-----------------------------------------------------------------------------
  37          // ADC0EOC_ISR
  38          //-----------------------------------------------------------------------------
  39          //
  40          // ADC0EOC ISR Content goes here. Remember to clear flag bits:
  41          
  42          //
  43          //-----------------------------------------------------------------------------
  44          SI_INTERRUPT (ADC0EOC_ISR, ADC0EOC_IRQn)
  45          {
  46   1      
  47   1              SFRPAGE = 0x00;
  48   1      
  49   1              ADC0CN0 &= 0xDF;                        //It clears the ADC interrupt Flag
  50   1      
  51   1              GetADC(ADC0);
C51 COMPILER V9.53.0.0   INTERRUPTS                                                        10/04/2016 13:04:47 PAGE 2   

  52   1      
  53   1              ADC0=0;
  54   1      
  55   1              //ToogleTest1();
  56   1      
  57   1      }
  58          
  59          //-----------------------------------------------------------------------------
  60          // TIMER2_ISR
  61          //-----------------------------------------------------------------------------
  62          //
  63          // TIMER2 ISR Content goes here. Remember to clear flag bits:
  64          // TMR2CN0::TF2H (Timer # High Byte Overflow Flag)
  65          // TMR2CN0::TF2L (Timer # Low Byte Overflow Flag)
  66          //
  67          //-----------------------------------------------------------------------------
  68          
  69          SI_INTERRUPT (TIMER2_ISR, TIMER2_IRQn)
  70          {
  71   1              // Time base is 500us
  72   1              SFRPAGE = 0x00;
  73   1      
  74   1              TMR2CN0 &= 0x3F;                        //It clears the Timer 2 interrupt Flags
  75   1      
  76   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    155    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
