# CA2020-Project2

- description: 
  - A Computer architecture program that uses Verilog to simulate CPU's behavior
  - ex: Pipelining, Cache...
