Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7a52a4b5291143919add295d3c822335 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SPI_master_tb_behav xil_defaultlib.SPI_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.spi_master(SPI_MODE=3,CLKS_PER_H...
Compiling module xil_defaultlib.SPI_master_cs(SPI_MODE=3,CLKS_PE...
Compiling module xil_defaultlib.SPI_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SPI_master_tb_behav
