
/home/taka/RISCV/mmRISC/simulation/modelsim/riscv-arch-test/riscv-arch-test/work/rv32i_m/I/lbu-align-01.elf:     file format elf32-littleriscv


Disassembly of section .text.init:

90000000 <rvtest_entry_point>:

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN
90000000:	feedc0b7          	lui	ra,0xfeedc
90000004:	ead08093          	addi	ra,ra,-339 # feedbead <_end+0x6eed9ca9>
90000008:	ff76e137          	lui	sp,0xff76e
9000000c:	f5610113          	addi	sp,sp,-170 # ff76df56 <_end+0x6f76bd52>
90000010:	7fbb71b7          	lui	gp,0x7fbb7
90000014:	fab18193          	addi	gp,gp,-85 # 7fbb6fab <offset+0x7fbb6f7b>
90000018:	bfddb237          	lui	tp,0xbfddb
9000001c:	7d520213          	addi	tp,tp,2005 # bfddb7d5 <_end+0x2fdd95d1>
90000020:	00000297          	auipc	t0,0x0
90000024:	0d828293          	addi	t0,t0,216 # 900000f8 <rvtest_code_begin>
90000028:	00002317          	auipc	t1,0x2
9000002c:	fd830313          	addi	t1,t1,-40 # 90002000 <rvtest_data_begin>
90000030:	b7fbb3b7          	lui	t2,0xb7fbb
90000034:	6fa38393          	addi	t2,t2,1786 # b7fbb6fa <_end+0x27fb94f6>
90000038:	5bfde437          	lui	s0,0x5bfde
9000003c:	b7d40413          	addi	s0,s0,-1155 # 5bfddb7d <offset+0x5bfddb4d>
90000040:	adfef4b7          	lui	s1,0xadfef
90000044:	dbe48493          	addi	s1,s1,-578 # adfeedbe <_end+0x1dfecbba>
90000048:	56ff7537          	lui	a0,0x56ff7
9000004c:	6df50513          	addi	a0,a0,1759 # 56ff76df <offset+0x56ff76af>
90000050:	ab7fc5b7          	lui	a1,0xab7fc
90000054:	b6f58593          	addi	a1,a1,-1169 # ab7fbb6f <_end+0x1b7f996b>
90000058:	d5bfe637          	lui	a2,0xd5bfe
9000005c:	db760613          	addi	a2,a2,-585 # d5bfddb7 <_end+0x45bfbbb3>
90000060:	eadff6b7          	lui	a3,0xeadff
90000064:	edb68693          	addi	a3,a3,-293 # eadfeedb <_end+0x5adfccd7>
90000068:	f56ff737          	lui	a4,0xf56ff
9000006c:	76d70713          	addi	a4,a4,1901 # f56ff76d <_end+0x656fd569>
90000070:	fab807b7          	lui	a5,0xfab80
90000074:	bb678793          	addi	a5,a5,-1098 # fab7fbb6 <_end+0x6ab7d9b2>
90000078:	7d5c0837          	lui	a6,0x7d5c0
9000007c:	ddb80813          	addi	a6,a6,-549 # 7d5bfddb <offset+0x7d5bfdab>
90000080:	beae08b7          	lui	a7,0xbeae0
90000084:	eed88893          	addi	a7,a7,-275 # beadfeed <_end+0x2eaddce9>
90000088:	df570937          	lui	s2,0xdf570
9000008c:	f7690913          	addi	s2,s2,-138 # df56ff76 <_end+0x4f56dd72>
90000090:	6fab89b7          	lui	s3,0x6fab8
90000094:	fbb98993          	addi	s3,s3,-69 # 6fab7fbb <offset+0x6fab7f8b>
90000098:	b7d5ca37          	lui	s4,0xb7d5c
9000009c:	fdda0a13          	addi	s4,s4,-35 # b7d5bfdd <_end+0x27d59dd9>
900000a0:	dbeaeab7          	lui	s5,0xdbeae
900000a4:	feea8a93          	addi	s5,s5,-18 # dbeadfee <_end+0x4beabdea>
900000a8:	6df57b37          	lui	s6,0x6df57
900000ac:	ff7b0b13          	addi	s6,s6,-9 # 6df56ff7 <offset+0x6df56fc7>
900000b0:	b6fabbb7          	lui	s7,0xb6fab
900000b4:	7fbb8b93          	addi	s7,s7,2043 # b6fab7fb <_end+0x26fa95f7>
900000b8:	db7d6c37          	lui	s8,0xdb7d6
900000bc:	bfdc0c13          	addi	s8,s8,-1027 # db7d5bfd <_end+0x4b7d39f9>
900000c0:	edbebcb7          	lui	s9,0xedbeb
900000c4:	dfec8c93          	addi	s9,s9,-514 # edbeadfe <_end+0x5dbe8bfa>
900000c8:	76df5d37          	lui	s10,0x76df5
900000cc:	6ffd0d13          	addi	s10,s10,1791 # 76df56ff <offset+0x76df56cf>
900000d0:	bb6fbdb7          	lui	s11,0xbb6fb
900000d4:	b7fd8d93          	addi	s11,s11,-1153 # bb6fab7f <_end+0x2b6f897b>
900000d8:	ddb7de37          	lui	t3,0xddb7d
900000dc:	5bfe0e13          	addi	t3,t3,1471 # ddb7d5bf <_end+0x4db7b3bb>
900000e0:	eedbfeb7          	lui	t4,0xeedbf
900000e4:	adfe8e93          	addi	t4,t4,-1313 # eedbeadf <_end+0x5edbc8db>
900000e8:	f76dff37          	lui	t5,0xf76df
900000ec:	56ff0f13          	addi	t5,t5,1391 # f76df56f <_end+0x676dd36b>
900000f0:	fbb70fb7          	lui	t6,0xfbb70
900000f4:	ab7f8f93          	addi	t6,t6,-1353 # fbb6fab7 <_end+0x6bb6d8b3>

900000f8 <rvtest_code_begin>:

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*);check ISA:=regex(.*I.*);def TEST_CASE_1=True;",lbu-align)

RVTEST_SIGBASE( x9,signature_x9_1)
900000f8:	00002497          	auipc	s1,0x2
900000fc:	f1848493          	addi	s1,s1,-232 # 90002010 <begin_signature>

90000100 <inst_0>:

inst_0:
// rs1 != rd, rs1==x20, rd==x31, ea_align == 0 and (imm_val % 4) == 0, imm_val > 0
// opcode:lbu op1:x20; dest:x31; immval:0x20; align:0
TEST_LOAD(x9,x15,0,x20,x31,0x20,0,lbu,0)
90000100:	00002a17          	auipc	s4,0x2
90000104:	ee0a0a13          	addi	s4,s4,-288 # 90001fe0 <fromhost+0xee0>
90000108:	020a4f83          	lbu	t6,32(s4)
9000010c:	00000013          	nop
90000110:	00000013          	nop
90000114:	01f4a023          	sw	t6,0(s1)

90000118 <inst_1>:

inst_1:
// rs1 == rd, rs1==x22, rd==x22, ea_align == 0 and (imm_val % 4) == 1, 
// opcode:lbu op1:x22; dest:x22; immval:0x9; align:0
TEST_LOAD(x9,x15,0,x22,x22,0x9,4,lbu,0)
90000118:	00002b17          	auipc	s6,0x2
9000011c:	edfb0b13          	addi	s6,s6,-289 # 90001ff7 <fromhost+0xef7>
90000120:	009b4b03          	lbu	s6,9(s6)
90000124:	00000013          	nop
90000128:	00000013          	nop
9000012c:	0164a223          	sw	s6,4(s1)

90000130 <inst_2>:

inst_2:
// rs1==x7, rd==x13, ea_align == 0 and (imm_val % 4) == 2, imm_val < 0
// opcode:lbu op1:x7; dest:x13; immval:-0xa; align:0
TEST_LOAD(x9,x15,0,x7,x13,-0xa,8,lbu,0)
90000130:	00002397          	auipc	t2,0x2
90000134:	eda38393          	addi	t2,t2,-294 # 9000200a <rvtest_data_end+0x6>
90000138:	ff63c683          	lbu	a3,-10(t2)
9000013c:	00000013          	nop
90000140:	00000013          	nop
90000144:	00d4a423          	sw	a3,8(s1)

90000148 <inst_3>:

inst_3:
// rs1==x17, rd==x14, ea_align == 0 and (imm_val % 4) == 3, 
// opcode:lbu op1:x17; dest:x14; immval:-0x201; align:0
TEST_LOAD(x9,x15,0,x17,x14,-0x201,12,lbu,0)
90000148:	00002897          	auipc	a7,0x2
9000014c:	0b988893          	addi	a7,a7,185 # 90002201 <end_regstate+0x1>
90000150:	dff8c703          	lbu	a4,-513(a7)
90000154:	00000013          	nop
90000158:	00000013          	nop
9000015c:	00e4a623          	sw	a4,12(s1)

90000160 <inst_4>:

inst_4:
// rs1==x2, rd==x4, ea_align == 2 and (imm_val % 4) == 0, 
// opcode:lbu op1:x2; dest:x4; immval:0x400; align:2
TEST_LOAD(x9,x15,0,x2,x4,0x400,16,lbu,2)
90000160:	00002117          	auipc	sp,0x2
90000164:	aa210113          	addi	sp,sp,-1374 # 90001c02 <fromhost+0xb02>
90000168:	40014203          	lbu	tp,1024(sp)
9000016c:	00000013          	nop
90000170:	00000013          	nop
90000174:	0044a823          	sw	tp,16(s1)

90000178 <inst_5>:

inst_5:
// rs1==x13, rd==x28, ea_align == 2 and (imm_val % 4) == 1, 
// opcode:lbu op1:x13; dest:x28; immval:0x9; align:2
TEST_LOAD(x9,x15,0,x13,x28,0x9,20,lbu,2)
90000178:	00002697          	auipc	a3,0x2
9000017c:	e8168693          	addi	a3,a3,-383 # 90001ff9 <fromhost+0xef9>
90000180:	0096ce03          	lbu	t3,9(a3)
90000184:	00000013          	nop
90000188:	00000013          	nop
9000018c:	01c4aa23          	sw	t3,20(s1)

90000190 <inst_6>:

inst_6:
// rs1==x26, rd==x10, ea_align == 2 and (imm_val % 4) == 2, 
// opcode:lbu op1:x26; dest:x10; immval:-0x6; align:2
TEST_LOAD(x9,x15,0,x26,x10,-0x6,24,lbu,2)
90000190:	00002d17          	auipc	s10,0x2
90000194:	e78d0d13          	addi	s10,s10,-392 # 90002008 <rvtest_data_end+0x4>
90000198:	ffad4503          	lbu	a0,-6(s10)
9000019c:	00000013          	nop
900001a0:	00000013          	nop
900001a4:	00a4ac23          	sw	a0,24(s1)

900001a8 <inst_7>:

inst_7:
// rs1==x18, rd==x27, ea_align == 2 and (imm_val % 4) == 3, 
// opcode:lbu op1:x18; dest:x27; immval:0x7ff; align:2
TEST_LOAD(x9,x15,0,x18,x27,0x7ff,28,lbu,2)
900001a8:	00001917          	auipc	s2,0x1
900001ac:	65b90913          	addi	s2,s2,1627 # 90001803 <fromhost+0x703>
900001b0:	7ff94d83          	lbu	s11,2047(s2)
900001b4:	00000013          	nop
900001b8:	00000013          	nop
900001bc:	01b4ae23          	sw	s11,28(s1)

900001c0 <inst_8>:

inst_8:
// rs1==x14, rd==x7, ea_align == 1 and (imm_val % 4) == 0, 
// opcode:lbu op1:x14; dest:x7; immval:0x40; align:1
TEST_LOAD(x9,x15,0,x14,x7,0x40,32,lbu,1)
900001c0:	00002717          	auipc	a4,0x2
900001c4:	e0170713          	addi	a4,a4,-511 # 90001fc1 <fromhost+0xec1>
900001c8:	04074383          	lbu	t2,64(a4)
900001cc:	00000013          	nop
900001d0:	00000013          	nop
900001d4:	0274a023          	sw	t2,32(s1)

900001d8 <inst_9>:

inst_9:
// rs1==x1, rd==x23, ea_align == 1 and (imm_val % 4) == 1, 
// opcode:lbu op1:x1; dest:x23; immval:0x555; align:1
TEST_LOAD(x9,x15,0,x1,x23,0x555,36,lbu,1)
900001d8:	00002097          	auipc	ra,0x2
900001dc:	8d408093          	addi	ra,ra,-1836 # 90001aac <fromhost+0x9ac>
900001e0:	5550cb83          	lbu	s7,1365(ra)
900001e4:	00000013          	nop
900001e8:	00000013          	nop
900001ec:	0374a223          	sw	s7,36(s1)

900001f0 <inst_10>:

inst_10:
// rs1==x8, rd==x24, imm_val == 0, 
// opcode:lbu op1:x8; dest:x24; immval:0x0; align:0
TEST_LOAD(x9,x15,0,x8,x24,0x0,40,lbu,0)
900001f0:	00002417          	auipc	s0,0x2
900001f4:	e1040413          	addi	s0,s0,-496 # 90002000 <rvtest_data_begin>
900001f8:	00044c03          	lbu	s8,0(s0)
900001fc:	00000013          	nop
90000200:	00000013          	nop
90000204:	0384a423          	sw	s8,40(s1)

90000208 <inst_11>:

inst_11:
// rs1==x10, rd==x2, ea_align == 1 and (imm_val % 4) == 2, 
// opcode:lbu op1:x10; dest:x2; immval:-0x6; align:1
TEST_LOAD(x9,x15,0,x10,x2,-0x6,44,lbu,1)
90000208:	00002517          	auipc	a0,0x2
9000020c:	dff50513          	addi	a0,a0,-513 # 90002007 <rvtest_data_end+0x3>
90000210:	ffa54103          	lbu	sp,-6(a0)
90000214:	00000013          	nop
90000218:	00000013          	nop
9000021c:	0224a623          	sw	sp,44(s1)

90000220 <inst_12>:

inst_12:
// rs1==x24, rd==x30, ea_align == 1 and (imm_val % 4) == 3, 
// opcode:lbu op1:x24; dest:x30; immval:-0x41; align:1
TEST_LOAD(x9,x15,0,x24,x30,-0x41,48,lbu,1)
90000220:	00002c17          	auipc	s8,0x2
90000224:	e22c0c13          	addi	s8,s8,-478 # 90002042 <begin_signature+0x32>
90000228:	fbfc4f03          	lbu	t5,-65(s8)
9000022c:	00000013          	nop
90000230:	00000013          	nop
90000234:	03e4a823          	sw	t5,48(s1)

90000238 <inst_13>:

inst_13:
// rs1==x11, rd==x6, ea_align == 3 and (imm_val % 4) == 0, 
// opcode:lbu op1:x11; dest:x6; immval:0x8; align:3
TEST_LOAD(x9,x15,0,x11,x6,0x8,52,lbu,3)
90000238:	00002597          	auipc	a1,0x2
9000023c:	dc358593          	addi	a1,a1,-573 # 90001ffb <fromhost+0xefb>
90000240:	0085c303          	lbu	t1,8(a1)
90000244:	00000013          	nop
90000248:	00000013          	nop
9000024c:	0264aa23          	sw	t1,52(s1)

90000250 <inst_14>:

inst_14:
// rs1==x12, rd==x1, ea_align == 3 and (imm_val % 4) == 1, 
// opcode:lbu op1:x12; dest:x1; immval:0x555; align:3
TEST_LOAD(x9,x15,0,x12,x1,0x555,56,lbu,3)
90000250:	00002617          	auipc	a2,0x2
90000254:	85e60613          	addi	a2,a2,-1954 # 90001aae <fromhost+0x9ae>
90000258:	55564083          	lbu	ra,1365(a2)
9000025c:	00000013          	nop
90000260:	00000013          	nop
90000264:	0214ac23          	sw	ra,56(s1)

90000268 <inst_15>:

inst_15:
// rs1==x19, rd==x25, ea_align == 3 and (imm_val % 4) == 2, 
// opcode:lbu op1:x19; dest:x25; immval:0x2; align:3
TEST_LOAD(x9,x15,0,x19,x25,0x2,60,lbu,3)
90000268:	00002997          	auipc	s3,0x2
9000026c:	d9998993          	addi	s3,s3,-615 # 90002001 <rvtest_data_begin+0x1>
90000270:	0029cc83          	lbu	s9,2(s3)
90000274:	00000013          	nop
90000278:	00000013          	nop
9000027c:	0394ae23          	sw	s9,60(s1)

90000280 <inst_16>:

inst_16:
// rs1==x21, rd==x5, ea_align == 3 and (imm_val % 4) == 3, 
// opcode:lbu op1:x21; dest:x5; immval:-0x101; align:3
TEST_LOAD(x9,x15,0,x21,x5,-0x101,64,lbu,3)
90000280:	00002a97          	auipc	s5,0x2
90000284:	e84a8a93          	addi	s5,s5,-380 # 90002104 <begin_regstate+0x4>
90000288:	effac283          	lbu	t0,-257(s5)
9000028c:	00000013          	nop
90000290:	00000013          	nop
90000294:	0454a023          	sw	t0,64(s1)

90000298 <inst_17>:

inst_17:
// rs1==x28, rd==x20, 
// opcode:lbu op1:x28; dest:x20; immval:-0x800; align:0
TEST_LOAD(x9,x15,0,x28,x20,-0x800,68,lbu,0)
90000298:	00002e17          	auipc	t3,0x2
9000029c:	568e0e13          	addi	t3,t3,1384 # 90002800 <_end+0x5fc>
900002a0:	800e4a03          	lbu	s4,-2048(t3)
900002a4:	00000013          	nop
900002a8:	00000013          	nop
900002ac:	0544a223          	sw	s4,68(s1)

900002b0 <inst_18>:

inst_18:
// rs1==x3, rd==x12, 
// opcode:lbu op1:x3; dest:x12; immval:-0x800; align:0
TEST_LOAD(x9,x15,0,x3,x12,-0x800,72,lbu,0)
900002b0:	00002197          	auipc	gp,0x2
900002b4:	55018193          	addi	gp,gp,1360 # 90002800 <_end+0x5fc>
900002b8:	8001c603          	lbu	a2,-2048(gp)
900002bc:	00000013          	nop
900002c0:	00000013          	nop
900002c4:	04c4a423          	sw	a2,72(s1)

900002c8 <inst_19>:

inst_19:
// rs1==x6, rd==x16, 
// opcode:lbu op1:x6; dest:x16; immval:-0x800; align:0
TEST_LOAD(x9,x2,0,x6,x16,-0x800,76,lbu,0)
900002c8:	00002317          	auipc	t1,0x2
900002cc:	53830313          	addi	t1,t1,1336 # 90002800 <_end+0x5fc>
900002d0:	80034803          	lbu	a6,-2048(t1)
900002d4:	00000013          	nop
900002d8:	00000013          	nop
900002dc:	0504a623          	sw	a6,76(s1)
RVTEST_SIGBASE( x1,signature_x1_0)
900002e0:	00002097          	auipc	ra,0x2
900002e4:	d8008093          	addi	ra,ra,-640 # 90002060 <signature_x1_0>

900002e8 <inst_20>:

inst_20:
// rs1==x15, rd==x21, 
// opcode:lbu op1:x15; dest:x21; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x15,x21,-0x800,0,lbu,0)
900002e8:	00002797          	auipc	a5,0x2
900002ec:	51878793          	addi	a5,a5,1304 # 90002800 <_end+0x5fc>
900002f0:	8007ca83          	lbu	s5,-2048(a5)
900002f4:	00000013          	nop
900002f8:	00000013          	nop
900002fc:	0150a023          	sw	s5,0(ra)

90000300 <inst_21>:

inst_21:
// rs1==x29, rd==x19, 
// opcode:lbu op1:x29; dest:x19; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x29,x19,-0x800,4,lbu,0)
90000300:	00002e97          	auipc	t4,0x2
90000304:	500e8e93          	addi	t4,t4,1280 # 90002800 <_end+0x5fc>
90000308:	800ec983          	lbu	s3,-2048(t4)
9000030c:	00000013          	nop
90000310:	00000013          	nop
90000314:	0130a223          	sw	s3,4(ra)

90000318 <inst_22>:

inst_22:
// rs1==x25, rd==x11, 
// opcode:lbu op1:x25; dest:x11; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x25,x11,-0x800,8,lbu,0)
90000318:	00002c97          	auipc	s9,0x2
9000031c:	4e8c8c93          	addi	s9,s9,1256 # 90002800 <_end+0x5fc>
90000320:	800cc583          	lbu	a1,-2048(s9)
90000324:	00000013          	nop
90000328:	00000013          	nop
9000032c:	00b0a423          	sw	a1,8(ra)

90000330 <inst_23>:

inst_23:
// rs1==x30, rd==x17, 
// opcode:lbu op1:x30; dest:x17; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x30,x17,-0x800,12,lbu,0)
90000330:	00002f17          	auipc	t5,0x2
90000334:	4d0f0f13          	addi	t5,t5,1232 # 90002800 <_end+0x5fc>
90000338:	800f4883          	lbu	a7,-2048(t5)
9000033c:	00000013          	nop
90000340:	00000013          	nop
90000344:	0110a623          	sw	a7,12(ra)

90000348 <inst_24>:

inst_24:
// rs1==x4, rd==x18, 
// opcode:lbu op1:x4; dest:x18; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x4,x18,-0x800,16,lbu,0)
90000348:	00002217          	auipc	tp,0x2
9000034c:	4b820213          	addi	tp,tp,1208 # 90002800 <_end+0x5fc>
90000350:	80024903          	lbu	s2,-2048(tp) # fffff800 <_end+0x6fffd5fc>
90000354:	00000013          	nop
90000358:	00000013          	nop
9000035c:	0120a823          	sw	s2,16(ra)

90000360 <inst_25>:

inst_25:
// rs1==x5, rd==x9, 
// opcode:lbu op1:x5; dest:x9; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x5,x9,-0x800,20,lbu,0)
90000360:	00002297          	auipc	t0,0x2
90000364:	4a028293          	addi	t0,t0,1184 # 90002800 <_end+0x5fc>
90000368:	8002c483          	lbu	s1,-2048(t0)
9000036c:	00000013          	nop
90000370:	00000013          	nop
90000374:	0090aa23          	sw	s1,20(ra)

90000378 <inst_26>:

inst_26:
// rs1==x31, rd==x15, 
// opcode:lbu op1:x31; dest:x15; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x31,x15,-0x800,24,lbu,0)
90000378:	00002f97          	auipc	t6,0x2
9000037c:	488f8f93          	addi	t6,t6,1160 # 90002800 <_end+0x5fc>
90000380:	800fc783          	lbu	a5,-2048(t6)
90000384:	00000013          	nop
90000388:	00000013          	nop
9000038c:	00f0ac23          	sw	a5,24(ra)

90000390 <inst_27>:

inst_27:
// rs1==x16, rd==x26, 
// opcode:lbu op1:x16; dest:x26; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x16,x26,-0x800,28,lbu,0)
90000390:	00002817          	auipc	a6,0x2
90000394:	47080813          	addi	a6,a6,1136 # 90002800 <_end+0x5fc>
90000398:	80084d03          	lbu	s10,-2048(a6)
9000039c:	00000013          	nop
900003a0:	00000013          	nop
900003a4:	01a0ae23          	sw	s10,28(ra)

900003a8 <inst_28>:

inst_28:
// rs1==x27, rd==x8, 
// opcode:lbu op1:x27; dest:x8; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x27,x8,-0x800,32,lbu,0)
900003a8:	00002d97          	auipc	s11,0x2
900003ac:	458d8d93          	addi	s11,s11,1112 # 90002800 <_end+0x5fc>
900003b0:	800dc403          	lbu	s0,-2048(s11)
900003b4:	00000013          	nop
900003b8:	00000013          	nop
900003bc:	0280a023          	sw	s0,32(ra)

900003c0 <inst_29>:

inst_29:
// rs1==x9, rd==x0, 
// opcode:lbu op1:x9; dest:x0; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x9,x0,-0x800,36,lbu,0)
900003c0:	00002497          	auipc	s1,0x2
900003c4:	44048493          	addi	s1,s1,1088 # 90002800 <_end+0x5fc>
900003c8:	8004c003          	lbu	zero,-2048(s1)
900003cc:	00000013          	nop
900003d0:	00000013          	nop
900003d4:	0200a223          	sw	zero,36(ra)

900003d8 <inst_30>:

inst_30:
// rs1==x23, rd==x3, 
// opcode:lbu op1:x23; dest:x3; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x23,x3,-0x800,40,lbu,0)
900003d8:	00002b97          	auipc	s7,0x2
900003dc:	428b8b93          	addi	s7,s7,1064 # 90002800 <_end+0x5fc>
900003e0:	800bc183          	lbu	gp,-2048(s7)
900003e4:	00000013          	nop
900003e8:	00000013          	nop
900003ec:	0230a423          	sw	gp,40(ra)

900003f0 <inst_31>:

inst_31:
// rd==x29, 
// opcode:lbu op1:x12; dest:x29; immval:-0x800; align:0
TEST_LOAD(x1,x2,0,x12,x29,-0x800,44,lbu,0)
900003f0:	00002617          	auipc	a2,0x2
900003f4:	41060613          	addi	a2,a2,1040 # 90002800 <_end+0x5fc>
900003f8:	80064e83          	lbu	t4,-2048(a2)
900003fc:	00000013          	nop
90000400:	00000013          	nop
90000404:	03d0a623          	sw	t4,44(ra)
90000408:	00000013          	nop
9000040c:	00000013          	nop

90000410 <rvtest_code_end>:
#endif


RVTEST_CODE_END
RVMODEL_HALT
90000410:	00408093          	addi	ra,ra,4
90000414:	00100093          	li	ra,1

90000418 <write_tohost>:
90000418:	00001f17          	auipc	t5,0x1
9000041c:	be1f2423          	sw	ra,-1048(t5) # 90001000 <tohost>

90000420 <self_loop>:
90000420:	0000006f          	j	90000420 <self_loop>
	...
