# Cache Simulator

A simple cache memory simulator for learning and experimenting with CPU cache behavior. This project supports:

- **Mapping Techniques:** Direct, Fully Associative, Set-Associative  
- **Replacement Policies:** LRU, FIFO, Random  
- **Configurable Parameters:** Cache size, block size, and associativity  

It tracks cache hits, misses, and miss rates, providing clear output to analyze performance. Perfect for students and enthusiasts exploring computer architecture concepts.
