

================================================================
== Vitis HLS Report for 'calculate_matrix'
================================================================
* Date:           Mon Aug 26 02:47:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        HLS
* Solution:       Unroll_and_Array_Partition (Vivado IP Flow Target)
* Product family: artix7l
* Target device:  xc7a75tl-ftg256-2L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.516 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  60.000 ns|  60.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_0_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 5 'read' 'a_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_0_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_0_0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 6 'read' 'b_0_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %a_0_0_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 7 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i8 %b_0_0_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 8 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%intermediate = mul i16 %zext_ln18_1, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 9 'mul' 'intermediate' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_0_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_0_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 10 'read' 'a_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_1_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_1_0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 11 'read' 'b_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i8 %a_0_1_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 12 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i8 %b_1_0_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 13 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [3/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 14 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_0_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_0_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 15 'read' 'b_0_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i8 %b_0_1_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 16 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_8 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 17 'mul' 'intermediate_8' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_1_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_0" [HLS_src/matrix_operations.cpp:18]   --->   Operation 18 'read' 'a_1_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i8 %a_1_0_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 19 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_10 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 20 'mul' 'intermediate_10' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [3/3] (1.38ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 21 'mul' 'intermediate_6' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 22 [2/3] (1.38ns) (grouped into DSP with root node add_ln20)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 22 'mul' 'mul_ln18' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_8 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 23 'mul' 'intermediate_8' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_10 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 24 'mul' 'intermediate_10' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [2/3] (1.38ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 25 'mul' 'intermediate_6' <Predicate = true> <Delay = 1.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 5.39>
ST_3 : Operation 26 [1/3] (0.00ns) (grouped into DSP with root node add_ln20)   --->   "%mul_ln18 = mul i16 %zext_ln18_3, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 26 'mul' 'mul_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 27 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %intermediate, i16 %mul_ln18" [HLS_src/matrix_operations.cpp:20]   --->   Operation 27 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 28 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_2)   --->   "%intermediate_8 = mul i16 %zext_ln18_4, i16 %zext_ln18" [HLS_src/matrix_operations.cpp:18]   --->   Operation 28 'mul' 'intermediate_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%b_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %b_1_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 29 'read' 'b_1_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i8 %b_1_1_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 30 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.63ns)   --->   "%mul_ln18_2 = mul i16 %zext_ln18_5, i16 %zext_ln18_2" [HLS_src/matrix_operations.cpp:18]   --->   Operation 31 'mul' 'mul_ln18_2' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_4)   --->   "%intermediate_10 = mul i16 %zext_ln18_6, i16 %zext_ln18_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 32 'mul' 'intermediate_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%a_1_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %a_1_1" [HLS_src/matrix_operations.cpp:18]   --->   Operation 33 'read' 'a_1_1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i8 %a_1_1_read" [HLS_src/matrix_operations.cpp:18]   --->   Operation 34 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.63ns)   --->   "%mul_ln18_4 = mul i16 %zext_ln18_7, i16 %zext_ln18_3" [HLS_src/matrix_operations.cpp:18]   --->   Operation 35 'mul' 'mul_ln18_4' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node add_ln20_6)   --->   "%intermediate_6 = mul i16 %zext_ln18_6, i16 %zext_ln18_4" [HLS_src/matrix_operations.cpp:18]   --->   Operation 36 'mul' 'intermediate_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 37 [1/1] (3.63ns)   --->   "%mul_ln18_6 = mul i16 %zext_ln18_7, i16 %zext_ln18_5" [HLS_src/matrix_operations.cpp:18]   --->   Operation 37 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_2 = add i16 %mul_ln18_2, i16 %intermediate_8" [HLS_src/matrix_operations.cpp:20]   --->   Operation 38 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 39 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_4 = add i16 %mul_ln18_4, i16 %intermediate_10" [HLS_src/matrix_operations.cpp:20]   --->   Operation 39 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [2/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_6 = add i16 %mul_ln18_6, i16 %intermediate_6" [HLS_src/matrix_operations.cpp:20]   --->   Operation 40 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.51>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS_src/matrix_operations.cpp:3]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0_1"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_0"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1_1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0_0"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0_1"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1_0"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1_1"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c_0_0"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c_0_1"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c_1_0"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c_1_1"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result_0_0"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result_0_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result_0_1"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result_0_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result_1_0"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result_1_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %result_1_1"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %result_1_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%c_0_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %c_0_0" [HLS_src/matrix_operations.cpp:20]   --->   Operation 74 'read' 'c_0_0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20 = add i16 %intermediate, i16 %mul_ln18" [HLS_src/matrix_operations.cpp:20]   --->   Operation 75 'add' 'add_ln20' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 76 [1/1] (1.84ns)   --->   "%intermediate_1 = add i16 %add_ln20, i16 %c_0_0_read" [HLS_src/matrix_operations.cpp:20]   --->   Operation 76 'add' 'intermediate_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.84ns)   --->   "%icmp_ln22 = icmp_ugt  i16 %intermediate_1, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 77 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i16 %intermediate_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 78 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.07ns)   --->   "%select_ln25 = select i1 %icmp_ln22, i8 128, i8 %trunc_ln25" [HLS_src/matrix_operations.cpp:25]   --->   Operation 79 'select' 'select_ln25' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%c_0_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %c_0_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 80 'read' 'c_0_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_2 = add i16 %mul_ln18_2, i16 %intermediate_8" [HLS_src/matrix_operations.cpp:20]   --->   Operation 81 'add' 'add_ln20_2' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [1/1] (1.84ns)   --->   "%intermediate_9 = add i16 %add_ln20_2, i16 %c_0_1_read" [HLS_src/matrix_operations.cpp:20]   --->   Operation 82 'add' 'intermediate_9' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.84ns)   --->   "%icmp_ln22_1 = icmp_ugt  i16 %intermediate_9, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 83 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i16 %intermediate_9" [HLS_src/matrix_operations.cpp:25]   --->   Operation 84 'trunc' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.07ns)   --->   "%select_ln25_1 = select i1 %icmp_ln22_1, i8 128, i8 %trunc_ln25_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 85 'select' 'select_ln25_1' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%c_1_0_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %c_1_0" [HLS_src/matrix_operations.cpp:20]   --->   Operation 86 'read' 'c_1_0_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_4 = add i16 %mul_ln18_4, i16 %intermediate_10" [HLS_src/matrix_operations.cpp:20]   --->   Operation 87 'add' 'add_ln20_4' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (1.84ns)   --->   "%intermediate_11 = add i16 %add_ln20_4, i16 %c_1_0_read" [HLS_src/matrix_operations.cpp:20]   --->   Operation 88 'add' 'intermediate_11' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.84ns)   --->   "%icmp_ln22_2 = icmp_ugt  i16 %intermediate_11, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 89 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln25_2 = trunc i16 %intermediate_11" [HLS_src/matrix_operations.cpp:25]   --->   Operation 90 'trunc' 'trunc_ln25_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.07ns)   --->   "%select_ln25_2 = select i1 %icmp_ln22_2, i8 128, i8 %trunc_ln25_2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 91 'select' 'select_ln25_2' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%c_1_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %c_1_1" [HLS_src/matrix_operations.cpp:20]   --->   Operation 92 'read' 'c_1_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (1.76ns) (root node of the DSP)   --->   "%add_ln20_6 = add i16 %mul_ln18_6, i16 %intermediate_6" [HLS_src/matrix_operations.cpp:20]   --->   Operation 93 'add' 'add_ln20_6' <Predicate = true> <Delay = 1.76> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.82> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (1.84ns)   --->   "%intermediate_7 = add i16 %add_ln20_6, i16 %c_1_1_read" [HLS_src/matrix_operations.cpp:20]   --->   Operation 94 'add' 'intermediate_7' <Predicate = true> <Delay = 1.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.84ns)   --->   "%icmp_ln22_3 = icmp_ugt  i16 %intermediate_7, i16 128" [HLS_src/matrix_operations.cpp:22]   --->   Operation 95 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 1.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln25_3 = trunc i16 %intermediate_7" [HLS_src/matrix_operations.cpp:25]   --->   Operation 96 'trunc' 'trunc_ln25_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.07ns)   --->   "%select_ln25_3 = select i1 %icmp_ln22_3, i8 128, i8 %trunc_ln25_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 97 'select' 'select_ln25_3' <Predicate = true> <Delay = 1.07> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %result_0_0, i8 %select_ln25" [HLS_src/matrix_operations.cpp:25]   --->   Operation 98 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %result_0_1, i8 %select_ln25_1" [HLS_src/matrix_operations.cpp:25]   --->   Operation 99 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %result_1_0, i8 %select_ln25_2" [HLS_src/matrix_operations.cpp:25]   --->   Operation 100 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %result_1_1, i8 %select_ln25_3" [HLS_src/matrix_operations.cpp:25]   --->   Operation 101 'write' 'write_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln28 = ret" [HLS_src/matrix_operations.cpp:28]   --->   Operation 102 'ret' 'ret_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ result_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ result_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ result_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ result_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_0_0_read        (read         ) [ 00000]
b_0_0_read        (read         ) [ 00000]
zext_ln18         (zext         ) [ 00110]
zext_ln18_1       (zext         ) [ 00110]
intermediate      (mul          ) [ 00111]
a_0_1_read        (read         ) [ 00000]
b_1_0_read        (read         ) [ 00000]
zext_ln18_2       (zext         ) [ 00110]
zext_ln18_3       (zext         ) [ 00110]
b_0_1_read        (read         ) [ 00000]
zext_ln18_4       (zext         ) [ 00110]
a_1_0_read        (read         ) [ 00000]
zext_ln18_6       (zext         ) [ 00110]
mul_ln18          (mul          ) [ 00001]
intermediate_8    (mul          ) [ 00001]
b_1_1_read        (read         ) [ 00000]
zext_ln18_5       (zext         ) [ 00000]
mul_ln18_2        (mul          ) [ 00001]
intermediate_10   (mul          ) [ 00001]
a_1_1_read        (read         ) [ 00000]
zext_ln18_7       (zext         ) [ 00000]
mul_ln18_4        (mul          ) [ 00001]
intermediate_6    (mul          ) [ 00001]
mul_ln18_6        (mul          ) [ 00001]
spectopmodule_ln3 (spectopmodule) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
c_0_0_read        (read         ) [ 00000]
add_ln20          (add          ) [ 00000]
intermediate_1    (add          ) [ 00000]
icmp_ln22         (icmp         ) [ 00000]
trunc_ln25        (trunc        ) [ 00000]
select_ln25       (select       ) [ 00000]
c_0_1_read        (read         ) [ 00000]
add_ln20_2        (add          ) [ 00000]
intermediate_9    (add          ) [ 00000]
icmp_ln22_1       (icmp         ) [ 00000]
trunc_ln25_1      (trunc        ) [ 00000]
select_ln25_1     (select       ) [ 00000]
c_1_0_read        (read         ) [ 00000]
add_ln20_4        (add          ) [ 00000]
intermediate_11   (add          ) [ 00000]
icmp_ln22_2       (icmp         ) [ 00000]
trunc_ln25_2      (trunc        ) [ 00000]
select_ln25_2     (select       ) [ 00000]
c_1_1_read        (read         ) [ 00000]
add_ln20_6        (add          ) [ 00000]
intermediate_7    (add          ) [ 00000]
icmp_ln22_3       (icmp         ) [ 00000]
trunc_ln25_3      (trunc        ) [ 00000]
select_ln25_3     (select       ) [ 00000]
write_ln25        (write        ) [ 00000]
write_ln25        (write        ) [ 00000]
write_ln25        (write        ) [ 00000]
write_ln25        (write        ) [ 00000]
ret_ln28          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_1_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_0_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_1_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="b_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="c_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="c_1_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="c_1_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="result_0_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_0_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="result_0_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_0_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="result_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_1_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="result_1_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_1_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="a_0_0_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_0_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_0_0_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_0_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_0_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_1_0_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_0_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_0_1_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_1_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a_1_0_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_0_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_1_1_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_1_read/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="a_1_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_1_read/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="c_0_0_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_0_read/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="c_0_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_0_1_read/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_1_0_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_0_read/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="c_1_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_1_1_read/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln25_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln25_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln25_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln25_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="0" index="2" bw="8" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln25/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln18_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln18_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="intermediate_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="intermediate/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln18_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln18_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln18_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln18_6_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln18_5_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul_ln18_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="2"/>
<pin id="195" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_2/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln18_7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="mul_ln18_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="2"/>
<pin id="204" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="mul_ln18_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_6/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="intermediate_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_1/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln22_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="9" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln25_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="select_ln25_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="0" index="2" bw="8" slack="0"/>
<pin id="231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="intermediate_9_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_9/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln22_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="9" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="trunc_ln25_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_1/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln25_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="intermediate_11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="0" index="1" bw="16" slack="0"/>
<pin id="263" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_11/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln22_2_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_2/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln25_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_2/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="select_ln25_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="intermediate_7_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="intermediate_7/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln22_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="9" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_3/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln25_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25_3/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln25_3_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="8" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/4 "/>
</bind>
</comp>

<comp id="308" class="1007" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln18/1 add_ln20/3 "/>
</bind>
</comp>

<comp id="316" class="1007" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="16" slack="0"/>
<pin id="320" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate_8/1 add_ln20_2/3 "/>
</bind>
</comp>

<comp id="325" class="1007" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="0" index="2" bw="16" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate_10/1 add_ln20_4/3 "/>
</bind>
</comp>

<comp id="334" class="1007" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="0" index="2" bw="16" slack="0"/>
<pin id="338" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="intermediate_6/1 add_ln20_6/3 "/>
</bind>
</comp>

<comp id="343" class="1005" name="zext_ln18_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="348" class="1005" name="zext_ln18_1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="353" class="1005" name="intermediate_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="2"/>
<pin id="355" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="intermediate "/>
</bind>
</comp>

<comp id="358" class="1005" name="zext_ln18_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="zext_ln18_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_3 "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln18_4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_4 "/>
</bind>
</comp>

<comp id="376" class="1005" name="zext_ln18_6_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="1"/>
<pin id="378" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_6 "/>
</bind>
</comp>

<comp id="382" class="1005" name="mul_ln18_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="1"/>
<pin id="384" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul_ln18_4_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="1"/>
<pin id="389" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="mul_ln18_6_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="1"/>
<pin id="394" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="32" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="50" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="56" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="58" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="64" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="158" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="70" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="76" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="88" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="94" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="100" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="188" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="106" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="52" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="212" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="217" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="223" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="240"><net_src comp="112" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="236" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="241" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="247" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="259"><net_src comp="251" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="264"><net_src comp="118" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="52" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="260" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="265" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="288"><net_src comp="124" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="284" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="289" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="313"><net_src comp="176" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="172" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="308" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="321"><net_src comp="180" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="158" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="192" pin="2"/><net_sink comp="316" pin=2"/></net>

<net id="324"><net_src comp="316" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="330"><net_src comp="184" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="162" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="201" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="333"><net_src comp="325" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="339"><net_src comp="184" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="180" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="206" pin="2"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="334" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="346"><net_src comp="158" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="351"><net_src comp="162" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="356"><net_src comp="166" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="361"><net_src comp="172" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="367"><net_src comp="176" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="373"><net_src comp="180" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="379"><net_src comp="184" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="385"><net_src comp="192" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="390"><net_src comp="201" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="395"><net_src comp="206" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="334" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_0_0 | {4 }
	Port: result_0_1 | {4 }
	Port: result_1_0 | {4 }
	Port: result_1_1 | {4 }
 - Input state : 
	Port: calculate_matrix : a_0_0 | {1 }
	Port: calculate_matrix : a_0_1 | {1 }
	Port: calculate_matrix : a_1_0 | {1 }
	Port: calculate_matrix : a_1_1 | {3 }
	Port: calculate_matrix : b_0_0 | {1 }
	Port: calculate_matrix : b_0_1 | {1 }
	Port: calculate_matrix : b_1_0 | {1 }
	Port: calculate_matrix : b_1_1 | {3 }
	Port: calculate_matrix : c_0_0 | {4 }
	Port: calculate_matrix : c_0_1 | {4 }
	Port: calculate_matrix : c_1_0 | {4 }
	Port: calculate_matrix : c_1_1 | {4 }
  - Chain level:
	State 1
		intermediate : 1
		mul_ln18 : 1
		intermediate_8 : 1
		intermediate_10 : 1
		intermediate_6 : 1
	State 2
	State 3
		add_ln20 : 1
		mul_ln18_2 : 1
		mul_ln18_4 : 1
		mul_ln18_6 : 1
		add_ln20_2 : 2
		add_ln20_4 : 2
		add_ln20_6 : 2
	State 4
		intermediate_1 : 1
		icmp_ln22 : 2
		trunc_ln25 : 2
		select_ln25 : 3
		intermediate_9 : 1
		icmp_ln22_1 : 2
		trunc_ln25_1 : 2
		select_ln25_1 : 3
		intermediate_11 : 1
		icmp_ln22_2 : 2
		trunc_ln25_2 : 2
		select_ln25_2 : 3
		intermediate_7 : 1
		icmp_ln22_3 : 2
		trunc_ln25_3 : 2
		select_ln25_3 : 3
		write_ln25 : 4
		write_ln25 : 4
		write_ln25 : 4
		write_ln25 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |   intermediate_fu_166   |    0    |    0    |    41   |
|    mul   |    mul_ln18_2_fu_192    |    0    |    0    |    41   |
|          |    mul_ln18_4_fu_201    |    0    |    0    |    41   |
|          |    mul_ln18_6_fu_206    |    0    |    0    |    41   |
|----------|-------------------------|---------|---------|---------|
|          |  intermediate_1_fu_212  |    0    |    0    |    23   |
|    add   |  intermediate_9_fu_236  |    0    |    0    |    23   |
|          |  intermediate_11_fu_260 |    0    |    0    |    23   |
|          |  intermediate_7_fu_284  |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln22_fu_217    |    0    |    0    |    23   |
|   icmp   |    icmp_ln22_1_fu_241   |    0    |    0    |    23   |
|          |    icmp_ln22_2_fu_265   |    0    |    0    |    23   |
|          |    icmp_ln22_3_fu_289   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln25_fu_227   |    0    |    0    |    8    |
|  select  |   select_ln25_1_fu_251  |    0    |    0    |    8    |
|          |   select_ln25_2_fu_275  |    0    |    0    |    8    |
|          |   select_ln25_3_fu_299  |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_308       |    1    |    0    |    0    |
|  muladd  |        grp_fu_316       |    1    |    0    |    0    |
|          |        grp_fu_325       |    1    |    0    |    0    |
|          |        grp_fu_334       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |  a_0_0_read_read_fu_58  |    0    |    0    |    0    |
|          |  b_0_0_read_read_fu_64  |    0    |    0    |    0    |
|          |  a_0_1_read_read_fu_70  |    0    |    0    |    0    |
|          |  b_1_0_read_read_fu_76  |    0    |    0    |    0    |
|          |  b_0_1_read_read_fu_82  |    0    |    0    |    0    |
|   read   |  a_1_0_read_read_fu_88  |    0    |    0    |    0    |
|          |  b_1_1_read_read_fu_94  |    0    |    0    |    0    |
|          |  a_1_1_read_read_fu_100 |    0    |    0    |    0    |
|          |  c_0_0_read_read_fu_106 |    0    |    0    |    0    |
|          |  c_0_1_read_read_fu_112 |    0    |    0    |    0    |
|          |  c_1_0_read_read_fu_118 |    0    |    0    |    0    |
|          |  c_1_1_read_read_fu_124 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln25_write_fu_130 |    0    |    0    |    0    |
|   write  | write_ln25_write_fu_137 |    0    |    0    |    0    |
|          | write_ln25_write_fu_144 |    0    |    0    |    0    |
|          | write_ln25_write_fu_151 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln18_fu_158    |    0    |    0    |    0    |
|          |    zext_ln18_1_fu_162   |    0    |    0    |    0    |
|          |    zext_ln18_2_fu_172   |    0    |    0    |    0    |
|   zext   |    zext_ln18_3_fu_176   |    0    |    0    |    0    |
|          |    zext_ln18_4_fu_180   |    0    |    0    |    0    |
|          |    zext_ln18_6_fu_184   |    0    |    0    |    0    |
|          |    zext_ln18_5_fu_188   |    0    |    0    |    0    |
|          |    zext_ln18_7_fu_197   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln25_fu_223    |    0    |    0    |    0    |
|   trunc  |   trunc_ln25_1_fu_247   |    0    |    0    |    0    |
|          |   trunc_ln25_2_fu_271   |    0    |    0    |    0    |
|          |   trunc_ln25_3_fu_295   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   380   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|intermediate_reg_353|   16   |
| mul_ln18_2_reg_382 |   16   |
| mul_ln18_4_reg_387 |   16   |
| mul_ln18_6_reg_392 |   16   |
| zext_ln18_1_reg_348|   16   |
| zext_ln18_2_reg_358|   16   |
| zext_ln18_3_reg_364|   16   |
| zext_ln18_4_reg_370|   16   |
| zext_ln18_6_reg_376|   16   |
|  zext_ln18_reg_343 |   16   |
+--------------------+--------+
|        Total       |   160  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_308 |  p0  |   3  |   8  |   24   ||    13   |
| grp_fu_308 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_316 |  p0  |   3  |   8  |   24   ||    13   |
| grp_fu_316 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_325 |  p0  |   3  |   8  |   24   ||    13   |
| grp_fu_325 |  p1  |   2  |   8  |   16   ||    9    |
| grp_fu_334 |  p0  |   3  |   8  |   24   ||    13   |
| grp_fu_334 |  p1  |   2  |   8  |   16   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   160  || 10.6929 ||    88   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   380  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   88   |
|  Register |    -   |    -   |   160  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   10   |   160  |   468  |
+-----------+--------+--------+--------+--------+
