{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726206225986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726206225987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 13:43:45 2024 " "Processing started: Fri Sep 13 13:43:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726206225987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206225987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206225987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726206226485 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726206226485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-synth " "Found design unit 1: seg7-synth" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/seg7.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241237 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/seg7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorycontroller-synth " "Found design unit 1: memorycontroller-synth" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241242 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorycontroller " "Found entity 1: memorycontroller" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_module-synth " "Found design unit 1: top_module-synth" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241247 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlogic-synth " "Found design unit 1: userlogic-synth" {  } { { "userlogic.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241252 ""} { "Info" "ISGN_ENTITY_NAME" "1 userlogic " "Found entity 1: userlogic" {  } { { "userlogic.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdcontrollerfast-controller " "Found design unit 1: lcdcontrollerfast-controller" {  } { { "lcdcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/lcdcontroller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241256 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcdcontrollerfast " "Found entity 1: lcdcontrollerfast" {  } { { "lcdcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/lcdcontroller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod5-synth " "Found design unit 1: mod5-synth" {  } { { "mod5.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/mod5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241260 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod5 " "Found entity 1: mod5" {  } { { "mod5.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/mod5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_lcd-synth " "Found design unit 1: sub_module_lcd-synth" {  } { { "sub_module_lcd.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241265 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_lcd " "Found entity 1: sub_module_lcd" {  } { { "sub_module_lcd.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_ram-synth " "Found design unit 1: sub_module_ram-synth" {  } { { "sub_module_ram.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241270 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_ram " "Found entity 1: sub_module_ram" {  } { { "sub_module_ram.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "userlogic_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file userlogic_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlogic_ad_wr-synth " "Found design unit 1: userlogic_ad_wr-synth" {  } { { "userlogic_addr.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic_addr.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241277 ""} { "Info" "ISGN_ENTITY_NAME" "1 userlogic_ad_wr " "Found entity 1: userlogic_ad_wr" {  } { { "userlogic_addr.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/userlogic_addr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241285 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_module_bist.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_module_bist.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_module_bist-synth " "Found design unit 1: sub_module_bist-synth" {  } { { "sub_module_bist.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_bist.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241291 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_module_bist " "Found entity 1: sub_module_bist" {  } { { "sub_module_bist.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_bist.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_analyzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_analyzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_analyzer-Behavioral " "Found design unit 1: output_analyzer-Behavioral" {  } { { "output_analyzer.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/output_analyzer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241297 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_analyzer " "Found entity 1: output_analyzer" {  } { { "output_analyzer.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/output_analyzer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "march_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file march_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marchcontroller-synth " "Found design unit 1: marchcontroller-synth" {  } { { "march_controller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/march_controller.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241303 ""} { "Info" "ISGN_ENTITY_NAME" "1 marchcontroller " "Found entity 1: marchcontroller" {  } { { "march_controller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/march_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206241303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206241303 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726206241991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read_r top_module.vhd(97) " "Verilog HDL or VHDL warning at top_module.vhd(97): object \"data_read_r\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726206241994 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_read top_module.vhd(97) " "Verilog HDL or VHDL warning at top_module.vhd(97): object \"data_read\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726206241994 "|top_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready top_module.vhd(98) " "Verilog HDL or VHDL warning at top_module.vhd(98): object \"ready\" assigned a value but never read" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726206241994 "|top_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "top_module.vhd" "pll1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/pll.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/pll.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206242045 ""}  } { { "pll.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/pll.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726206242045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206242105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206242105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_lcd sub_module_lcd:A " "Elaborating entity \"sub_module_lcd\" for hierarchy \"sub_module_lcd:A\"" {  } { { "top_module.vhd" "A" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod5 sub_module_lcd:A\|mod5:df1 " "Elaborating entity \"mod5\" for hierarchy \"sub_module_lcd:A\|mod5:df1\"" {  } { { "sub_module_lcd.vhd" "df1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "userlogic_ad_wr sub_module_lcd:A\|userlogic_ad_wr:ul1 " "Elaborating entity \"userlogic_ad_wr\" for hierarchy \"sub_module_lcd:A\|userlogic_ad_wr:ul1\"" {  } { { "sub_module_lcd.vhd" "ul1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdcontrollerfast sub_module_lcd:A\|lcdcontrollerfast:lc1 " "Elaborating entity \"lcdcontrollerfast\" for hierarchy \"sub_module_lcd:A\|lcdcontrollerfast:lc1\"" {  } { { "sub_module_lcd.vhd" "lc1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_lcd.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_ram sub_module_ram:B " "Elaborating entity \"sub_module_ram\" for hierarchy \"sub_module_ram:B\"" {  } { { "top_module.vhd" "B" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram1.vhd 2 1 " "Using design file ram1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/ram1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206242137 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/ram1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206242137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1726206242137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram1 sub_module_ram:B\|ram1:itnram " "Elaborating entity \"ram1\" for hierarchy \"sub_module_ram:B\|ram1:itnram\"" {  } { { "sub_module_ram.vhd" "itnram" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206242137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\"" {  } { { "ram1.vhd" "altsyncram_component" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/ram1.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206243941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\"" {  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/ram1.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206243962 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1048576 " "Parameter \"numwords_a\" = \"1048576\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726206243962 ""}  } { { "ram1.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/ram1.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726206243962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8q3 " "Found entity 1: altsyncram_b8q3" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206244402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206244402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8q3 sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated " "Elaborating entity \"altsyncram_b8q3\" for hierarchy \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206244403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_20b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_20b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_20b " "Found entity 1: decode_20b" {  } { { "db/decode_20b.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/decode_20b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206245430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206245430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_20b sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|decode_20b:decode3 " "Elaborating entity \"decode_20b\" for hierarchy \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|decode_20b:decode3\"" {  } { { "db/altsyncram_b8q3.tdf" "decode3" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rba.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rba.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rba " "Found entity 1: decode_rba" {  } { { "db/decode_rba.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/decode_rba.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206245494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206245494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rba sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|decode_rba:rden_decode " "Elaborating entity \"decode_rba\" for hierarchy \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|decode_rba:rden_decode\"" {  } { { "db/altsyncram_b8q3.tdf" "rden_decode" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1sb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1sb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1sb " "Found entity 1: mux_1sb" {  } { { "db/mux_1sb.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/mux_1sb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726206245669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206245669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1sb sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|mux_1sb:mux2 " "Elaborating entity \"mux_1sb\" for hierarchy \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|mux_1sb:mux2\"" {  } { { "db/altsyncram_b8q3.tdf" "mux2" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memorycontroller sub_module_ram:B\|memorycontroller:ctl " "Elaborating entity \"memorycontroller\" for hierarchy \"sub_module_ram:B\|memorycontroller:ctl\"" {  } { { "sub_module_ram.vhd" "ctl" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_ram.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:dp11 " "Elaborating entity \"seg7\" for hierarchy \"seg7:dp11\"" {  } { { "top_module.vhd" "dp11" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_module_bist sub_module_bist:C " "Elaborating entity \"sub_module_bist\" for hierarchy \"sub_module_bist:C\"" {  } { { "top_module.vhd" "C" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "marchcontroller sub_module_bist:C\|marchcontroller:mc1 " "Elaborating entity \"marchcontroller\" for hierarchy \"sub_module_bist:C\|marchcontroller:mc1\"" {  } { { "sub_module_bist.vhd" "mc1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_bist.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_analyzer sub_module_bist:C\|output_analyzer:oa1 " "Elaborating entity \"output_analyzer\" for hierarchy \"sub_module_bist:C\|output_analyzer:oa1\"" {  } { { "sub_module_bist.vhd" "oa1" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/sub_module_bist.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206245751 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[0\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[0\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[1\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[1\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[2\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[2\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[3\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[3\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[4\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[4\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[5\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[5\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[6\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[6\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dio_lcd\[7\] " "Inserted always-enabled tri-state buffer between \"dio_lcd\[7\]\" and its non-tri-state driver." {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1726206265375 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1726206265375 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "memcontroller.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/memcontroller.vhd" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726206265424 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726206265424 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[0\]~synth " "Node \"dio_lcd\[0\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[1\]~synth " "Node \"dio_lcd\[1\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[2\]~synth " "Node \"dio_lcd\[2\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[3\]~synth " "Node \"dio_lcd\[3\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[4\]~synth " "Node \"dio_lcd\[4\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[5\]~synth " "Node \"dio_lcd\[5\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[6\]~synth " "Node \"dio_lcd\[6\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dio_lcd\[7\]~synth " "Node \"dio_lcd\[7\]~synth\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206270010 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726206270010 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ce_n_sram GND " "Pin \"ce_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726206270011 "|top_module|ce_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "lb_n_sram GND " "Pin \"lb_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726206270011 "|top_module|lb_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "ub_n_sram GND " "Pin \"ub_n_sram\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726206270011 "|top_module|ub_n_sram"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw_lcd GND " "Pin \"rw_lcd\" is stuck at GND" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726206270011 "|top_module|rw_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "pon_lcd VCC " "Pin \"pon_lcd\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726206270011 "|top_module|pon_lcd"} { "Warning" "WMLS_MLS_STUCK_PIN" "blon_lcd VCC " "Pin \"blon_lcd\" is stuck at VCC" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726206270011 "|top_module|blon_lcd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726206270011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726206270667 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726206287499 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sram1 19 " "Ignored 19 assignments for entity \"sram1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY \"\\\{Cyclone IV E\\\}\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY \"Cyclone IV E\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_QSYS_MODE STANDALONE -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 23.1 -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME sram1 HAS_SOPCINFO 1 GENERATION_ID 1724651355\" -entity sram1 -library sram1 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1726206288685 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1726206288685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726206290934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726206290934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "psw\[2\] " "No output dependent on input pin \"psw\[2\]\"" {  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206292043 "|top_module|psw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726206292043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4810 " "Implemented 4810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726206292045 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726206292045 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726206292045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2628 " "Implemented 2628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726206292045 ""} { "Info" "ICUT_CUT_TM_RAMS" "2048 " "Implemented 2048 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726206292045 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726206292045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726206292045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4950 " "Peak virtual memory: 4950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726206292130 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 13:44:52 2024 " "Processing ended: Fri Sep 13 13:44:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726206292130 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726206292130 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726206292130 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726206292130 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726206294599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726206294600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 13:44:54 2024 " "Processing started: Fri Sep 13 13:44:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726206294600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726206294600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SRAM_LCD_FPGA -c sramdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726206294600 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726206294756 ""}
{ "Info" "0" "" "Project  = SRAM_LCD_FPGA" {  } {  } 0 0 "Project  = SRAM_LCD_FPGA" 0 0 "Fitter" 0 0 1726206294757 ""}
{ "Info" "0" "" "Revision = sramdisplay" {  } {  } 0 0 "Revision = sramdisplay" 0 0 "Fitter" 0 0 1726206294757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726206295025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726206295026 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sramdisplay EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"sramdisplay\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726206295128 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726206295212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726206295212 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 3145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1726206295304 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 3145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1726206295304 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726206295962 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726206295987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726206296442 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726206296442 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 40645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726206296485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 40647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726206296485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 40649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726206296485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 40651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726206296485 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 40653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726206296485 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726206296485 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726206296495 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726206297660 ""}
{ "Info" "ISTA_SDC_FOUND" "output_files/clock_constraint.sdc " "Reading SDC File: 'output_files/clock_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726206300919 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1726206300948 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1726206300948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1726206300948 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1726206301131 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1726206301134 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726206301138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726206301138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726206301138 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726206301138 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1726206301138 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726206301991 ""}  } { { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 40637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726206301991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726206301991 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 3145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726206301991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sub_module_ram:B\|comb~0  " "Automatically promoted node sub_module_ram:B\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726206301991 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 3246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726206301991 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sub_module_bist:C\|comb~0  " "Automatically promoted node sub_module_bist:C\|comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726206301991 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 5120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726206301991 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726206303414 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726206303420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726206303420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726206303432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726206303440 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726206303451 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726206303451 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726206303457 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726206304378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726206304384 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726206304384 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726206305941 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726206305975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726206312033 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "432 M9K " "Selected device has 432 RAM location(s) of type M9K.  However, the current design needs more than 432 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1360 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29967 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1361 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29989 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1362 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30011 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1363 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30033 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1364 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30055 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1365 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30077 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1366 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30099 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1367 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30121 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1368 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30143 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1369 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30165 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1370 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30187 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1371 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30209 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1372 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30231 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1373 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30253 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1374 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30275 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1375 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30297 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1376 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30319 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1377 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30341 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1378 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30363 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1379 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30385 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1380 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30407 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1381 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30429 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1382 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30451 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1383 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30473 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1384 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30495 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1385 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30517 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1386 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30539 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1387 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30561 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1388 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30583 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1389 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30605 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1390 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30627 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1391 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30649 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1344 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29615 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1345 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29637 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1346 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29659 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1347 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29681 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1348 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29703 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1349 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29725 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1350 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29747 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1351 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29769 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1352 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29791 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1353 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29813 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1354 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29835 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1355 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29857 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1356 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29879 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1357 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29901 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1358 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29923 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1359 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29945 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1392 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30671 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1393 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30693 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1394 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30715 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1395 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30737 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1396 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30759 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1397 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30781 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1398 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30803 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1399 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30825 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1400 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30847 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1401 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30869 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1402 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30891 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1403 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30913 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1404 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30935 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1405 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30957 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1406 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 30979 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1407 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31001 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1296 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28559 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1297 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28581 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1298 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28603 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1299 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28625 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1300 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28647 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1301 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28669 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1302 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28691 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1303 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28713 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1304 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28735 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1305 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28757 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1306 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28779 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1307 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28801 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1308 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28823 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1309 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28845 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1310 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28867 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1311 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28889 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1312 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28911 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1313 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28933 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1314 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28955 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1315 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28977 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1316 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28999 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1317 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29021 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1318 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29043 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1319 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29065 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1320 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29087 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1321 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29109 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1322 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29131 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1323 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29153 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1324 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29175 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1325 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29197 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1326 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29219 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1327 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29241 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1280 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28207 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1281 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28229 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1282 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28251 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1283 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28273 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1284 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28295 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1285 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28317 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1286 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28339 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1287 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28361 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1288 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28383 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1289 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28405 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1290 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28427 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1291 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28449 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1292 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28471 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1293 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28493 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1294 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28515 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1295 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28537 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1328 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29263 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1329 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29285 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1330 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29307 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1331 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29329 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1332 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29351 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1333 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29373 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1334 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29395 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1335 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29417 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1336 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29439 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1337 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29461 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1338 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29483 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1339 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29505 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1340 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29527 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1341 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29549 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1342 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29571 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1343 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 29593 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1456 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32079 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1457 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32101 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1458 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32123 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1459 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32145 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1460 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32167 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1461 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32189 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1462 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32211 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1463 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32233 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1464 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32255 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1465 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32277 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1466 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32299 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1467 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32321 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1468 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32343 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1469 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32365 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1470 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32387 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1471 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32409 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1440 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31727 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1441 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31749 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1442 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31771 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1443 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31793 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1444 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31815 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1445 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31837 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1446 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31859 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1447 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31881 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1448 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31903 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1449 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31925 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1450 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31947 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1451 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31969 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1452 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31991 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1453 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32013 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1454 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32035 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1455 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32057 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1424 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31375 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1425 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31397 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1426 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31419 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1427 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31441 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1428 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31463 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1429 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31485 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1430 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31507 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1431 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31529 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1432 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31551 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1433 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31573 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1434 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31595 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1435 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31617 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1436 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31639 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1437 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31661 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1438 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31683 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1439 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31705 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1408 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31023 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1409 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31045 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1410 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31067 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1411 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31089 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1412 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31111 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1413 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31133 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1414 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31155 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1415 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31177 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1416 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31199 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1417 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31221 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1418 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31243 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1419 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31265 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1420 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31287 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1421 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31309 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1422 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31331 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1423 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 31353 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1488 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32783 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1489 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32805 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1490 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32827 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1491 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32849 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1492 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32871 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1493 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32893 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1494 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32915 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1495 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32937 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1496 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32959 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1497 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32981 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1498 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33003 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1499 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33025 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1500 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33047 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1501 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33069 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1502 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33091 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1503 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33113 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1472 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32431 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1473 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32453 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1474 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32475 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1475 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32497 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1476 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32519 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1477 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32541 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1478 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32563 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1479 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32585 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1480 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32607 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1481 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32629 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1482 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32651 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1483 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32673 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1484 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32695 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1485 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32717 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1486 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32739 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1487 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 32761 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1520 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33487 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1521 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33509 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1522 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33531 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1523 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33553 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1524 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33575 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1525 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33597 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1526 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33619 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1527 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33641 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1528 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33663 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1529 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33685 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1530 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33707 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1531 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33729 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1532 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33751 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1533 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33773 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1534 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33795 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1535 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33817 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1504 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33135 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1505 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33157 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1506 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33179 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1507 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33201 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1508 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33223 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1509 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33245 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1510 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33267 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1511 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33289 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1512 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33311 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1513 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33333 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1514 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33355 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1515 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33377 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1516 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33399 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1517 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33421 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1518 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33443 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1519 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33465 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a464 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10255 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a465 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10277 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a466 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10299 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a467 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10321 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a468 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10343 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a469 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10365 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a470 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10387 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a471 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10409 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a472 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10431 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a473 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10453 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a474 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10475 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a475 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10497 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a476 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10519 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a477 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10541 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a478 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10563 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a479 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10585 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a448 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9903 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a449 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9925 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a450 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9947 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a451 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9969 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a452 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9991 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a453 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10013 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a454 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10035 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a455 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10057 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a456 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10079 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a457 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10101 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a458 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10123 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a459 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10145 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a460 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10167 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a461 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10189 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a462 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10211 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a463 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10233 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a496 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10959 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a497 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10981 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a498 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11003 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a499 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11025 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a500 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11047 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a501 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11069 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a502 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11091 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a503 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11113 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a504 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11135 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a505 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11157 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a506 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11179 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a507 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11201 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a508 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11223 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a509 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11245 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a510 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11267 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a511 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11289 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a480 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10607 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a481 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10629 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a482 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10651 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a483 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10673 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a484 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10695 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a485 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10717 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a486 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10739 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a487 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10761 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a488 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10783 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a489 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10805 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a490 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10827 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a491 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10849 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a492 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10871 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a493 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10893 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a494 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10915 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a495 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 10937 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a400 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8847 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a401 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8869 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a402 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8891 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a403 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8913 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a404 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8935 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a405 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8957 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a406 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8979 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a407 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9001 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a408 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9023 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a409 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9045 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a410 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9067 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a411 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9089 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a412 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9111 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a413 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9133 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a414 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9155 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a415 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9177 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a384 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8495 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a385 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8517 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a386 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8539 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a387 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8561 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a388 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8583 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a389 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8605 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a390 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8627 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a391 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8649 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a392 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8671 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a393 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8693 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a394 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8715 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a395 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8737 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a396 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8759 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a397 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8781 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a398 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8803 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a399 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8825 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a432 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9551 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a433 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9573 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a434 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9595 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a435 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9617 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a436 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9639 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a437 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9661 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a438 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9683 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a439 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9705 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a440 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9727 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a441 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9749 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a442 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9771 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a443 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9793 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a444 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9815 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a445 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9837 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a446 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9859 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a447 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9881 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a416 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9199 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a417 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9221 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a418 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9243 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a419 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9265 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a420 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9287 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a421 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9309 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a422 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9331 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a423 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9353 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a424 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9375 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a425 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9397 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a426 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9419 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a427 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9441 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a428 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9463 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a429 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9485 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a430 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9507 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a431 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 9529 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a336 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7439 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a337 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7461 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a338 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7483 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a339 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7505 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a340 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7527 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a341 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7549 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a342 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7571 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a343 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7593 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a344 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7615 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a345 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7637 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a346 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7659 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a347 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7681 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a348 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7703 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a349 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7725 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a350 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7747 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a351 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7769 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a352 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7791 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a353 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7813 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a354 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7835 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a355 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7857 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a356 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7879 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a357 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7901 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a358 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7923 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a359 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7945 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a360 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7967 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a361 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7989 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a362 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8011 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a363 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8033 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a364 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8055 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a365 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8077 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a366 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8099 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a367 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8121 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a320 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7087 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a321 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7109 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a322 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7131 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a323 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7153 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a324 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7175 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a325 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7197 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a326 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7219 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a327 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7241 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a328 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7263 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a329 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7285 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a330 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7307 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a331 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7329 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a332 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7351 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a333 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7373 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a334 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7395 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a335 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7417 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a368 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8143 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a369 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8165 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a370 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8187 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a371 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8209 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a372 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8231 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a373 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8253 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a374 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8275 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a375 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8297 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a376 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8319 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a377 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8341 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a378 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8363 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a379 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8385 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a380 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8407 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a381 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8429 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a382 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8451 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a383 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 8473 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a272 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6031 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a273 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6053 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a274 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6075 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a275 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6097 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a276 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6119 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a277 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6141 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a278 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6163 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a279 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6185 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a280 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6207 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a281 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6229 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a282 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6251 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a283 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6273 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a284 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6295 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a285 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6317 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a286 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6339 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a287 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6361 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a288 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6383 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a289 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6405 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a290 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6427 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a291 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6449 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a292 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6471 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a293 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6493 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a294 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6515 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a295 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6537 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a296 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6559 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a297 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6581 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a298 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6603 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a299 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6625 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a300 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6647 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a301 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6669 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a302 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6691 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a303 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6713 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a256 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5679 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a257 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5701 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a258 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5723 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a259 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5745 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a260 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5767 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a261 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5789 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a262 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5811 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a263 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5833 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a264 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5855 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a265 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5877 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a266 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5899 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a267 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5921 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a268 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5943 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a269 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5965 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a270 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5987 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a271 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6009 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a304 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6735 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a305 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6757 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a306 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6779 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a307 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6801 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a308 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6823 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a309 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6845 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a310 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6867 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a311 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6889 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a312 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6911 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a313 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6933 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a314 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6955 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a315 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6977 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a316 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 6999 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a317 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7021 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a318 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7043 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a319 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 7065 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a848 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18703 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a849 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18725 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a850 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18747 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a851 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18769 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a852 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18791 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a853 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18813 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a854 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18835 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a855 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18857 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a856 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18879 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a857 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18901 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a858 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18923 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a859 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18945 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a860 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18967 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a861 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18989 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a862 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19011 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a863 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19033 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a864 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19055 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a865 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19077 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a866 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19099 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a867 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19121 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a868 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19143 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a869 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19165 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a870 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19187 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a871 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19209 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a872 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19231 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a873 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19253 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a874 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19275 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a875 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19297 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a876 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19319 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a877 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19341 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a878 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19363 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a879 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19385 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a832 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18351 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a833 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18373 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a834 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18395 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a835 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18417 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a836 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18439 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a837 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18461 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a838 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18483 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a839 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18505 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a840 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18527 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a841 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18549 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a842 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18571 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a843 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18593 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a844 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18615 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a845 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18637 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a846 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18659 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a847 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18681 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a880 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19407 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a881 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19429 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a882 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19451 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a883 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19473 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a884 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19495 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a885 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19517 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a886 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19539 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a887 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19561 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a888 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19583 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a889 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19605 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a890 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19627 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a891 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19649 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a892 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19671 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a893 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19693 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a894 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19715 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a895 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19737 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a784 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17295 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a785 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17317 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a786 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17339 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a787 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17361 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a788 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17383 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a789 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17405 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a790 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17427 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a791 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17449 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a792 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17471 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a793 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17493 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a794 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17515 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a795 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17537 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a796 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17559 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a797 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17581 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a798 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17603 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a799 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17625 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a800 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17647 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a801 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17669 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a802 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17691 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a803 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17713 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a804 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17735 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a805 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17757 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a806 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17779 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a807 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17801 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a808 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17823 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a809 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17845 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a810 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17867 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a811 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17889 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a812 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17911 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a813 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17933 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a814 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17955 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a815 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17977 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a768 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16943 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a769 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16965 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a770 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16987 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a771 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17009 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a772 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17031 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a773 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17053 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a774 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17075 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a775 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17097 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a776 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17119 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a777 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17141 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a778 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17163 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a779 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17185 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a780 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17207 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a781 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17229 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a782 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17251 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a783 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17273 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a816 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 17999 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a817 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18021 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a818 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18043 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a819 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18065 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a820 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18087 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a821 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18109 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a822 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18131 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a823 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18153 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a824 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18175 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a825 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18197 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a826 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18219 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a827 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18241 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a828 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18263 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a829 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18285 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a830 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18307 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a831 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 18329 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a976 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21519 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a977 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21541 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a978 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21563 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a979 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21585 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a980 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21607 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a981 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21629 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a982 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21651 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a983 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21673 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a984 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21695 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a985 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21717 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a986 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21739 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a987 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21761 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a988 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21783 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a989 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21805 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a990 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21827 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a991 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21849 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a960 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21167 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a961 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21189 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a962 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21211 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a963 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21233 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a964 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21255 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a965 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21277 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a966 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21299 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a967 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21321 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a968 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21343 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a969 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21365 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a970 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21387 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a971 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21409 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a972 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21431 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a973 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21453 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a974 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21475 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a975 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21497 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1008 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22223 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1009 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22245 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1010 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22267 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1011 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22289 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1012 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22311 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1013 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22333 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1014 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22355 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1015 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22377 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1016 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22399 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1017 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22421 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1018 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22443 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1019 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22465 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1020 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22487 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1021 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22509 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1022 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22531 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1023 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22553 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a992 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21871 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a993 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21893 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a994 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21915 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a995 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21937 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a996 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21959 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a997 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21981 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a998 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22003 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a999 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22025 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1000 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22047 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1001 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22069 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1002 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22091 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1003 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22113 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1004 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22135 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1005 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22157 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1006 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22179 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1007 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22201 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a912 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20111 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a913 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20133 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a914 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20155 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a915 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20177 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a916 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20199 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a917 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20221 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a918 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20243 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a919 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20265 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a920 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20287 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a921 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20309 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a922 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20331 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a923 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20353 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a924 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20375 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a925 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20397 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a926 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20419 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a927 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20441 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a896 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19759 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a897 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19781 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a898 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19803 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a899 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19825 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a900 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19847 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a901 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19869 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a902 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19891 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a903 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19913 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a904 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19935 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a905 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19957 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a906 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 19979 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a907 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20001 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a908 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20023 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a909 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20045 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a910 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20067 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a911 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20089 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a944 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20815 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a945 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20837 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a946 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20859 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a947 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20881 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a948 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20903 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a949 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20925 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a950 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20947 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a951 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20969 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a952 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20991 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a953 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21013 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a954 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21035 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a955 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21057 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a956 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21079 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a957 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21101 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a958 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21123 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a959 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 21145 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a928 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20463 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a929 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20485 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a930 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20507 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a931 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20529 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a932 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20551 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a933 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20573 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a934 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20595 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a935 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20617 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a936 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20639 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a937 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20661 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a938 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20683 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a939 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20705 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a940 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20727 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a941 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20749 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a942 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20771 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a943 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 20793 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a720 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15887 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a721 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15909 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a722 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15931 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a723 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15953 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a724 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15975 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a725 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15997 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a726 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16019 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a727 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16041 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a728 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16063 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a729 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16085 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a730 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16107 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a731 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16129 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a732 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16151 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a733 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16173 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a734 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16195 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a735 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16217 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a704 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15535 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a705 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15557 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a706 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15579 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a707 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15601 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a708 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15623 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a709 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15645 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a710 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15667 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a711 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15689 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a712 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15711 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a713 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15733 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a714 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15755 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a715 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15777 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a716 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15799 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a717 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15821 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a718 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15843 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a719 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15865 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a752 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16591 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a753 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16613 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a754 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16635 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a755 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16657 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a756 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16679 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a757 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16701 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a758 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16723 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a759 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16745 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a760 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16767 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a761 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16789 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a762 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16811 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a763 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16833 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a764 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16855 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a765 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16877 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a766 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16899 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a767 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16921 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a736 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16239 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a737 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16261 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a738 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16283 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a739 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16305 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a740 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16327 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a741 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16349 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a742 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16371 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a743 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16393 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a744 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16415 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a745 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16437 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a746 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16459 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a747 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16481 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a748 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16503 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a749 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16525 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a750 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16547 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a751 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 16569 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a656 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14479 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a657 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14501 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a658 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14523 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a659 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14545 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a660 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14567 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a661 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14589 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a662 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14611 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a663 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14633 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a664 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14655 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a665 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14677 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a666 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14699 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a667 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14721 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a668 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14743 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a669 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14765 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a670 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14787 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a671 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14809 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a640 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14127 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a641 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14149 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a642 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14171 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a643 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14193 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a644 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14215 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a645 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14237 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a646 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14259 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a647 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14281 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a648 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14303 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a649 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14325 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a650 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14347 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a651 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14369 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a652 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14391 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a653 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14413 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a654 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14435 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a655 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14457 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a688 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15183 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a689 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15205 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a690 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15227 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a691 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15249 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a692 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15271 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a693 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15293 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a694 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15315 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a695 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15337 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a696 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15359 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a697 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15381 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a698 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15403 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a699 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15425 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a700 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15447 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a701 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15469 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a702 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15491 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a703 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15513 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a672 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14831 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a673 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14853 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a674 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14875 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a675 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14897 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a676 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14919 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a677 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14941 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a678 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14963 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a679 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14985 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a680 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15007 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a681 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15029 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a682 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15051 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a683 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15073 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a684 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15095 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a685 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15117 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a686 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15139 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a687 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 15161 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a592 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13071 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a593 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13093 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a594 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13115 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a595 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13137 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a596 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13159 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a597 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13181 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a598 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13203 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a599 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13225 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a600 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13247 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a601 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13269 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a602 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13291 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a603 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13313 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a604 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13335 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a605 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13357 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a606 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13379 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a607 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13401 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a608 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13423 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a609 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13445 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a610 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13467 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a611 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13489 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a612 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13511 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a613 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13533 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a614 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13555 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a615 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13577 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a616 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13599 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a617 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13621 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a618 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13643 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a619 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13665 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a620 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13687 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a621 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13709 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a622 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13731 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a623 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13753 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a576 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12719 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a577 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12741 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a578 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12763 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a579 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12785 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a580 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12807 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a581 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12829 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a582 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12851 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a583 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12873 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a584 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12895 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a585 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12917 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a586 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12939 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a587 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12961 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a588 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12983 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a589 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13005 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a590 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13027 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a591 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13049 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a624 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13775 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a625 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13797 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a626 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13819 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a627 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13841 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a628 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13863 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a629 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13885 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a630 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13907 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a631 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13929 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a632 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13951 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a633 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13973 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a634 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 13995 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a635 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14017 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a636 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14039 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a637 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14061 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a638 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14083 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a639 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 14105 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a528 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11663 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a529 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11685 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a530 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11707 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a531 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11729 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a532 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11751 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a533 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11773 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a534 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11795 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a535 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11817 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a536 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11839 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a537 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11861 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a538 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11883 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a539 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11905 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a540 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11927 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a541 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11949 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a542 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11971 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a543 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11993 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a544 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12015 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a545 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12037 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a546 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12059 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a547 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12081 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a548 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12103 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a549 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12125 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a550 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12147 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a551 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12169 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a552 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12191 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a553 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12213 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a554 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12235 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a555 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12257 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a556 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12279 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a557 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12301 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a558 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12323 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a559 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12345 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a512 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11311 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a513 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11333 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a514 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11355 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a515 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11377 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a516 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11399 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a517 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11421 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a518 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11443 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a519 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11465 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a520 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11487 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a521 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11509 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a522 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11531 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a523 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11553 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a524 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11575 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a525 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11597 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a526 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11619 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a527 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 11641 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a560 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12367 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a561 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12389 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a562 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12411 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a563 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12433 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a564 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12455 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a565 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12477 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a566 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12499 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a567 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12521 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a568 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12543 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a569 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12565 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a570 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12587 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a571 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12609 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a572 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12631 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a573 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12653 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a574 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12675 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a575 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 12697 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a80 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1807 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a81 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1829 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a82 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1851 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a83 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1873 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a84 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1895 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a85 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1917 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a86 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1939 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a87 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1961 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a88 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1983 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a89 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2005 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a90 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2027 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a91 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2049 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a92 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2071 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a93 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2093 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a94 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2115 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a95 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2137 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a96 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2159 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a97 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2181 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a98 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2203 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a99 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2225 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a100 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2247 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a101 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2269 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a102 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2291 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a103 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2313 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a104 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2335 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a105 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2357 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a106 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2379 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a107 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2401 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a108 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2423 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a109 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2445 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a110 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2467 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a111 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2489 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a64 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1455 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a65 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1477 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a66 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1499 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a67 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1521 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a68 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1543 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a69 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1565 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a70 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1587 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a71 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1609 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a72 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1631 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a73 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1653 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a74 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1675 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a75 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1697 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a76 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1719 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a77 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1741 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a78 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1763 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a79 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1785 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a112 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2511 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a113 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2533 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a114 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2555 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a115 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2577 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a116 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2599 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a117 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2621 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a118 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2643 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a119 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2665 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a120 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2687 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a121 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2709 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a122 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2731 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a123 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2753 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a124 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2775 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a125 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2797 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a126 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2819 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a127 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2841 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a16 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 399 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a17 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 421 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a18 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 443 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a19 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 465 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a20 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 487 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a21 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 509 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a22 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 531 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a23 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 553 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a24 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 575 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a25 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 597 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a26 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 619 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a27 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 641 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a28 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 663 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a29 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 685 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a30 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 707 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a31 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 729 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a32 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 751 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a33 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 773 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a34 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 795 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a35 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 817 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a36 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 839 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a37 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 861 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a38 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 883 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a39 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 905 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a40 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 927 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a41 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 949 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a42 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 971 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a43 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 993 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a44 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1015 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a45 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1037 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a46 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1059 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a47 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1081 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a0 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 47 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 69 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 91 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a3 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 113 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a4 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 135 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a5 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 157 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a6 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 179 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a7 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 201 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a8 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 223 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a9 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 245 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a10 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 267 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a11 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 289 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a12 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 311 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a13 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 333 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a14 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 355 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a15 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 377 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a48 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1103 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a49 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1125 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a50 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1147 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a51 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1169 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a52 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1191 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a53 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1213 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a54 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1235 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a55 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1257 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a56 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1279 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a57 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1301 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a58 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1323 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a59 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1345 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a60 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1367 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a61 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1389 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a62 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1411 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a63 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 1433 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a208 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4623 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a209 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4645 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a210 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4667 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a211 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4689 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a212 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4711 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a213 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4733 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a214 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4755 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a215 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4777 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a216 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4799 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a217 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4821 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a218 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4843 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a219 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4865 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a220 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4887 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a221 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4909 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a222 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4931 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a223 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4953 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a192 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4271 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a193 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4293 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a194 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4315 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a195 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4337 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a196 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4359 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a197 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4381 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a198 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4403 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a199 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4425 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a200 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4447 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a201 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4469 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a202 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4491 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a203 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4513 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a204 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4535 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a205 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4557 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a206 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4579 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a207 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4601 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a240 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5327 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a241 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5349 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a242 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5371 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a243 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5393 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a244 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5415 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a245 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5437 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a246 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5459 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a247 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5481 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a248 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5503 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a249 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5525 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a250 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5547 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a251 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5569 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a252 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5591 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a253 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5613 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a254 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5635 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a255 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5657 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a224 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4975 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a225 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4997 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a226 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5019 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a227 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5041 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a228 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5063 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a229 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5085 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a230 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5107 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a231 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5129 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a232 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5151 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a233 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5173 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a234 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5195 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a235 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5217 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a236 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5239 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a237 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5261 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a238 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5283 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a239 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 5305 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a144 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3215 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a145 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3237 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a146 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3259 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a147 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3281 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a148 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3303 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a149 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3325 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a150 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3347 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a151 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3369 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a152 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3391 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a153 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3413 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a154 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3435 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a155 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3457 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a156 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3479 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a157 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3501 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a158 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3523 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a159 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3545 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a128 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2863 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a129 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2885 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a130 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2907 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a131 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2929 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a132 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2951 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a133 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2973 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a134 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 2995 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a135 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3017 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a136 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3039 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a137 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3061 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a138 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3083 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a139 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3105 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a140 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3127 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a141 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3149 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a142 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3171 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a143 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3193 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a176 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3919 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a177 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3941 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a178 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3963 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a179 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3985 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a180 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4007 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a181 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4029 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a182 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4051 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a183 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4073 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a184 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4095 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a185 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4117 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a186 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4139 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a187 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4161 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a188 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4183 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a189 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4205 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a190 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4227 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a191 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 4249 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a160 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3567 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a161 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3589 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a162 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3611 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a163 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3633 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a164 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3655 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a165 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3677 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a166 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3699 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a167 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3721 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a168 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3743 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a169 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3765 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a170 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3787 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a171 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3809 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a172 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3831 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a173 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3853 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a174 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3875 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a175 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 3897 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1744 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38415 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1745 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38437 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1746 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38459 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1747 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38481 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1748 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38503 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1749 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38525 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1750 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38547 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1751 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38569 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1752 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38591 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1753 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38613 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1754 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38635 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1755 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38657 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1756 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38679 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1757 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38701 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1758 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38723 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1759 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38745 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1728 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38063 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1729 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38085 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1730 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38107 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1731 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38129 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1732 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38151 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1733 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38173 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1734 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38195 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1735 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38217 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1736 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38239 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1737 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38261 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1738 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38283 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1739 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38305 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1740 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38327 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1741 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38349 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1742 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38371 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1743 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38393 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1776 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39119 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1777 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39141 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1778 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39163 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1779 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39185 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1780 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39207 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1781 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39229 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1782 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39251 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1783 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39273 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1784 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39295 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1785 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39317 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1786 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39339 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1787 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39361 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1788 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39383 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1789 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39405 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1790 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39427 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1791 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39449 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1760 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38767 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1761 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38789 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1762 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38811 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1763 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38833 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1764 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38855 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1765 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38877 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1766 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38899 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1767 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38921 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1768 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38943 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1769 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38965 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1770 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38987 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1771 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39009 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1772 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39031 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1773 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39053 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1774 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39075 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1775 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39097 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1680 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37007 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1681 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37029 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1682 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37051 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1683 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37073 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1684 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37095 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1685 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37117 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1686 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37139 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1687 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37161 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1688 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37183 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1689 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37205 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1690 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37227 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1691 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37249 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1692 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37271 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1693 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37293 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1694 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37315 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1695 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37337 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1664 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36655 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1665 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36677 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1666 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36699 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1667 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36721 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1668 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36743 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1669 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36765 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1670 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36787 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1671 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36809 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1672 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36831 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1673 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36853 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1674 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36875 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1675 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36897 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1676 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36919 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1677 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36941 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1678 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36963 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1679 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36985 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1712 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37711 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1713 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37733 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1714 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37755 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1715 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37777 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1716 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37799 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1717 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37821 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1718 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37843 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1719 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37865 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1720 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37887 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1721 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37909 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1722 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37931 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1723 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37953 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1724 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37975 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1725 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37997 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1726 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38019 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1727 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 38041 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1696 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37359 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1697 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37381 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1698 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37403 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1699 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37425 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1700 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37447 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1701 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37469 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1702 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37491 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1703 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37513 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1704 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37535 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1705 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37557 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1706 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37579 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1707 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37601 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1708 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37623 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1709 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37645 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1710 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37667 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1711 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 37689 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1616 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35599 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1617 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35621 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1618 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35643 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1619 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35665 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1620 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35687 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1621 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35709 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1622 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35731 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1623 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35753 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1624 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35775 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1625 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35797 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1626 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35819 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1627 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35841 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1628 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35863 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1629 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35885 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1630 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35907 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1631 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35929 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1632 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35951 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1633 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35973 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1634 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35995 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1635 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36017 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1636 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36039 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1637 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36061 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1638 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36083 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1639 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36105 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1640 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36127 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1641 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36149 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1642 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36171 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1643 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36193 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1644 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36215 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1645 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36237 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1646 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36259 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1647 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36281 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1600 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35247 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1601 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35269 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1602 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35291 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1603 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35313 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1604 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35335 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1605 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35357 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1606 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35379 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1607 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35401 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1608 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35423 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1609 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35445 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1610 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35467 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1611 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35489 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1612 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35511 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1613 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35533 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1614 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35555 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1615 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35577 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1648 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36303 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1649 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36325 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1650 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36347 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1651 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36369 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1652 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36391 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1653 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36413 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1654 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36435 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1655 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36457 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1656 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36479 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1657 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36501 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1658 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36523 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1659 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36545 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1660 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36567 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1661 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36589 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1662 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36611 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1663 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 36633 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1552 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34191 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1553 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34213 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1554 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34235 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1555 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34257 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1556 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34279 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1557 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34301 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1558 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34323 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1559 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34345 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1560 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34367 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1561 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34389 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1562 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34411 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1563 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34433 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1564 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34455 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1565 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34477 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1566 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34499 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1567 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34521 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1568 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34543 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1569 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34565 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1570 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34587 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1571 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34609 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1572 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34631 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1573 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34653 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1574 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34675 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1575 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34697 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1576 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34719 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1577 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34741 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1578 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34763 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1579 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34785 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1580 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34807 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1581 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34829 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1582 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34851 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1583 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34873 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1536 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33839 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1537 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33861 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1538 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33883 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1539 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33905 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1540 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33927 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1541 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33949 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1542 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33971 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1543 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 33993 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1544 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34015 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1545 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34037 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1546 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34059 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1547 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34081 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1548 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34103 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1549 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34125 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1550 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34147 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1551 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34169 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1584 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34895 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1585 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34917 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1586 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34939 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1587 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34961 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1588 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 34983 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1589 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35005 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1590 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35027 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1591 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35049 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1592 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35071 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1593 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35093 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1594 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35115 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1595 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35137 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1596 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35159 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1597 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35181 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1598 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35203 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1599 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 35225 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1232 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27151 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1233 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27173 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1234 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27195 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1235 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27217 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1236 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27239 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1237 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27261 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1238 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27283 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1239 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27305 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1240 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27327 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1241 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27349 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1242 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27371 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1243 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27393 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1244 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27415 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1245 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27437 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1246 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27459 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1247 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27481 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1216 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26799 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1217 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26821 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1218 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26843 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1219 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26865 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1220 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26887 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1221 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26909 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1222 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26931 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1223 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26953 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1224 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26975 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1225 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26997 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1226 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27019 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1227 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27041 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1228 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27063 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1229 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27085 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1230 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27107 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1231 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27129 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1264 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27855 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1265 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27877 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1266 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27899 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1267 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27921 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1268 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27943 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1269 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27965 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1270 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27987 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1271 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28009 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1272 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28031 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1273 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28053 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1274 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28075 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1275 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28097 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1276 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28119 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1277 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28141 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1278 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28163 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1279 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 28185 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1248 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27503 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1249 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27525 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1250 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27547 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1251 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27569 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1252 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27591 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1253 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27613 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1254 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27635 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1255 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27657 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1256 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27679 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1257 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27701 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1258 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27723 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1259 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27745 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1260 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27767 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1261 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27789 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1262 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27811 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1263 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 27833 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1168 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25743 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1169 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25765 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1170 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25787 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1171 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25809 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1172 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25831 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1173 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25853 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1174 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25875 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1175 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25897 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1176 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25919 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1177 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25941 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1178 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25963 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1179 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25985 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1180 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26007 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1181 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26029 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1182 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26051 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1183 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26073 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1152 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25391 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1153 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25413 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1154 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25435 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1155 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25457 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1156 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25479 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1157 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25501 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1158 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25523 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1159 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25545 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1160 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25567 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1161 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25589 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1162 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25611 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1163 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25633 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1164 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25655 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1165 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25677 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1166 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25699 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1167 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25721 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1200 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26447 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1201 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26469 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1202 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26491 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1203 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26513 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1204 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26535 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1205 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26557 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1206 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26579 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1207 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26601 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1208 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26623 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1209 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26645 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1210 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26667 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1211 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26689 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1212 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26711 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1213 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26733 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1214 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26755 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1215 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26777 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1184 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26095 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1185 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26117 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1186 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26139 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1187 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26161 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1188 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26183 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1189 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26205 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1190 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26227 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1191 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26249 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1192 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26271 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1193 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26293 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1194 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26315 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1195 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26337 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1196 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26359 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1197 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26381 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1198 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26403 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1199 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 26425 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1104 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24335 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1105 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24357 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1106 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24379 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1107 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24401 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1108 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24423 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1109 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24445 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1110 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24467 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1111 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24489 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1112 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24511 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1113 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24533 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1114 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24555 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1115 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24577 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1116 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24599 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1117 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24621 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1118 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24643 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1119 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24665 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1120 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24687 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1121 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24709 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1122 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24731 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1123 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24753 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1124 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24775 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1125 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24797 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1126 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24819 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1127 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24841 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1128 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24863 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1129 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24885 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1130 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24907 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1131 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24929 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1132 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24951 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1133 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24973 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1134 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24995 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1135 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25017 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1088 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23983 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1088" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1089 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24005 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1089" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1090 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24027 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1090" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1091 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24049 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1091" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1092 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24071 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1092" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1093 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24093 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1093" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1094 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24115 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1094" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1095 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24137 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1095" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1096 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24159 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1096" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1097 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24181 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1097" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1098 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24203 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1098" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1099 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24225 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1099" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1100 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24247 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1101 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24269 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1102 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24291 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1103 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 24313 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1136 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25039 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1137 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25061 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1138 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25083 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1139 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25105 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1140 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25127 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1141 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25149 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1142 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25171 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1143 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25193 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1144 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25215 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1145 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25237 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1146 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25259 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1147 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25281 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1148 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25303 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1149 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25325 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1150 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25347 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1151 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 25369 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1040 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22927 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1041 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22949 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1042 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22971 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1043 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22993 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1044 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23015 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1045 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23037 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1046 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23059 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1047 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23081 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1048 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23103 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1048" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1049 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23125 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1049" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1050 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23147 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1050" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1051 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23169 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1051" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1052 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23191 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1052" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1053 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23213 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1053" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1054 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23235 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1054" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1055 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23257 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1055" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1056 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23279 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1056" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1057 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23301 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1057" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1058 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23323 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1058" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1059 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23345 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1059" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1060 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23367 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1060" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1061 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23389 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1061" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1062 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23411 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1062" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1063 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23433 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1063" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1064 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23455 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1064" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1065 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23477 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1065" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1066 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23499 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1066" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1067 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23521 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1067" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1068 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23543 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1068" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1069 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23565 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1069" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1070 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23587 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1070" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1071 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23609 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1071" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1024 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22575 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1025 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22597 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1026 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22619 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1027 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22641 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1028 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22663 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1029 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22685 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1030 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22707 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1031 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22729 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1032 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22751 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1033 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22773 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1034 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22795 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1035 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22817 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1036 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22839 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1037 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22861 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1038 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22883 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1039 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 22905 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1072 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23631 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1072" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1073 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23653 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1073" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1074 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23675 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1074" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1075 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23697 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1075" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1076 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23719 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1076" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1077 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23741 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1077" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1078 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23763 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1078" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1079 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23785 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1079" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1080 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23807 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1080" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1081 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23829 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1081" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1082 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23851 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1082" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1083 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23873 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1083" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1084 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23895 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1084" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1085 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23917 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1085" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1086 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23939 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1086" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1087 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 23961 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1087" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1872 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41231 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1873 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41253 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1874 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41275 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1875 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41297 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1876 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41319 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1877 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41341 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1878 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41363 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1879 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41385 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1880 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41407 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1881 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41429 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1882 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41451 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1883 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41473 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1884 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41495 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1885 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41517 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1886 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41539 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1887 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41561 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1888 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41583 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1889 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41605 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1890 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41627 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1891 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41649 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1892 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41671 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1893 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41693 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1894 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41715 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1895 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41737 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1896 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41759 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1897 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41781 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1898 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41803 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1899 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41825 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1900 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41847 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1901 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41869 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1902 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41891 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1903 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41913 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1856 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40879 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1857 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40901 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1858 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40923 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1859 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40945 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1860 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40967 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1861 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40989 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1862 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41011 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1863 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41033 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1864 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41055 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1865 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41077 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1866 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41099 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1867 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41121 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1868 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41143 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1869 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41165 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1870 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41187 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1871 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41209 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1904 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41935 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1905 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41957 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1906 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 41979 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1907 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42001 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1908 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42023 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1909 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42045 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1910 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42067 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1911 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42089 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1912 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42111 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1913 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42133 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1914 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42155 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1915 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42177 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1916 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42199 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1917 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42221 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1918 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42243 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1919 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42265 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1808 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39823 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1809 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39845 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1810 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39867 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1811 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39889 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1812 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39911 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1813 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39933 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1814 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39955 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1815 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39977 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1816 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39999 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1817 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40021 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1818 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40043 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1819 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40065 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1820 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40087 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1821 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40109 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1822 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40131 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1823 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40153 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1824 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40175 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1825 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40197 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1826 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40219 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1827 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40241 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1828 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40263 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1829 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40285 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1830 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40307 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1831 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40329 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1832 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40351 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1833 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40373 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1834 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40395 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1835 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40417 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1836 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40439 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1837 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40461 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1838 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40483 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1839 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40505 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1792 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39471 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1793 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39493 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1794 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39515 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1795 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39537 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1796 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39559 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1797 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39581 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1798 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39603 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1799 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39625 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1800 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39647 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1801 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39669 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1802 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39691 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1803 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39713 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1804 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39735 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1805 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39757 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1806 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39779 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1807 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 39801 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1840 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40527 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1841 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40549 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1842 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40571 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1843 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40593 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1844 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40615 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1845 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40637 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1846 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40659 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1847 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40681 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1848 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40703 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1849 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40725 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1850 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40747 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1851 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40769 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1852 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40791 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1853 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40813 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1854 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40835 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1855 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 40857 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2000 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44047 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2001 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44069 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2002 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44091 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2003 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44113 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2004 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44135 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2005 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44157 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2006 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44179 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2007 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44201 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2008 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44223 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2009 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44245 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2010 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44267 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2011 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44289 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2012 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44311 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2013 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44333 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2014 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44355 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2015 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44377 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1984 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43695 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1985 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43717 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1986 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43739 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1987 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43761 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1988 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43783 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1989 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43805 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1990 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43827 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1991 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43849 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1992 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43871 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1993 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43893 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1994 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43915 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1995 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43937 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1996 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43959 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1997 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43981 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1998 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44003 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1999 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44025 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2032 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2032\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44751 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2033 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2033\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44773 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2034 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2034\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44795 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2035 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2035\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44817 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2036 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2036\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44839 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2037 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2037\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44861 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2038 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2038\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44883 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2039 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2039\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44905 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2040 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2040\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44927 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2041 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2041\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44949 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2042 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2042\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44971 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2043 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2043\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44993 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2044 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2044\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 45015 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2045 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2045\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 45037 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2046 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2046\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 45059 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2047 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2047\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 45081 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2016 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2016\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44399 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2017 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2017\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44421 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2018 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2018\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44443 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2019 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2019\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44465 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2020 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2020\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44487 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2021 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2021\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44509 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2022 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2022\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44531 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2023 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2023\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44553 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2024 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2024\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44575 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2025 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2025\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44597 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2026 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2026\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44619 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2027 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2027\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44641 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2028 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2028\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44663 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2029 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2029\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44685 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2030 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2030\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44707 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2031 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2031\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 44729 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a2031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1936 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42639 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1937 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42661 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1938 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42683 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1939 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42705 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1940 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42727 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1941 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42749 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1942 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42771 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1943 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42793 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1944 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42815 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1945 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42837 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1946 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42859 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1947 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42881 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1948 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42903 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1949 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42925 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1950 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42947 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1951 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42969 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1920 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42287 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1921 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42309 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1922 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42331 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1923 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42353 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1924 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42375 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1925 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42397 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1926 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42419 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1927 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42441 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1928 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42463 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1929 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42485 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1930 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42507 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1931 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42529 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1932 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42551 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1933 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42573 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1934 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42595 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1935 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42617 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1968 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43343 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1969 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43365 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1970 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43387 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1971 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43409 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1972 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43431 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1973 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43453 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1974 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43475 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1975 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43497 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1976 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43519 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1977 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43541 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1978 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43563 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1979 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43585 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1980 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43607 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1981 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43629 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1982 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43651 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1983 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43673 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1952 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 42991 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1953 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43013 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1954 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43035 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1955 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43057 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1956 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43079 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1957 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43101 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1958 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43123 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1959 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43145 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1960 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43167 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1961 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43189 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1962 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43211 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1963 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43233 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1964 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43255 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1965 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43277 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1966 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43299 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1967 " "Node \"sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_b8q3.tdf" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/db/altsyncram_b8q3.tdf" 43321 2 0 } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sub_module_ram:B\|ram1:itnram\|altsyncram:altsyncram_component\|altsyncram_b8q3:auto_generated\|ram_block1a1967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726206312712 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1726206312712 ""}  } { { "c:/intelfpga_lite/23.1std/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1726206312712 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726206312865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726206312867 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1726206347051 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[0\] a permanently enabled " "Pin dio_lcd\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[0] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[0\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[1\] a permanently enabled " "Pin dio_lcd\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[1] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[1\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[2\] a permanently enabled " "Pin dio_lcd\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[2] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[2\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[3\] a permanently enabled " "Pin dio_lcd\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[3] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[3\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[4\] a permanently enabled " "Pin dio_lcd\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[4] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[4\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[5\] a permanently enabled " "Pin dio_lcd\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[5] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[5\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[6\] a permanently enabled " "Pin dio_lcd\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[6] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[6\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "dio_lcd\[7\] a permanently enabled " "Pin dio_lcd\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { dio_lcd[7] } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dio_lcd\[7\]" } } } } { "top_module.vhd" "" { Text "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/top_module.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1726206347059 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1726206347059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/output_files/sramdisplay.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Internship/SRAM_LCD_FPGA/output_files/sramdisplay.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726206348491 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "5531 " "Peak virtual memory: 5531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726206348843 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 13 13:45:48 2024 " "Processing ended: Fri Sep 13 13:45:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726206348843 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726206348843 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726206348843 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726206348843 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 44 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 44 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726206350199 ""}
