<?xml version="1.0" encoding="UTF-8"?>
<cpu name="65816">
	<ops>
		<op code="0xEA" cycles="2" name="NOP_"></op>
		<op code="0x78" cycles="2" name="SEI_"><uop inst="SF" dest="I" src="1"/></op>
		<op code="0x58" cycles="2" name="CLI_"><uop inst="SF" dest="I" src="0"/></op>
		<op code="0xB8" cycles="2" name="CLV_"><uop inst="SF" dest="V" src="0"/></op>
		<op code="0x18" cycles="2" name="CLC_"><uop inst="SF" dest="C" src="0"/></op>
		<op code="0x38" cycles="2" name="SEC_"><uop inst="SF" dest="C" src="1"/></op>
		<op code="0xD8" cycles="2" name="CLD_"><uop inst="SF" dest="D" src="0"/></op>
		<op code="0xF8" cycles="2" name="SED_"><uop inst="SF" dest="D" src="1"/></op>
		<op code="0xFB" cycles="2" name="xce_"><uop inst="LF" dest="$1" src="E"/><uop inst="LF" dest="$0" src="C"/><uop inst="SF" dest="C" src="$1"/><uop inst="SF" dest="E" src="$0"/></op>
		<op code="0x5B" cycles="2" name="tcd_"><uop inst="LR" dest="$0" src="A" size="16"/><uop inst="SR" dest="DP" src="$0"/><uop inst="SF" dest="Z" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/></op>
		<op code="0x7B" cycles="2" name="TDC_"><uop inst="LR" dest="$0" src="DP"/><uop inst="SR" dest="A" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/></op>
		<op code="0x3B" cycles="2" name="TSC_"><uop inst="LR" dest="$0" src="S" size="16"/><uop inst="SR" dest="A" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/></op>
		<op code="0x1B" cycles="2" e="0" name="tas_"><uop inst="LR" dest="$0" src="A" size="16"/><uop inst="SR" dest="S" src="$0" size="16"/></op>
		<op code="0x1B" cycles="2" e="1" name="tas_"><uop inst="LR" dest="$0" src="A" size="8"/><uop inst="SR" dest="S" src="$0" size="8"/></op>
		<op code="0x8A" size="16" cycles="2" m="0" name="txa_m0"><uop inst="LR" dest="$0" src="X" size="16"/><uop inst="SR" dest="A" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0x8A" size="8" cycles="2" m="1" name="txa_m1"><uop inst="LR" dest="$0" src="X" size="8"/><uop inst="SR" dest="A" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0x98" size="16" cycles="2" m="0" name="tya_m0"><uop inst="LR" dest="$0" src="Y" size="16"/><uop inst="SR" dest="A" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0x98" size="8" cycles="2" m="1" name="tya_m1"><uop inst="LR" dest="$0" src="Y" size="8"/><uop inst="SR" dest="A" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0xA8" size="16" cycles="2" x="0" name="tay_x0"><uop inst="LR" dest="$0" src="A" size="16"/><uop inst="SR" dest="Y" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0xA8" size="8" cycles="2" x="1" name="tay_x1"><uop inst="LR" dest="$0" src="A" size="8"/><uop inst="SR" dest="Y" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0xAA" size="16" cycles="2" x="0" name="tax_x0"><uop inst="LR" dest="$0" src="A" size="16"/><uop inst="SR" dest="X" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0xAA" size="8" cycles="2" x="1" name="tax_x1"><uop inst="LR" dest="$0" src="A" size="8"/><uop inst="SR" dest="X" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0x9B" size="16" cycles="2" x="0" name="TXY_x0"><uop inst="LR" dest="$0" src="X" size="16"/><uop inst="SR" dest="Y" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0x9B" size="8" cycles="2" x="1" name="TXY_x1"><uop inst="LR" dest="$0" src="X" size="16"/><uop inst="SR" dest="Y" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0xBB" size="16" cycles="2" x="0" name="TYX_x0"><uop inst="LR" dest="$0" src="Y" size="16"/><uop inst="SR" dest="X" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0xBB" size="8" cycles="2" x="1" name="TYX_x1"><uop inst="LR" dest="$0" src="Y" size="16"/><uop inst="SR" dest="X" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0x9A" cycles="2" e="0" name="txs_"><uop inst="LR" dest="$0" src="X" size="16"/><uop inst="SR" dest="S" src="$0" size="16"/></op>
		<op code="0x9A" cycles="2" e="1" name="txs_"><uop inst="LR" dest="$0" src="X" size="8"/><uop inst="SR" dest="S" src="$0" size="8"/></op>
		<op code="0xBA" size="16" cycles="2" x="0" name="tsx_x0"><uop inst="LR" dest="$0" src="S" size="16"/><uop inst="SR" dest="X" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0xBA" size="8" cycles="2" x="1" name="tsx_x1"><uop inst="LR" dest="$0" src="S" size="8"/><uop inst="SR" dest="X" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0xCA" size="16" cycles="2" x="0" name="DEX_x0"><uop inst="LR" dest="$1" src="X" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xCA" size="8" cycles="2" x="1" name="DEX_x1"><uop inst="LR" dest="$1" src="X" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x88" size="16" cycles="2" x="0" name="DEY_x0"><uop inst="LR" dest="$1" src="Y" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x88" size="8" cycles="2" x="1" name="DEY_x1"><uop inst="LR" dest="$1" src="Y" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xE8" size="16" cycles="2" x="0" name="INX_x0"><uop inst="LR" dest="$1" src="X" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xE8" size="8" cycles="2" x="1" name="INX_x1"><uop inst="LR" dest="$1" src="X" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xC8" size="16" cycles="2" x="0" name="INY_x0"><uop inst="LR" dest="$1" src="Y" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xC8" size="8" cycles="2" x="1" name="INY_x1"><uop inst="LR" dest="$1" src="Y" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x61" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x61" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x63" size="16" cycles="5" m="0" name="addr_sr_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x63" size="8" cycles="4" m="1" name="addr_sr_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x65" size="16" cycles="4" m="0" name="addr_dp_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x65" size="8" cycles="3" m="1" name="addr_dp_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x67" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x67" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x69" size="16" cycles="3" m="0" name="addr_imma_ADC_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x69" size="8" cycles="2" m="1" name="addr_imma_ADC_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x6D" size="16" cycles="5" m="0" name="addr_abs_read_ADC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x6D" size="8" cycles="4" m="1" name="addr_abs_read_ADC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x6F" size="16" cycles="6" m="0" name="addr_abslong_read_ADC_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x6F" size="8" cycles="5" m="1" name="addr_abslong_read_ADC_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x71" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x71" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x72" size="16" cycles="6" m="0" name="addr_dp_indirect_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x72" size="8" cycles="5" m="1" name="addr_dp_indirect_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x73" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x73" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x75" size="16" cycles="5" m="0" name="addr_dp_ix_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x75" size="8" cycles="4" m="1" name="addr_dp_ix_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x77" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_ADC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x77" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_ADC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x79" size="16" cycles="5" m="0" name="addr_abs_iy_read_ADC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x79" size="8" cycles="4" m="1" name="addr_abs_iy_read_ADC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x7D" size="16" cycles="5" m="0" name="addr_abs_ix_read_ADC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x7D" size="8" cycles="4" m="1" name="addr_abs_ix_read_ADC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x7F" size="16" cycles="6" m="0" name="addr_abslong_ix_read_ADC_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="ADC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0x7F" size="8" cycles="5" m="1" name="addr_abslong_ix_read_ADC_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="ADC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE1" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE1" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE3" size="16" cycles="5" m="0" name="addr_sr_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE3" size="8" cycles="4" m="1" name="addr_sr_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE5" size="16" cycles="4" m="0" name="addr_dp_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE5" size="8" cycles="3" m="1" name="addr_dp_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE7" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE7" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE9" size="16" cycles="3" m="0" name="addr_imma_SBC_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE9" size="8" cycles="2" m="1" name="addr_imma_SBC_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xED" size="16" cycles="5" m="0" name="addr_abs_read_SBC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xED" size="8" cycles="4" m="1" name="addr_abs_read_SBC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xEF" size="16" cycles="6" m="0" name="addr_abslong_read_SBC_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xEF" size="8" cycles="5" m="1" name="addr_abslong_read_SBC_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xF1" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xF1" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xF2" size="16" cycles="6" m="0" name="addr_dp_indirect_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xF2" size="8" cycles="5" m="1" name="addr_dp_indirect_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xF3" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xF3" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xF5" size="16" cycles="5" m="0" name="addr_dp_ix_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xF5" size="8" cycles="4" m="1" name="addr_dp_ix_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xF7" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_SBC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xF7" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_SBC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xF9" size="16" cycles="5" m="0" name="addr_abs_iy_read_SBC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xF9" size="8" cycles="4" m="1" name="addr_abs_iy_read_SBC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xFD" size="16" cycles="5" m="0" name="addr_abs_ix_read_SBC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xFD" size="8" cycles="4" m="1" name="addr_abs_ix_read_SBC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xFF" size="16" cycles="6" m="0" name="addr_abslong_ix_read_SBC_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="NOT" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SBC" dest="$2" src="$1" size="16"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xFF" size="8" cycles="5" m="1" name="addr_abslong_ix_read_SBC_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="NOT" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SBC" dest="$2" src="$1" size="8"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xA9" size="16" cycles="3" m="0" name="addr_imma_LDA_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA9" size="8" cycles="2" m="1" name="addr_imma_LDA_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xAD" size="16" cycles="5" m="0" name="addr_abs_read_LDA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xAD" size="8" cycles="4" m="1" name="addr_abs_read_LDA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xAF" size="16" cycles="6" m="0" name="addr_abslong_read_LDA_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xAF" size="8" cycles="5" m="1" name="addr_abslong_read_LDA_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xBF" size="16" cycles="6" m="0" name="addr_abslong_ix_read_LDA_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xBF" size="8" cycles="5" m="1" name="addr_abslong_ix_read_LDA_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA1" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA1" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA3" size="16" cycles="5" m="0" name="addr_sr_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA3" size="8" cycles="4" m="1" name="addr_sr_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA5" size="16" cycles="4" m="0" name="addr_dp_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA5" size="8" cycles="3" m="1" name="addr_dp_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA7" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA7" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB1" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB1" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB2" size="16" cycles="6" m="0" name="addr_dp_indirect_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB2" size="8" cycles="5" m="1" name="addr_dp_indirect_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB3" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB3" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB5" size="16" cycles="5" m="0" name="addr_dp_ix_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB5" size="8" cycles="4" m="1" name="addr_dp_ix_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB7" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_LDA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB7" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_LDA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB9" size="16" cycles="5" m="0" name="addr_abs_iy_read_LDA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB9" size="8" cycles="4" m="1" name="addr_abs_iy_read_LDA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xBD" size="16" cycles="5" m="0" name="addr_abs_ix_read_LDA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xBD" size="8" cycles="4" m="1" name="addr_abs_ix_read_LDA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x8D" size="16" cycles="5" m="0" name="addr_abs_STA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x8D" size="8" cycles="4" m="1" name="addr_abs_STA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x8F" size="16" cycles="6" m="0" name="addr_abslong_STA_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x8F" size="8" cycles="5" m="1" name="addr_abslong_STA_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x9F" size="16" cycles="6" m="0" name="addr_abslong_ix_STA_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x9F" size="8" cycles="5" m="1" name="addr_abslong_ix_STA_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x81" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x81" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x83" size="16" cycles="5" m="0" name="addr_sr_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x83" size="8" cycles="4" m="1" name="addr_sr_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x85" size="16" cycles="4" m="0" name="addr_dp_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x85" size="8" cycles="3" m="1" name="addr_dp_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x87" size="16" cycles="7" m="0" name="addr_dp_indirectlong_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x87" size="8" cycles="6" m="1" name="addr_dp_indirectlong_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x91" size="16" cycles="7" m="0" name="addr_dp_indirect_iy_cycle_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x91" size="8" cycles="6" m="1" name="addr_dp_indirect_iy_cycle_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x92" size="16" cycles="6" m="0" name="addr_dp_indirect_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x92" size="8" cycles="5" m="1" name="addr_dp_indirect_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x93" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x93" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x95" size="16" cycles="5" m="0" name="addr_dp_ix_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x95" size="8" cycles="4" m="1" name="addr_dp_ix_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x97" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_STA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x97" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_STA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x99" size="16" cycles="6" m="0" name="addr_abs_iy_cycle_STA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x99" size="8" cycles="5" m="1" name="addr_abs_iy_cycle_STA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x9D" size="16" cycles="6" m="0" name="addr_abs_ix_cycle_STA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x9D" size="8" cycles="5" m="1" name="addr_abs_ix_cycle_STA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x86" size="16" cycles="4" x="0" name="addr_dp_STX_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="X" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x86" size="8" cycles="3" x="1" name="addr_dp_STX_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="X" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x8E" size="16" cycles="5" x="0" name="addr_abs_STX_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="X" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x8E" size="8" cycles="4" x="1" name="addr_abs_STX_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="X" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x96" size="16" cycles="5" x="0" name="addr_dp_iy_STX_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="X" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x96" size="8" cycles="4" x="1" name="addr_dp_iy_STX_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="X" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x84" size="16" cycles="4" x="0" name="addr_dp_STY_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="Y" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x84" size="8" cycles="3" x="1" name="addr_dp_STY_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="Y" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x8C" size="16" cycles="5" x="0" name="addr_abs_STY_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="Y" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x8C" size="8" cycles="4" x="1" name="addr_abs_STY_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="Y" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x94" size="16" cycles="5" x="0" name="addr_dp_ix_STY_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="Y" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x94" size="8" cycles="4" x="1" name="addr_dp_ix_STY_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="Y" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x64" size="16" cycles="4" m="0" name="addr_dp_STZ_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="0" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x64" size="8" cycles="3" m="1" name="addr_dp_STZ_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="0" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x74" size="16" cycles="5" m="0" name="addr_dp_ix_STZ_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="0" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x74" size="8" cycles="4" m="1" name="addr_dp_ix_STZ_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LR" dest="$1" src="0" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x9C" size="16" cycles="5" m="0" name="addr_abs_STZ_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="0" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x9C" size="8" cycles="4" m="1" name="addr_abs_STZ_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LR" dest="$1" src="0" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x9E" size="16" cycles="6" m="0" name="addr_abs_ix_cycle_STZ_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="0" size="16"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x9E" size="8" cycles="5" m="1" name="addr_abs_ix_cycle_STZ_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="CYCLE" dest="1"/><uop inst="LR" dest="$1" src="0" size="8"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0xA2" size="16" cycles="3" x="0" name="addr_immx_LDX_x0"><uop inst="LI" dest="$1" size="16"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA2" size="8" cycles="2" x="1" name="addr_immx_LDX_x1"><uop inst="LI" dest="$1" size="8"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA6" size="16" cycles="4" x="0" name="addr_dp_read_LDX_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA6" size="8" cycles="3" x="1" name="addr_dp_read_LDX_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xAE" size="16" cycles="5" x="0" name="addr_abs_read_LDX_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xAE" size="8" cycles="4" x="1" name="addr_abs_read_LDX_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB6" size="16" cycles="5" x="0" name="addr_dp_iy_read_LDX_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB6" size="8" cycles="4" x="1" name="addr_dp_iy_read_LDX_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xBE" size="16" cycles="5" x="0" name="addr_abs_iy_read_LDX_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="X" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xBE" size="8" cycles="4" x="1" name="addr_abs_iy_read_LDX_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="X" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA0" size="16" cycles="3" x="0" name="addr_immx_LDY_x0"><uop inst="LI" dest="$1" size="16"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA0" size="8" cycles="2" x="1" name="addr_immx_LDY_x1"><uop inst="LI" dest="$1" size="8"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xA4" size="16" cycles="4" x="0" name="addr_dp_read_LDY_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xA4" size="8" cycles="3" x="1" name="addr_dp_read_LDY_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xAC" size="16" cycles="5" x="0" name="addr_abs_read_LDY_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xAC" size="8" cycles="4" x="1" name="addr_abs_read_LDY_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xB4" size="16" cycles="5" x="0" name="addr_dp_ix_read_LDY_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xB4" size="8" cycles="4" x="1" name="addr_dp_ix_read_LDY_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xBC" size="16" cycles="5" x="0" name="addr_abs_ix_read_LDY_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SR" dest="Y" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xBC" size="8" cycles="4" x="1" name="addr_abs_ix_read_LDY_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SR" dest="Y" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x21" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x21" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x23" size="16" cycles="5" m="0" name="addr_sr_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x23" size="8" cycles="4" m="1" name="addr_sr_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x25" size="16" cycles="4" m="0" name="addr_dp_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x25" size="8" cycles="3" m="1" name="addr_dp_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x27" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x27" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x29" size="16" cycles="3" m="0" name="addr_imma_AND_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x29" size="8" cycles="2" m="1" name="addr_imma_AND_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x2D" size="16" cycles="5" m="0" name="addr_abs_read_AND_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x2D" size="8" cycles="4" m="1" name="addr_abs_read_AND_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x2F" size="16" cycles="6" m="0" name="addr_abslong_read_AND_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x2F" size="8" cycles="5" m="1" name="addr_abslong_read_AND_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x31" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x31" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x32" size="16" cycles="6" m="0" name="addr_dp_indirect_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x32" size="8" cycles="5" m="1" name="addr_dp_indirect_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x33" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x33" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x35" size="16" cycles="5" m="0" name="addr_dp_ix_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x35" size="8" cycles="4" m="1" name="addr_dp_ix_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x37" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_AND_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x37" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_AND_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x39" size="16" cycles="5" m="0" name="addr_abs_iy_read_AND_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x39" size="8" cycles="4" m="1" name="addr_abs_iy_read_AND_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x3D" size="16" cycles="5" m="0" name="addr_abs_ix_read_AND_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x3D" size="8" cycles="4" m="1" name="addr_abs_ix_read_AND_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x3F" size="16" cycles="6" m="0" name="addr_abslong_ix_read_AND_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x3F" size="8" cycles="5" m="1" name="addr_abslong_ix_read_AND_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x41" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x41" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x43" size="16" cycles="5" m="0" name="addr_sr_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x43" size="8" cycles="4" m="1" name="addr_sr_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x45" size="16" cycles="4" m="0" name="addr_dp_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x45" size="8" cycles="3" m="1" name="addr_dp_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x47" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x47" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x49" size="16" cycles="3" m="0" name="addr_imma_EOR_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x49" size="8" cycles="2" m="1" name="addr_imma_EOR_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x4D" size="16" cycles="5" m="0" name="addr_abs_read_EOR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x4D" size="8" cycles="4" m="1" name="addr_abs_read_EOR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x4F" size="16" cycles="6" m="0" name="addr_abslong_read_EOR_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x4F" size="8" cycles="5" m="1" name="addr_abslong_read_EOR_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x51" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x51" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x52" size="16" cycles="6" m="0" name="addr_dp_indirect_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x52" size="8" cycles="5" m="1" name="addr_dp_indirect_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x53" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x53" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x55" size="16" cycles="5" m="0" name="addr_dp_ix_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x55" size="8" cycles="4" m="1" name="addr_dp_ix_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x57" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_EOR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x57" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_EOR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x59" size="16" cycles="5" m="0" name="addr_abs_iy_read_EOR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x59" size="8" cycles="4" m="1" name="addr_abs_iy_read_EOR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x5D" size="16" cycles="5" m="0" name="addr_abs_ix_read_EOR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x5D" size="8" cycles="4" m="1" name="addr_abs_ix_read_EOR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x5F" size="16" cycles="6" m="0" name="addr_abslong_ix_read_EOR_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x5F" size="8" cycles="5" m="1" name="addr_abslong_ix_read_EOR_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="XOR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x03" size="16" cycles="5" m="0" name="addr_sr_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x03" size="8" cycles="4" m="1" name="addr_sr_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x05" size="16" cycles="4" m="0" name="addr_dp_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x05" size="8" cycles="3" m="1" name="addr_dp_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x07" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x07" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x09" size="16" cycles="3" m="0" name="addr_imma_ORA_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x09" size="8" cycles="2" m="1" name="addr_imma_ORA_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x0D" size="16" cycles="5" m="0" name="addr_abs_read_ORA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x0D" size="8" cycles="4" m="1" name="addr_abs_read_ORA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x0F" size="16" cycles="6" m="0" name="addr_abslong_read_ORA_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x0F" size="8" cycles="5" m="1" name="addr_abslong_read_ORA_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x11" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x11" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x12" size="16" cycles="6" m="0" name="addr_dp_indirect_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x12" size="8" cycles="5" m="1" name="addr_dp_indirect_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x13" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x13" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x15" size="16" cycles="5" m="0" name="addr_dp_ix_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x15" size="8" cycles="4" m="1" name="addr_dp_ix_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x17" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x17" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x01" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_ORA_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x01" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_ORA_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x19" size="16" cycles="5" m="0" name="addr_abs_iy_read_ORA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x19" size="8" cycles="4" m="1" name="addr_abs_iy_read_ORA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x1D" size="16" cycles="5" m="0" name="addr_abs_ix_read_ORA_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x1D" size="8" cycles="4" m="1" name="addr_abs_ix_read_ORA_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0x1F" size="16" cycles="6" m="0" name="addr_abslong_ix_read_ORA_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="16"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/></op>
		<op code="0x1F" size="8" cycles="5" m="1" name="addr_abslong_ix_read_ORA_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$2" src="$1"/><uop inst="SR" dest="A" src="$2" size="8"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/></op>
		<op code="0xC1" size="16" cycles="7" m="0" name="addr_dp_ix_indirect_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC1" size="8" cycles="6" m="1" name="addr_dp_ix_indirect_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xC3" size="16" cycles="5" m="0" name="addr_sr_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC3" size="8" cycles="4" m="1" name="addr_sr_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xC5" size="16" cycles="4" m="0" name="addr_dp_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC5" size="8" cycles="3" m="1" name="addr_dp_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xC7" size="16" cycles="7" m="0" name="addr_dp_indirectlong_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC7" size="8" cycles="6" m="1" name="addr_dp_indirectlong_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xC9" size="16" cycles="3" m="0" name="addr_imma_CMP_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC9" size="8" cycles="2" m="1" name="addr_imma_CMP_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xCD" size="16" cycles="5" m="0" name="addr_abs_read_CMP_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xCD" size="8" cycles="4" m="1" name="addr_abs_read_CMP_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xCF" size="16" cycles="6" m="0" name="addr_abslong_read_CMP_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xCF" size="8" cycles="5" m="1" name="addr_abslong_read_CMP_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xD1" size="16" cycles="6" m="0" name="addr_dp_indirect_iy_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xD1" size="8" cycles="5" m="1" name="addr_dp_indirect_iy_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xD2" size="16" cycles="6" m="0" name="addr_dp_indirect_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xD2" size="8" cycles="5" m="1" name="addr_dp_indirect_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xD3" size="16" cycles="8" m="0" name="addr_sr_indirect_iy_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xD3" size="8" cycles="7" m="1" name="addr_sr_indirect_iy_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="S"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xD5" size="16" cycles="5" m="0" name="addr_dp_ix_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xD5" size="8" cycles="4" m="1" name="addr_dp_ix_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xD7" size="16" cycles="7" m="0" name="addr_dp_indirectlong_iy_read_CMP_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xD7" size="8" cycles="6" m="1" name="addr_dp_indirectlong_iy_read_CMP_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xD9" size="16" cycles="5" m="0" name="addr_abs_iy_read_CMP_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xD9" size="8" cycles="4" m="1" name="addr_abs_iy_read_CMP_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="Y"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xDD" size="16" cycles="5" m="0" name="addr_abs_ix_read_CMP_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xDD" size="8" cycles="4" m="1" name="addr_abs_ix_read_CMP_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xDF" size="16" cycles="6" m="0" name="addr_abslong_ix_read_CMP_m0"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xDF" size="8" cycles="5" m="1" name="addr_abslong_ix_read_CMP_m1"><uop inst="LI" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE0" size="16" cycles="3" x="0" name="addr_immx_CPX_x0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="X" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE0" size="8" cycles="2" x="1" name="addr_immx_CPX_x1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="X" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xE4" size="16" cycles="4" x="0" name="addr_dp_read_CPX_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="X" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xE4" size="8" cycles="3" x="1" name="addr_dp_read_CPX_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="X" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xEC" size="16" cycles="5" x="0" name="addr_abs_read_CPX_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="X" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xEC" size="8" cycles="4" x="1" name="addr_abs_read_CPX_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="X" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xC0" size="16" cycles="3" x="0" name="addr_immx_CPY_x0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="Y" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC0" size="8" cycles="2" x="1" name="addr_immx_CPY_x1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="Y" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xC4" size="16" cycles="4" x="0" name="addr_dp_read_CPY_x0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="Y" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xC4" size="8" cycles="3" x="1" name="addr_dp_read_CPY_x1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="Y" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0xCC" size="16" cycles="5" x="0" name="addr_abs_read_CPY_x0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="Y" size="16"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$2" size="16"/><uop inst="SHR" dest="$2" src="16"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="16"/></op>
		<op code="0xCC" size="8" cycles="4" x="1" name="addr_abs_read_CPY_x1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="Y" size="8"/><uop inst="SUB" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$2" size="8"/><uop inst="SHR" dest="$2" src="8"/><uop inst="XOR" dest="$2" src="1"/><uop inst="SF" dest="C" src="$2" size="8"/></op>
		<op code="0x20" cycles="6" name="addr_abs_zero_JSR_"><uop inst="LI" dest="$0" size="16"/><uop inst="LR" dest="$2" src="PC"/><uop inst="SUB" dest="$2" src="1"/><uop inst="PUSH" dest="$2" size="16"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0x4C" cycles="3" name="addr_abs_zero_JMP_"><uop inst="LI" dest="$0" size="16"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0x22" cycles="8" name="addr_abslong_JSL_"><uop inst="LI" dest="$0" size="24"/><uop inst="LR" dest="$2" src="PC"/><uop inst="SUB" dest="$2" src="1"/><uop inst="PUSH" dest="$2" size="24"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0x5C" cycles="4" name="addr_abslong_JMPL_"><uop inst="LI" dest="$0" size="24"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0x6C" cycles="5" name="addr_abs_indirect_JMP_"><uop inst="LI" dest="$0" size="16"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0xDC" cycles="6" name="addr_abs_indirectlong_JMPL_"><uop inst="LI" dest="$0" size="16"/><uop inst="LM" dest="$0" src="$0" size="24"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0xFC" cycles="8" name="addr_pb_abs_ix_indirect_JSR_"><uop inst="LI" dest="$0" size="16"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="PC"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SHL" dest="$1" src="16"/><uop inst="OR" dest="$0" src="$1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$2" src="PC"/><uop inst="SUB" dest="$2" src="1"/><uop inst="PUSH" dest="$2" size="16"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0x7C" cycles="6" name="addr_pb_abs_ix_indirect_JMP_"><uop inst="LI" dest="$0" size="16"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LR" dest="$1" src="PC"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SHL" dest="$1" src="16"/><uop inst="OR" dest="$0" src="$1"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0x60" cycles="6" name="RTS_"><uop inst="POP" dest="$0" size="16"/><uop inst="ADD" dest="$0" src="1"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0x6B" cycles="6" name="RTL_"><uop inst="POP" dest="$0" size="24"/><uop inst="ADD" dest="$0" src="1"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0x40" cycles="7" e="0" name="RTI_"><uop inst="POP" dest="$0" size="8"/><uop inst="SR" dest="P" src="$0"/><uop inst="POP" dest="$0" size="24"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0x40" cycles="6" e="1" name="RTI_"><uop inst="POP" dest="$0" size="8"/><uop inst="SR" dest="P" src="$0"/><uop inst="POP" dest="$0" size="16"/><uop inst="SR" dest="PC" src="$0" size="16"/></op>
		<op code="0x3A" size="16" cycles="2" m="0" name="DEA_m0"><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x3A" size="8" cycles="2" m="1" name="DEA_m1"><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x1A" size="16" cycles="2" m="0" name="INA_m0"><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x1A" size="8" cycles="2" m="1" name="INA_m1"><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x0A" size="16" cycles="2" m="0" name="ASLA_m0"><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x0A" size="8" cycles="2" m="1" name="ASLA_m1"><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x4A" size="16" cycles="2" m="0" name="LSRA_m0"><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x4A" size="8" cycles="2" m="1" name="LSRA_m1"><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x2A" size="16" cycles="2" m="0" name="ROLA_m0"><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x2A" size="8" cycles="2" m="1" name="ROLA_m1"><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x6A" size="16" cycles="2" m="0" name="RORA_m0"><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x6A" size="8" cycles="2" m="1" name="RORA_m1"><uop inst="LR" dest="$1" src="A" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SR" dest="A" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xC6" size="16" cycles="7" m="0" name="addr_dp_read_DEC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xC6" size="8" cycles="5" m="1" name="addr_dp_read_DEC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xCE" size="16" cycles="8" m="0" name="addr_abs_read_DEC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xCE" size="8" cycles="6" m="1" name="addr_abs_read_DEC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xD6" size="16" cycles="8" m="0" name="addr_dp_ix_read_DEC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xD6" size="8" cycles="6" m="1" name="addr_dp_ix_read_DEC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xDE" size="16" cycles="9" m="0" name="addr_abs_ix_read_DEC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xDE" size="8" cycles="7" m="1" name="addr_abs_ix_read_DEC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SUB" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xE6" size="16" cycles="7" m="0" name="addr_dp_read_INC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xE6" size="8" cycles="5" m="1" name="addr_dp_read_INC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xEE" size="16" cycles="8" m="0" name="addr_abs_read_INC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xEE" size="8" cycles="6" m="1" name="addr_abs_read_INC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xF6" size="16" cycles="8" m="0" name="addr_dp_ix_read_INC_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xF6" size="8" cycles="6" m="1" name="addr_dp_ix_read_INC_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0xFE" size="16" cycles="9" m="0" name="addr_abs_ix_read_INC_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0xFE" size="8" cycles="7" m="1" name="addr_abs_ix_read_INC_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="ADD" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x06" size="16" cycles="7" m="0" name="addr_dp_read_ASL_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x06" size="8" cycles="5" m="1" name="addr_dp_read_ASL_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x0E" size="16" cycles="8" m="0" name="addr_abs_read_ASL_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x0E" size="8" cycles="6" m="1" name="addr_abs_read_ASL_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x16" size="16" cycles="8" m="0" name="addr_dp_ix_read_ASL_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x16" size="8" cycles="6" m="1" name="addr_dp_ix_read_ASL_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x1E" size="16" cycles="9" m="0" name="addr_abs_ix_read_ASL_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x1E" size="8" cycles="7" m="1" name="addr_abs_ix_read_ASL_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SHL" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x46" size="16" cycles="7" m="0" name="addr_dp_read_LSR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x46" size="8" cycles="5" m="1" name="addr_dp_read_LSR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x4E" size="16" cycles="8" m="0" name="addr_abs_read_LSR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x4E" size="8" cycles="6" m="1" name="addr_abs_read_LSR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x56" size="16" cycles="8" m="0" name="addr_dp_ix_read_LSR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x56" size="8" cycles="6" m="1" name="addr_dp_ix_read_LSR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x5E" size="16" cycles="9" m="0" name="addr_abs_ix_read_LSR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x5E" size="8" cycles="7" m="1" name="addr_abs_ix_read_LSR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x26" size="16" cycles="7" m="0" name="addr_dp_read_ROL_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x26" size="8" cycles="5" m="1" name="addr_dp_read_ROL_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x2E" size="16" cycles="8" m="0" name="addr_abs_read_ROL_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x2E" size="8" cycles="6" m="1" name="addr_abs_read_ROL_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x36" size="16" cycles="8" m="0" name="addr_dp_ix_read_ROL_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x36" size="8" cycles="6" m="1" name="addr_dp_ix_read_ROL_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x3E" size="16" cycles="9" m="0" name="addr_abs_ix_read_ROL_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/></op>
		<op code="0x3E" size="8" cycles="7" m="1" name="addr_abs_ix_read_ROL_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$1" src="1"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/></op>
		<op code="0x66" size="16" cycles="7" m="0" name="addr_dp_read_ROR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x66" size="8" cycles="5" m="1" name="addr_dp_read_ROR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x6E" size="16" cycles="8" m="0" name="addr_abs_read_ROR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x6E" size="8" cycles="6" m="1" name="addr_abs_read_ROR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x76" size="16" cycles="8" m="0" name="addr_dp_ix_read_ROR_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x76" size="8" cycles="6" m="1" name="addr_dp_ix_read_ROR_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x7E" size="16" cycles="9" m="0" name="addr_abs_ix_read_ROR_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="16"/><uop inst="SF" dest="C" src="$1" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="16"/><uop inst="SF" dest="Z" src="$1" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/></op>
		<op code="0x7E" size="8" cycles="7" m="1" name="addr_abs_ix_read_ROR_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LF" dest="$2" src="C"/><uop inst="SHL" dest="$2" src="8"/><uop inst="SF" dest="C" src="$1" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SHR" dest="$1" src="1"/><uop inst="SM" dest="$0" src="$1" size="8"/><uop inst="SF" dest="Z" src="$1" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/></op>
		<op code="0x24" size="16" cycles="4" m="0" name="addr_dp_read_BIT_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="14"/><uop inst="SF" dest="V" src="$1" size="16"/></op>
		<op code="0x24" size="8" cycles="3" m="1" name="addr_dp_read_BIT_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="6"/><uop inst="SF" dest="V" src="$1" size="8"/></op>
		<op code="0x2C" size="16" cycles="5" m="0" name="addr_abs_read_BIT_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="14"/><uop inst="SF" dest="V" src="$1" size="16"/></op>
		<op code="0x2C" size="8" cycles="4" m="1" name="addr_abs_read_BIT_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="6"/><uop inst="SF" dest="V" src="$1" size="8"/></op>
		<op code="0x34" size="16" cycles="5" m="0" name="addr_dp_ix_read_BIT_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="14"/><uop inst="SF" dest="V" src="$1" size="16"/></op>
		<op code="0x34" size="8" cycles="4" m="1" name="addr_dp_ix_read_BIT_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="CYCLE" dest="1"/><uop inst="ADD" dest="$0" src="X"/><uop inst="AND" dest="$0" src="DPMASK"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="6"/><uop inst="SF" dest="V" src="$1" size="8"/></op>
		<op code="0x3C" size="16" cycles="5" m="0" name="addr_abs_ix_read_BIT_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="SF" dest="N" src="$1" size="16"/><uop inst="SHR" dest="$1" src="14"/><uop inst="SF" dest="V" src="$1" size="16"/></op>
		<op code="0x3C" size="8" cycles="4" m="1" name="addr_abs_ix_read_BIT_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="ADD" dest="$0" src="X"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="SF" dest="N" src="$1" size="8"/><uop inst="SHR" dest="$1" src="6"/><uop inst="SF" dest="V" src="$1" size="8"/></op>
		<op code="0x89" size="16" cycles="3" m="0" name="addr_imma_BITI_m0"><uop inst="LI" dest="$1" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/></op>
		<op code="0x89" size="8" cycles="2" m="1" name="addr_imma_BITI_m1"><uop inst="LI" dest="$1" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/></op>
		<op code="0x14" size="16" cycles="7" m="0" name="addr_dp_read_TRB_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="XOR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x14" size="8" cycles="5" m="1" name="addr_dp_read_TRB_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="XOR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x1C" size="16" cycles="8" m="0" name="addr_abs_read_TRB_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="XOR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x1C" size="8" cycles="6" m="1" name="addr_abs_read_TRB_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="XOR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x04" size="16" cycles="7" m="0" name="addr_dp_read_TSB_m0"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x04" size="8" cycles="5" m="1" name="addr_dp_read_TSB_m1"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x0C" size="16" cycles="8" m="0" name="addr_abs_read_TSB_m0"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="16"/><uop inst="LR" dest="$2" src="A" size="16"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="16"/></op>
		<op code="0x0C" size="8" cycles="6" m="1" name="addr_abs_read_TSB_m1"><uop inst="LI" dest="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="LM" dest="$1" src="$0" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="AND" dest="$2" src="$1"/><uop inst="SF" dest="Z" src="$2" size="8"/><uop inst="LR" dest="$2" src="A" size="8"/><uop inst="OR" dest="$1" src="$2"/><uop inst="SM" dest="$0" src="$1" size="8"/></op>
		<op code="0x62" cycles="6" name="PER_"><uop inst="LI" dest="$0" size="16"/><uop inst="LR" dest="$1" src="PC"/><uop inst="ADD" dest="$0" src="$1"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0xF4" cycles="5" name="PEA_"><uop inst="LI" dest="$0" size="16"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0xD4" cycles="6" name="PEI_addr_dp_indirect_"><uop inst="LI" dest="$0" size="8"/><uop inst="ADD" dest="$0" src="DP"/><uop inst="AND" dest="$0" src="0xFFFF"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="OR" dest="$0" src="DB"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0x4B" cycles="3" name="PHK_"><uop inst="LR" dest="$0" src="PC"/><uop inst="SHR" dest="$0" src="16"/><uop inst="PUSH" dest="$0" size="8"/></op>
		<op code="0x08" cycles="3" name="PHP_"><uop inst="LR" dest="$0" src="P"/><uop inst="PUSH" dest="$0" size="8"/></op>
		<op code="0x28" cycles="4" name="PLP_"><uop inst="POP" dest="$0" size="8"/><uop inst="SR" dest="P" src="$0"/></op>
		<op code="0x48" size="16" cycles="4" m="0" name="PHA_m0"><uop inst="LR" dest="$0" src="A" size="16"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0x48" size="8" cycles="3" m="1" name="PHA_m1"><uop inst="LR" dest="$0" src="A" size="8"/><uop inst="PUSH" dest="$0" size="8"/></op>
		<op code="0x68" size="16" cycles="5" m="0" name="PLA_m0"><uop inst="POP" dest="$0" size="16"/><uop inst="SR" dest="A" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0x68" size="8" cycles="4" m="1" name="PLA_m1"><uop inst="POP" dest="$0" size="8"/><uop inst="SR" dest="A" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0xDA" size="16" cycles="4" x="0" name="PHX_x0"><uop inst="LR" dest="$0" src="X" size="16"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0xDA" size="8" cycles="3" x="1" name="PHX_x1"><uop inst="LR" dest="$0" src="X" size="8"/><uop inst="PUSH" dest="$0" size="8"/></op>
		<op code="0xFA" size="16" cycles="5" x="0" name="PLX_x0"><uop inst="POP" dest="$0" size="16"/><uop inst="SR" dest="X" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0xFA" size="8" cycles="4" x="1" name="PLX_x1"><uop inst="POP" dest="$0" size="8"/><uop inst="SR" dest="X" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0x5A" size="16" cycles="4" x="0" name="PHY_x0"><uop inst="LR" dest="$0" src="Y" size="16"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0x5A" size="8" cycles="3" x="1" name="PHY_x1"><uop inst="LR" dest="$0" src="Y" size="8"/><uop inst="PUSH" dest="$0" size="8"/></op>
		<op code="0x7A" size="16" cycles="5" x="0" name="PLY_x0"><uop inst="POP" dest="$0" size="16"/><uop inst="SR" dest="Y" src="$0" size="16"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0x7A" size="8" cycles="4" x="1" name="PLY_x1"><uop inst="POP" dest="$0" size="8"/><uop inst="SR" dest="Y" src="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0x0B" cycles="4" name="PHD_"><uop inst="LR" dest="$0" src="DP"/><uop inst="PUSH" dest="$0" size="16"/></op>
		<op code="0x2B" cycles="5" name="PLD_"><uop inst="POP" dest="$0" size="16"/><uop inst="SR" dest="DP" src="$0"/><uop inst="SF" dest="N" src="$0" size="16"/><uop inst="SF" dest="Z" src="$0" size="16"/></op>
		<op code="0x8B" cycles="3" name="PHB_"><uop inst="LR" dest="$0" src="DB"/><uop inst="SHR" dest="$0" src="16"/><uop inst="PUSH" dest="$0" size="8"/></op>
		<op code="0xAB" cycles="4" name="PLB_"><uop inst="POP" dest="$0" size="8"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/><uop inst="SHL" dest="$0" src="16"/><uop inst="SR" dest="DB" src="$0"/></op>
		<op code="0xEB" cycles="3" name="XBA_"><uop inst="LR" dest="$0" src="A" size="16"/><uop inst="LR" dest="$1" src="A" size="16"/><uop inst="SHR" dest="$0" src="8"/><uop inst="SHL" dest="$1" src="8"/><uop inst="OR" dest="$1" src="$0"/><uop inst="SR" dest="A" src="$1" size="16"/><uop inst="SF" dest="N" src="$0" size="8"/><uop inst="SF" dest="Z" src="$0" size="8"/></op>
		<op code="0x00" cycles="8" e="0" name="BRK_"><uop inst="LR" dest="$2" src="PC"/><uop inst="ADD" dest="$2" src="1"/><uop inst="PUSH" dest="$2" size="24"/><uop inst="LR" dest="$0" src="P"/><uop inst="PUSH" dest="$0" size="8"/><uop inst="SF" dest="D" src="0"/><uop inst="SF" dest="I" src="1"/><uop inst="LR" dest="$0" src="0x00FFE6"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0x02" cycles="8" name="COP_"><uop inst="LR" dest="$2" src="PC"/><uop inst="ADD" dest="$2" src="1"/><uop inst="PUSH" dest="$2" size="24"/><uop inst="LR" dest="$0" src="P"/><uop inst="PUSH" dest="$0" size="8"/><uop inst="SF" dest="D" src="0"/><uop inst="SF" dest="I" src="1"/><uop inst="LR" dest="$0" src="0x00FFE4"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
		<op code="0x00" cycles="8" e="1" name="BRK_"><uop inst="LR" dest="$2" src="PC"/><uop inst="ADD" dest="$2" src="1"/><uop inst="PUSH" dest="$2" size="16"/><uop inst="LR" dest="$0" src="P"/><uop inst="PUSH" dest="$0" size="8"/><uop inst="SF" dest="D" src="0"/><uop inst="SF" dest="I" src="1"/><uop inst="LR" dest="$0" src="0x00FFF6"/><uop inst="LM" dest="$0" src="$0" size="16"/><uop inst="SR" dest="PC" src="$0" size="24"/></op>
	</ops>
</cpu>
