# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv failed with 4 errors.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv failed with 4 errors.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 1 failed with 4 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv failed with 2 errors.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 1 failed with 2 errors.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv failed with 1 errors.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 22:35:45 on Nov 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(64)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 64
add wave -position insertpoint  \
sim:/testbench/the_dp/clk \
sim:/testbench/the_dp/reset \
sim:/testbench/the_dp/r_en_tot \
sim:/testbench/the_dp/r_en_itr \
sim:/testbench/the_dp/wb_en \
sim:/testbench/the_dp/x_in_xcel \
sim:/testbench/the_dp/y_in_xcel \
sim:/testbench/the_dp/vx_in_xcel \
sim:/testbench/the_dp/vy_in_xcel \
sim:/testbench/the_dp/x_out_xcel \
sim:/testbench/the_dp/y_out_xcel \
sim:/testbench/the_dp/vx_out_xcel \
sim:/testbench/the_dp/vy_out_xcel \
sim:/testbench/the_dp/x \
sim:/testbench/the_dp/y \
sim:/testbench/the_dp/vx \
sim:/testbench/the_dp/vy \
sim:/testbench/the_dp/x_comb \
sim:/testbench/the_dp/y_comb \
sim:/testbench/the_dp/vx_comb \
sim:/testbench/the_dp/vy_comb \
sim:/testbench/the_dp/xa_comb \
sim:/testbench/the_dp/ya_comb \
sim:/testbench/the_dp/x_avg \
sim:/testbench/the_dp/y_avg \
sim:/testbench/the_dp/vxa_comb \
sim:/testbench/the_dp/vya_comb \
sim:/testbench/the_dp/vx_avg \
sim:/testbench/the_dp/vy_avg \
sim:/testbench/the_dp/xc_comb \
sim:/testbench/the_dp/yc_comb \
sim:/testbench/the_dp/x_close \
sim:/testbench/the_dp/y_close \
sim:/testbench/the_dp/boid_ctr \
sim:/testbench/the_dp/boid_ctr_in \
sim:/testbench/the_dp/x_bound \
sim:/testbench/the_dp/y_bound \
sim:/testbench/the_dp/vx_bounded \
sim:/testbench/the_dp/vy_bounded \
sim:/testbench/the_dp/vx_wb \
sim:/testbench/the_dp/vy_wb \
sim:/testbench/the_dp/x_wb \
sim:/testbench/the_dp/y_wb \
sim:/testbench/the_dp/x_avg_wb \
sim:/testbench/the_dp/y_avg_wb \
sim:/testbench/the_dp/vx_avg_wb \
sim:/testbench/the_dp/vy_avg_wb \
sim:/testbench/the_dp/x_close_wb \
sim:/testbench/the_dp/y_close_wb \
sim:/testbench/the_dp/boid_ctr_wb \
sim:/testbench/the_dp/speed \
sim:/testbench/the_dp/speed_bchk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlftf8t7xk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf8t7xk
add wave -position insertpoint  \
sim:/testbench/the_ctrl/num_boids \
sim:/testbench/the_ctrl/init \
sim:/testbench/the_ctrl/sa_init \
sim:/testbench/the_ctrl/sa_ld \
sim:/testbench/the_ctrl/sa_calc \
sim:/testbench/the_ctrl/ac_wb \
sim:/testbench/the_ctrl/clk \
sim:/testbench/the_ctrl/en \
sim:/testbench/the_ctrl/reset \
sim:/testbench/the_ctrl/which_boid \
sim:/testbench/the_ctrl/wb_en \
sim:/testbench/the_ctrl/r_en_tot \
sim:/testbench/the_ctrl/r_en_itr \
sim:/testbench/the_ctrl/en_post \
sim:/testbench/the_ctrl/state \
sim:/testbench/the_ctrl/next_state \
sim:/testbench/the_ctrl/boid_itr_ctr \
sim:/testbench/the_ctrl/boid_tot_ctr
add wave -position insertpoint  \
sim:/testbench/the_mem/num_boids \
sim:/testbench/the_mem/clk \
sim:/testbench/the_mem/reset \
sim:/testbench/the_mem/which_boid \
sim:/testbench/the_mem/wb_en \
sim:/testbench/the_mem/x_in_32 \
sim:/testbench/the_mem/y_in_32 \
sim:/testbench/the_mem/vx_in_32 \
sim:/testbench/the_mem/vy_in_32 \
sim:/testbench/the_mem/vx_acc_in \
sim:/testbench/the_mem/vy_acc_in \
sim:/testbench/the_mem/x_out_32 \
sim:/testbench/the_mem/y_out_32 \
sim:/testbench/the_mem/vx_out_32 \
sim:/testbench/the_mem/vy_out_32 \
sim:/testbench/the_mem/vx_acc_out \
sim:/testbench/the_mem/vy_acc_out \
sim:/testbench/the_mem/x_chk_in \
sim:/testbench/the_mem/y_chk_in \
sim:/testbench/the_mem/is_boid_here \
sim:/testbench/the_mem/x_in \
sim:/testbench/the_mem/y_in \
sim:/testbench/the_mem/vx_in \
sim:/testbench/the_mem/vy_in \
sim:/testbench/the_mem/x_out \
sim:/testbench/the_mem/y_out \
sim:/testbench/the_mem/vx_out \
sim:/testbench/the_mem/vy_out
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run
run
run -all
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(64)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 64
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 1000
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 100
run 100
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3015) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [PCDPC] - Port size (7) does not match connection size (1) for port 'wb_en'. The port definition is at: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(149).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run
run 100
run 100
run
run 100
run 500
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3015) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [PCDPC] - Port size (7) does not match connection size (1) for port 'wb_en'. The port definition is at: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(149).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
add wave -position insertpoint  \
sim:/testbench/write_ext
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3015) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [PCDPC] - Port size (7) does not match connection size (1) for port 'wb_en'. The port definition is at: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(149).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 1000
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 1000
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 1000
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(204): Too many inherited module instance parameters.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(212): Too many inherited module instance parameters.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(220): Too many inherited module instance parameters.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(228): Too many inherited module instance parameters.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
run 1000
# No Design Loaded!
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 22:35:45 on Nov 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(204): Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(212): Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(220): Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Error (suppressible): (vsim-3006) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv(228): Too many inherited module instance parameters.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# Error loading design
# End time: 22:49:02 on Nov 26,2023, Elapsed time: 0:13:17
# Errors: 8, Warnings: 50
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work.testbench
# vsim -gui work.testbench 
# Start time: 22:49:24 on Nov 26,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rat83  Hostname: EN-EC-LPH238-26  ProcessID: 5844
#           Attempting to use alternate WLF file "./wlft05x4j7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft05x4j7
run 1000
add wave -position insertpoint  \
sim:/testbench/the_mem/rtm/x_t \
sim:/testbench/the_mem/rtm/y_t \
sim:/testbench/the_mem/rtm/vx_t \
sim:/testbench/the_mem/rtm/vy_t
add wave -position insertpoint  \
sim:/testbench/the_mem/rtm/clk
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 300
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 300
add wave -position insertpoint  \
sim:/testbench/the_mem/x_out_32 \
sim:/testbench/the_mem/y_out_32 \
sim:/testbench/the_mem/vx_out_32 \
sim:/testbench/the_mem/vy_out_32
# Compile of boid_accelerator.sv was successful.
# Compile of testbench.sv was successful.
# Compile of hex_decoder.v was successful.
# Compile of boid_xcel_helper.sv was successful.
# Compile of boid_xcel_dp.sv was successful.
# Compile of boid_xcel_ctrl.sv was successful.
# Compile of boid_xcel_mem.sv was successful.
# 7 compiles, 0 failed with no errors.
restart -f
# Loading work.testbench
# Loading work.xcel_dp
# Loading work.d_reg
# Loading work.xy_sep_chk
# Loading work.fix15_mul
# Loading work.xy_writeback
# Loading work.lut_32_divider
# Loading work.amax_bmin
# Loading work.xcel_ctrl
# Loading work.fall_edge_detector
# Loading work.register_test_mem_wrapper
# Loading work.register_test_memory
# Loading work.zero_pad_fix15
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
run 300
restart -f
# ** Warning: (vsim-3017) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Too few port connections. Expected 19, found 15.
#    Time: 0 ns  Iteration: 0  Instance: /testbench/the_mem File: C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/boid_xcel_mem.sv
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_in'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vx_acc_out'.
# ** Warning: (vsim-3722) C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(119): [TFMPC] - Missing connection for port 'vy_acc_out'.
add wave -position insertpoint  \
sim:/testbench/the_dp/clk
add wave -position insertpoint  \
sim:/testbench/the_dp/x_comb \
sim:/testbench/the_dp/y_comb \
sim:/testbench/the_dp/vx_comb \
sim:/testbench/the_dp/vy_comb
add wave -position insertpoint  \
sim:/testbench/the_dp/x_bound \
sim:/testbench/the_dp/y_bound \
sim:/testbench/the_dp/vx_bounded \
sim:/testbench/the_dp/vy_bounded
add wave -position insertpoint  \
sim:/testbench/the_dp/xbc/vx_t \
sim:/testbench/the_dp/xbc/vy_t
add wave -position insertpoint  \
sim:/testbench/the_dp/xbc/x_bchk \
sim:/testbench/the_dp/xbc/y_bchk
run 1000
add wave -position insertpoint  \
sim:/testbench/the_ctrl/state
run 1000
run 1000
run 5000
run 100000
# ** Note: $stop    : C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv(64)
#    Time: 50100 ns  Iteration: 0  Instance: /testbench
# Break in Module testbench at C:/Users/rat83/Documents/GitHub/FPGA-Project/VGA_to_M10k/verilog/boid_accelerator/testbench.sv line 64
