// Seed: 3242332227
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output tri id_2,
    output wor id_3,
    input wire id_4,
    input wire id_5,
    output tri0 id_6,
    input supply1 id_7,
    input wand id_8,
    output tri1 id_9
);
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    input tri id_3,
    output wand id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    output tri id_12,
    input tri id_13,
    input supply1 id_14,
    output wire id_15,
    output wire id_16,
    input supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    input supply0 id_21,
    input supply1 id_22
    , id_27,
    input tri id_23,
    input wor id_24,
    output tri1 id_25
);
  wire id_28;
  wire id_29;
  module_0(
      id_19, id_25, id_25, id_16, id_14, id_2, id_25, id_17, id_22, id_25
  );
  tri id_30 = 1;
  assign id_15 = 1;
  assign id_19 = id_1 == id_13;
endmodule
