<root><simulation><result_generated_time />2023-05-12 16:56:02<layer><layer_spec />{'B': 1, 'K': 64, 'C': 1, 'OY': 192, 'OX': 192, 'IY': 194, 'IX': 194, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />21233664<total_data_size_element />{'W': 576, 'I': 37636, 'O': 2359296}<total_data_reuse />{'W': 36864, 'I': 564.1849293229886, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />12/30</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [144, 1, 1], 'I': [54, 1, 1], 'O': [96, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], [('OX', 2)]], [[('FX', 3), ('FY', 3)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('FX', 3), ('FY', 3), ('OY', 3)], [('OX', 2)]], [], []]<O />[[[('FX', 3), ('FY', 3)], []], [[('OY', 3)], [('OX', 2), ('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 4), ('OY', 4), ('OY', 4), ('K', 2), ('K', 2), ('OY', 4), ('OX', 24)], [], []]<I />[[('OX', 4), ('OY', 4), ('OY', 4), ('K', 2), ('K', 2)], [('OY', 4), ('OX', 24)], []]<O />[[('OX', 4)], [('OY', 4), ('OY', 4), ('K', 2), ('K', 2), ('OY', 4), ('OX', 24)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [6.0, 6144, 1, 1], 'I': [43.2, 10.24, 1.28, 1.0], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [32, 4608, 4608], 'I': [512, 301088, 301088], 'O': [32, 18874368, 18874368], 'O_partial': [0, 0, 0], 'O_final': [32, 18874368, 18874368]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [1.0, 0.01, 0.0], 'O': [0.06, 0.56, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.57, 0.0], 'I': [1.0, 0.57, 0.0], 'O': [0.06, 0.57, 0.0]}<effective_mem_size_bit />{'W': [32, 4608, 4608], 'I': [512, 301088, 301088], 'O': [8, 4718592, 18874368], 'O_partial': [0, 0, 0], 'O_final': [8, 4718592, 18874368]}<total_unit_count />{'W': [864, 144, 1, 1], 'I': [864, 54, 1, 1], 'O': [864, 96, 1, 1]}<unique_unit_count />{'W': [144, 144, 1, 1], 'I': [20, 20, 1, 1], 'O': [96, 96, 1, 1]}<duplicate_unit_count />{'W': [6.0, 1.0, 1.0, 1.0], 'I': [43.2, 2.7, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[55296, 576], [576, 576], [576, 0]]<I />[[1327104, 129600], [48000, 37636], [37636, 0]]<O />[[(0, 2359296), (2359296, 0)], [(0, 2359296), (2359296, 0)], [(0, 2359296), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 2359296), (2359296, 0)], [(0, 2359296), (2359296, 0)], [(0, 2359296), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[6912, 72], [9, 9], [2, 0]]<I />[[165888, 16200], [750, 588], [147, 0]]<O />[[(0, 294912), (294912, 0)], [(0, 36864), (36864, 0)], [(0, 9216), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 294912], [294912, 0]), ([0, 36864], [36864, 0]), ([0, 9216], [0, 0])]</mem_access_count_word><mac_count><active />21233664<idle />3932160</mac_count></basic_info><energy><total_energy />46633582.6<mem_energy_breakdown><W />[2.3, 1.8, 3.0]<I />[61.6, 133.6, 195.8]<O />[206.6, 7306.0, 12274.3]</mem_energy_breakdown><MAC_energy><active_MAC />46416789.5<idle_MAC />196608.0<total />46613397.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5534<utilization_without_data_loading />0.5625<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.6559<mac_utilize_temporal_without_data_loading />0.6667</mac_array_utilization><latency><latency_cycle_with_data_loading />37471<latency_cycle_without_data_loading />36864<ideal_computing_cycle />24576<data_loading><load_cycle_total />607<load_cycle_individual />{'W': [9, 9, 0], 'I': [20, 589, 0]}<load_cycle_combined />{'W': 10, 'I': 589}</data_loading><mem_stalling><mem_stall_cycle_total />12288<mem_stall_cycle_individual />{'W': [[-24575], [-24576, -24576], [-24576, -24576]], 'I': [[-24575], [-5320, -4180], [-24576, -24576]], 'O': [[-24576], [-24576, 12288], [12288, -15360]]}<mem_stall_cycle_shared />{'W': [[-24575], [-24576, 0], [0, 0]], 'I': [[-24575], [-5320, 0], [0, 0]], 'O': [[-24576], [-24576, 12288], [12288, -15360]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 4608, 4608], 'I': [512, 301088, 301088], 'O': [32, 18874368, 18874368], 'O_partial': [0, 0, 0], 'O_final': [32, 18874368, 18874368]}<data_size_each_level_total />{'W': [4608, 4608, 4608], 'I': [10240, 301088, 301088], 'O': [3072, 18874368, 18874368]}<loop_cycles_each_level />{'W': [24576, 24576, 24576], 'I': [256, 24576, 24576], 'O': [4, 24576, 24576]}<top_ir_loop_size />{'W': [96, 1, 1], 'I': [4, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.2, 0.2], [0.2, 0.2]], 'I': [[8.0, 2.0], [40.0, 12.3], [12.3, 12.3]], 'O': [[8.0, 8.0], [768.0, 768.0], [768.0, 768.0]]}<req_inst_mem_bw />{'W': [[8.0, 0.1], [18.0, 0.2], [0.2, 0.2]], 'I': [[8.0, 8.0], [160.0, 12.3], [12.3, 12.3]], 'O': [[8.0, 8.0], [768.0, 768.0], [768.0, 768.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.2, 0.2], [0.2, 0]], 'I': [[8.0, 8.0], [160.0, 12.3], [12.3, 0]], 'O': [[8.0, 8.0], [768.0, 768.0], [768.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [928.2, 780.4], [12.4, 768.0]], 'I': [[8.0, 8.0], [928.2, 780.4], [12.4, 768.0]], 'O': [[8.0, 8.0], [928.2, 780.4], [12.4, 768.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 24576], [24576, 24576, 1], [24576, 24576, 1]], 'I': [[1, 1, 24576], [64, 256, 96], [24576, 24576, 1]], 'O': [[1, 1, 24576], [4, 4, 6144], [24576, 24576, 1]]}<trans_time_real />{'W': [[0, 1, 24576], [[0, 24576, 1], [9, 24576, 1]], [[9, 24576, 1], [2, 24576, 1]]], 'I': [[0, 1, 24576], [[8, 256, 96], [20, 256, 96]], [[588, 24576, 1], [147, 24576, 1]]], 'O': [[0, 1, 24576], [[0, 4, 6144], [6, 4, 6144]], [[36864, 24576, 1], [9216, 24576, 1]]]}<single_stall_cycle />{'W': [[-1], [-24576, -24567], [-24567, -24574]], 'I': [[-1], [-56, -44], [-23988, -24429]], 'O': [[-1], [-4, 2], [12288, -15360]]}<single_stall_count />{'W': [24575, 0, 0], 'I': [24575, 95, 0], 'O': [24576, 6144, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [24576, 0]}, 1: {'W': [0, 0], 'I': [1900, 0], 'O': [24576, 24576]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-24576, -24576], [0, -24576]], 1: [[-22676, -24576], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>