Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Tue May 17 17:20:42 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.822    -1548.249                   2247               251016        0.056        0.000                      0               251016        1.100        0.000                       0                 88956  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.302}        12.604          79.340          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1        0.002        0.000                      0                29019        0.056        0.000                      0                29019        2.432        0.000                       0                 10902  
  clk_out2_clk_wiz_1       -1.822    -1548.249                   2247               221417        0.065        0.000                      0               221417        5.534        0.000                       0                 78050  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.625        0.000                      0                  290        0.224        0.000                      0                  290  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       11.060        0.000                      0                  290        0.244        0.000                      0                  290  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.851ns (30.459%)  route 4.226ns (69.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.173    -1.626    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y6          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.800     0.174 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=2, routed)           3.867     4.041    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[20]
    SLICE_X211Y37        LUT3 (Prop_lut3_I0_O)        0.051     4.092 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_1/O
                         net (fo=2, routed)           0.359     4.451    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[20]
    SLICE_X211Y40        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.035     5.433    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X211Y40        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]/C
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.568    
    SLICE_X211Y40        FDRE (Setup_fdre_C_D)       -0.115     4.453    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 1.851ns (30.459%)  route 4.226ns (69.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.173    -1.626    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y6          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[18])
                                                      1.800     0.174 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[18]
                         net (fo=2, routed)           3.867     4.041    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[20]
    SLICE_X211Y37        LUT3 (Prop_lut3_I0_O)        0.051     4.092 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/qDGt1.NTB.Wgen[0].queue_array[0][20]_i_1/O
                         net (fo=2, routed)           0.359     4.451    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[20]
    SLICE_X211Y40        FDRE                                         f  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.035     5.433    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X211Y40        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]/C
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.568    
    SLICE_X211Y40        FDRE (Setup_fdre_C_D)       -0.115     4.453    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][20]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.851ns (30.454%)  route 4.227ns (69.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.173    -1.626    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y6          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     0.174 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=2, routed)           3.918     4.092    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[24]
    SLICE_X210Y44        LUT3 (Prop_lut3_I0_O)        0.051     4.143 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.309     4.452    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[24]
    SLICE_X207Y45        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.035     5.433    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X207Y45        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.568    
    SLICE_X207Y45        FDRE (Setup_fdre_C_D)       -0.113     4.455    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.851ns (30.454%)  route 4.227ns (69.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.968ns = ( 5.433 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.626ns
    Clock Pessimism Removal (CPR):    -0.775ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.173    -1.626    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X1Y6          RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      1.800     0.174 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=2, routed)           3.918     4.092    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram[24]
    SLICE_X210Y44        LUT3 (Prop_lut3_I0_O)        0.051     4.143 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/qDGt1.NTB.Wgen[0].queue_array[0][24]_i_1/O
                         net (fo=2, routed)           0.309     4.452    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[24]
    SLICE_X207Y45        FDRE                                         f  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.035     5.433    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X207Y45        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]/C
                         clock pessimism             -0.775     4.658    
                         clock uncertainty           -0.090     4.568    
    SLICE_X207Y45        FDRE (Setup_fdre_C_D)       -0.113     4.455    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][24]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -4.452    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.843ns (27.518%)  route 4.854ns (72.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 5.238 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.306    -2.493    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X8Y57         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y57         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800    -0.693 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=2, routed)           4.395     3.702    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[25]
    SLICE_X145Y25        LUT3 (Prop_lut3_I0_O)        0.043     3.745 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/mem_array_reg_0_7_24_29_i_1/O
                         net (fo=1, routed)           0.459     4.204    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/DIA1
    SLICE_X144Y19        RAMD32                                       r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.840     5.238    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/WCLK
    SLICE_X144Y19        RAMD32                                       r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1/CLK
                         clock pessimism             -0.796     4.442    
                         clock uncertainty           -0.090     4.352    
    SLICE_X144Y19        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     4.212    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.697ns  (logic 1.843ns (27.518%)  route 4.854ns (72.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.534ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.163ns = ( 5.238 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.493ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.306    -2.493    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X8Y57         RAMB36E1                                     r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y57         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.800    -0.693 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=2, routed)           4.395     3.702    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[25]
    SLICE_X145Y25        LUT3 (Prop_lut3_I0_O)        0.043     3.745 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/mem_array_reg_0_7_24_29_i_1/O
                         net (fo=1, routed)           0.459     4.204    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/DIA1
    SLICE_X144Y19        RAMD32                                       f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.840     5.238    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/WCLK
    SLICE_X144Y19        RAMD32                                       r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1/CLK
                         clock pessimism             -0.796     4.442    
                         clock uncertainty           -0.090     4.352    
    SLICE_X144Y19        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     4.212    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_wdata_1180_delayed_5_0_1207_inst_block.W_wdata_1180_delayed_5_0_1207_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          4.212    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.782ns (12.939%)  route 5.262ns (87.061%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.989    -1.810    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/clk_out1
    SLICE_X139Y5         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y5         FDRE (Prop_fdre_C_Q)         0.223    -1.587 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/Q
                         net (fo=14, routed)          0.478    -1.109    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_46
    SLICE_X140Y5         LUT5 (Prop_lut5_I3_O)        0.043    -1.066 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12/O
                         net (fo=2, routed)           0.326    -0.740    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12_n_0
    SLICE_X139Y5         LUT6 (Prop_lut6_I0_O)        0.043    -0.697 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_6__7/O
                         net (fo=1, routed)           0.331    -0.366    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X140Y6         LUT6 (Prop_lut6_I3_O)        0.043    -0.323 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__45/O
                         net (fo=11, routed)          0.476     0.154    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/SoftwareRegisterAccessDaemon_CP_1894_elements_10
    SLICE_X138Y6         LUT4 (Prop_lut4_I1_O)        0.043     0.197 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/UnitDelay.ack_i_1__64/O
                         net (fo=55, routed)          0.391     0.587    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_9
    SLICE_X135Y8         LUT6 (Prop_lut6_I5_O)        0.043     0.630 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=3, routed)           0.301     0.931    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[1]_1
    SLICE_X135Y9         LUT5 (Prop_lut5_I4_O)        0.043     0.974 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__70/O
                         net (fo=3, routed)           0.193     1.167    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_51
    SLICE_X134Y8         LUT6 (Prop_lut6_I3_O)        0.043     1.210 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_7__2/O
                         net (fo=1, routed)           0.584     1.795    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token1_out
    SLICE_X128Y6         LUT6 (Prop_lut6_I1_O)        0.043     1.838 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__34/O
                         net (fo=27, routed)          0.477     2.315    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_11
    SLICE_X129Y2         LUT6 (Prop_lut6_I1_O)        0.043     2.358 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=8, routed)           0.356     2.713    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X131Y4         LUT5 (Prop_lut5_I2_O)        0.043     2.756 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__96/O
                         net (fo=4, routed)           0.288     3.044    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_73
    SLICE_X133Y4         LUT6 (Prop_lut6_I3_O)        0.043     3.087 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__64/O
                         net (fo=4, routed)           0.345     3.432    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X132Y5         LUT6 (Prop_lut6_I3_O)        0.043     3.475 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__52_comp/O
                         net (fo=19, routed)          0.431     3.906    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_12
    SLICE_X131Y8         LUT6 (Prop_lut6_I3_O)        0.043     3.949 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__98_comp/O
                         net (fo=5, routed)           0.285     4.234    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X131Y7         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out1
    SLICE_X131Y7         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X131Y7         FDRE (Setup_fdre_C_CE)      -0.201     4.243    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                          4.243    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.782ns (12.939%)  route 5.262ns (87.061%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.989    -1.810    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/clk_out1
    SLICE_X139Y5         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y5         FDRE (Prop_fdre_C_Q)         0.223    -1.587 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/Q
                         net (fo=14, routed)          0.478    -1.109    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_46
    SLICE_X140Y5         LUT5 (Prop_lut5_I3_O)        0.043    -1.066 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12/O
                         net (fo=2, routed)           0.326    -0.740    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12_n_0
    SLICE_X139Y5         LUT6 (Prop_lut6_I0_O)        0.043    -0.697 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_6__7/O
                         net (fo=1, routed)           0.331    -0.366    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X140Y6         LUT6 (Prop_lut6_I3_O)        0.043    -0.323 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__45/O
                         net (fo=11, routed)          0.476     0.154    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/SoftwareRegisterAccessDaemon_CP_1894_elements_10
    SLICE_X138Y6         LUT4 (Prop_lut4_I1_O)        0.043     0.197 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/UnitDelay.ack_i_1__64/O
                         net (fo=55, routed)          0.391     0.587    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_9
    SLICE_X135Y8         LUT6 (Prop_lut6_I5_O)        0.043     0.630 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=3, routed)           0.301     0.931    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[1]_1
    SLICE_X135Y9         LUT5 (Prop_lut5_I4_O)        0.043     0.974 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__70/O
                         net (fo=3, routed)           0.193     1.167    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_51
    SLICE_X134Y8         LUT6 (Prop_lut6_I3_O)        0.043     1.210 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_7__2/O
                         net (fo=1, routed)           0.584     1.795    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token1_out
    SLICE_X128Y6         LUT6 (Prop_lut6_I1_O)        0.043     1.838 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__34/O
                         net (fo=27, routed)          0.477     2.315    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_11
    SLICE_X129Y2         LUT6 (Prop_lut6_I1_O)        0.043     2.358 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=8, routed)           0.356     2.713    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X131Y4         LUT5 (Prop_lut5_I2_O)        0.043     2.756 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__96/O
                         net (fo=4, routed)           0.288     3.044    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_73
    SLICE_X133Y4         LUT6 (Prop_lut6_I3_O)        0.043     3.087 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__64/O
                         net (fo=4, routed)           0.345     3.432    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X132Y5         LUT6 (Prop_lut6_I3_O)        0.043     3.475 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__52_comp/O
                         net (fo=19, routed)          0.431     3.906    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_12
    SLICE_X131Y8         LUT6 (Prop_lut6_I3_O)        0.043     3.949 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__98_comp/O
                         net (fo=5, routed)           0.285     4.234    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X131Y7         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out1
    SLICE_X131Y7         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X131Y7         FDRE (Setup_fdre_C_CE)      -0.201     4.243    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                          4.243    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.782ns (12.939%)  route 5.262ns (87.061%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.989    -1.810    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/clk_out1
    SLICE_X139Y5         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y5         FDRE (Prop_fdre_C_Q)         0.223    -1.587 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/Q
                         net (fo=14, routed)          0.478    -1.109    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_46
    SLICE_X140Y5         LUT5 (Prop_lut5_I3_O)        0.043    -1.066 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12/O
                         net (fo=2, routed)           0.326    -0.740    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12_n_0
    SLICE_X139Y5         LUT6 (Prop_lut6_I0_O)        0.043    -0.697 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_6__7/O
                         net (fo=1, routed)           0.331    -0.366    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X140Y6         LUT6 (Prop_lut6_I3_O)        0.043    -0.323 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__45/O
                         net (fo=11, routed)          0.476     0.154    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/SoftwareRegisterAccessDaemon_CP_1894_elements_10
    SLICE_X138Y6         LUT4 (Prop_lut4_I1_O)        0.043     0.197 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/UnitDelay.ack_i_1__64/O
                         net (fo=55, routed)          0.391     0.587    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_9
    SLICE_X135Y8         LUT6 (Prop_lut6_I5_O)        0.043     0.630 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=3, routed)           0.301     0.931    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[1]_1
    SLICE_X135Y9         LUT5 (Prop_lut5_I4_O)        0.043     0.974 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__70/O
                         net (fo=3, routed)           0.193     1.167    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_51
    SLICE_X134Y8         LUT6 (Prop_lut6_I3_O)        0.043     1.210 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_7__2/O
                         net (fo=1, routed)           0.584     1.795    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token1_out
    SLICE_X128Y6         LUT6 (Prop_lut6_I1_O)        0.043     1.838 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__34/O
                         net (fo=27, routed)          0.477     2.315    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_11
    SLICE_X129Y2         LUT6 (Prop_lut6_I1_O)        0.043     2.358 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=8, routed)           0.356     2.713    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X131Y4         LUT5 (Prop_lut5_I2_O)        0.043     2.756 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__96/O
                         net (fo=4, routed)           0.288     3.044    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_73
    SLICE_X133Y4         LUT6 (Prop_lut6_I3_O)        0.043     3.087 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__64/O
                         net (fo=4, routed)           0.345     3.432    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X132Y5         LUT6 (Prop_lut6_I3_O)        0.043     3.475 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__52_comp/O
                         net (fo=19, routed)          0.431     3.906    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_12
    SLICE_X131Y8         LUT6 (Prop_lut6_I3_O)        0.043     3.949 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__98_comp/O
                         net (fo=5, routed)           0.285     4.234    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X131Y7         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out1
    SLICE_X131Y7         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X131Y7         FDRE (Setup_fdre_C_CE)      -0.201     4.243    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                          4.243    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.044ns  (logic 0.782ns (12.939%)  route 5.262ns (87.061%))
  Logic Levels:           13  (LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.810ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.989    -1.810    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/clk_out1
    SLICE_X139Y5         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y5         FDRE (Prop_fdre_C_Q)         0.223    -1.587 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.cp_element_46_delay/UnitDelay.ack_reg/Q
                         net (fo=14, routed)          0.478    -1.109    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_46
    SLICE_X140Y5         LUT5 (Prop_lut5_I3_O)        0.043    -1.066 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12/O
                         net (fo=2, routed)           0.326    -0.740    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_5__12_n_0
    SLICE_X139Y5         LUT6 (Prop_lut6_I0_O)        0.043    -0.697 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_14.gj_SoftwareRegisterAccessDaemon_cp_element_group_14/placegen[2].placeBlock.pI/CapEqOne.non_zero_i_6__7/O
                         net (fo=1, routed)           0.331    -0.366    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[3]_0
    SLICE_X140Y6         LUT6 (Prop_lut6_I3_O)        0.043    -0.323 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_10.gj_SoftwareRegisterAccessDaemon_cp_element_group_10/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_3__45/O
                         net (fo=11, routed)          0.476     0.154    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/SoftwareRegisterAccessDaemon_CP_1894_elements_10
    SLICE_X138Y6         LUT4 (Prop_lut4_I1_O)        0.043     0.197 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_do_while_stmt_1064_terminator_2486/lc_place/UnitDelay.ack_i_1__64/O
                         net (fo=55, routed)          0.391     0.587    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_9
    SLICE_X135Y8         LUT6 (Prop_lut6_I5_O)        0.043     0.630 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__97/O
                         net (fo=3, routed)           0.301     0.931    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch_reg[1]_1
    SLICE_X135Y9         LUT5 (Prop_lut5_I4_O)        0.043     0.974 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_51.gj_SoftwareRegisterAccessDaemon_cp_element_group_51/placegen[2].placeBlock.pI/CapGtOne.token_latch[4]_i_3__70/O
                         net (fo=3, routed)           0.193     1.167    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_51
    SLICE_X134Y8         LUT6 (Prop_lut6_I3_O)        0.043     1.210 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[3].placeBlock.pI/CapEqOne.non_zero_i_7__2/O
                         net (fo=1, routed)           0.584     1.795    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/token1_out
    SLICE_X128Y6         LUT6 (Prop_lut6_I1_O)        0.043     1.838 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_11.gj_SoftwareRegisterAccessDaemon_cp_element_group_11/placegen[4].placeBlock.pI/CapEqOne.non_zero_i_3__34/O
                         net (fo=27, routed)          0.477     2.315    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_11
    SLICE_X129Y2         LUT6 (Prop_lut6_I1_O)        0.043     2.358 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/load_v_i_1__1/O
                         net (fo=8, routed)           0.356     2.713    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X131Y4         LUT5 (Prop_lut5_I2_O)        0.043     2.756 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.phi_stmt_1082_phi_seq_2089_block.phi_stmt_1082_phi_seq_2089/trigForkSample/inTransPlaceBlock.pI/CapGtOne.token_latch[4]_i_3__96/O
                         net (fo=4, routed)           0.288     3.044    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_73
    SLICE_X133Y4         LUT6 (Prop_lut6_I3_O)        0.043     3.087 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_3__64/O
                         net (fo=4, routed)           0.345     3.432    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch_reg[4]_0
    SLICE_X132Y5         LUT6 (Prop_lut6_I3_O)        0.043     3.475 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/UnitDelay.ack_i_1__52_comp/O
                         net (fo=19, routed)          0.431     3.906    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_12
    SLICE_X131Y8         LUT6 (Prop_lut6_I3_O)        0.043     3.949 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_12.gj_SoftwareRegisterAccessDaemon_cp_element_group_12/placegen[4].placeBlock.pI/CapGtOne.token_latch[4]_i_1__98_comp/O
                         net (fo=5, routed)           0.285     4.234    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/E[0]
    SLICE_X131Y7         FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/clk_out1
    SLICE_X131Y7         FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X131Y7         FDRE (Setup_fdre_C_CE)      -0.201     4.243    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_163.gj_SoftwareRegisterAccessDaemon_cp_element_group_163/placegen[1].placeBlock.pI/CapGtOne.token_latch_reg[4]
  -------------------------------------------------------------------
                         required time                          4.243    
                         arrival time                          -4.234    
  -------------------------------------------------------------------
                         slack                                  0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.155ns (54.400%)  route 0.130ns (45.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.805    -0.531    nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X157Y49        FDRE                                         r  nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y49        FDRE (Prop_fdre_C_Q)         0.091    -0.440 r  nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]/Q
                         net (fo=1, routed)           0.130    -0.310    nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg_n_0_[25]
    SLICE_X156Y50        LUT2 (Prop_lut2_I1_O)        0.064    -0.246 r  nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/multipleRequesters.call_mdata[25]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.246    nic_instance/releaseMutex_arbiter/baseArbiter/releaseMutex_call_data[22]
    SLICE_X156Y50        FDRE                                         r  nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.015    -0.603    nic_instance/releaseMutex_arbiter/baseArbiter/clk_out1
    SLICE_X156Y50        FDRE                                         r  nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]/C
                         clock pessimism              0.214    -0.389    
    SLICE_X156Y50        FDRE (Hold_fdre_C_D)         0.087    -0.302    nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.155ns (54.400%)  route 0.130ns (45.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.603ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.805    -0.531    nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out1
    SLICE_X157Y49        FDRE                                         r  nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y49        FDRE (Prop_fdre_C_Q)         0.091    -0.440 f  nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg[25]/Q
                         net (fo=1, routed)           0.130    -0.310    nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_reg_n_0_[25]
    SLICE_X156Y50        LUT2 (Prop_lut2_I1_O)        0.064    -0.246 f  nic_instance/popFromQueue_instance/data_path.releaseMutex_call_group_4.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/multipleRequesters.call_mdata[25]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.246    nic_instance/releaseMutex_arbiter/baseArbiter/releaseMutex_call_data[22]
    SLICE_X156Y50        FDRE                                         f  nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.015    -0.603    nic_instance/releaseMutex_arbiter/baseArbiter/clk_out1
    SLICE_X156Y50        FDRE                                         r  nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]/C
                         clock pessimism              0.214    -0.389    
    SLICE_X156Y50        FDRE (Hold_fdre_C_D)         0.087    -0.302    nic_instance/releaseMutex_arbiter/baseArbiter/multipleRequesters.call_mdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[106]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.878    -0.458    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X191Y41        FDSE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y41        FDSE (Prop_fdse_C_Q)         0.100    -0.358 r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[106]/Q
                         net (fo=2, routed)           0.106    -0.251    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/DIB0
    SLICE_X190Y39        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.161    -0.457    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/WCLK
    SLICE_X190Y39        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB/CLK
                         clock pessimism              0.012    -0.445    
    SLICE_X190Y39        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.313    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[106]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.431%)  route 0.106ns (51.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.878    -0.458    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X191Y41        FDSE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y41        FDSE (Prop_fdse_C_Q)         0.100    -0.358 f  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[106]/Q
                         net (fo=2, routed)           0.106    -0.251    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/DIB0
    SLICE_X190Y39        RAMD32                                       f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.161    -0.457    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/WCLK
    SLICE_X190Y39        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB/CLK
                         clock pessimism              0.012    -0.445    
    SLICE_X190Y39        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.313    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.119%)  route 0.112ns (52.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.877    -0.459    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X182Y42        FDRE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y42        FDRE (Prop_fdre_C_Q)         0.100    -0.359 r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[73]/Q
                         net (fo=2, routed)           0.112    -0.247    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/DIA1
    SLICE_X186Y42        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.161    -0.457    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/WCLK
    SLICE_X186Y42        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.034    -0.423    
    SLICE_X186Y42        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.315    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.119%)  route 0.112ns (52.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.877    -0.459    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X182Y42        FDRE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y42        FDRE (Prop_fdre_C_Q)         0.100    -0.359 f  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[73]/Q
                         net (fo=2, routed)           0.112    -0.247    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/DIA1
    SLICE_X186Y42        RAMD32                                       f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.161    -0.457    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/WCLK
    SLICE_X186Y42        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1/CLK
                         clock pessimism              0.034    -0.423    
    SLICE_X186Y42        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    -0.315    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (45.047%)  route 0.111ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.879    -0.457    nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X182Y49        FDRE                                         r  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y49        FDRE (Prop_fdre_C_Q)         0.091    -0.366 r  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=2, routed)           0.111    -0.255    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/DIC0
    SLICE_X180Y48        RAMD32                                       r  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.162    -0.456    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/WCLK
    SLICE_X180Y48        RAMD32                                       r  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC/CLK
                         clock pessimism              0.034    -0.422    
    SLICE_X180Y48        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.331    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (45.047%)  route 0.111ns (54.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.456ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.879    -0.457    nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/clk_out1
    SLICE_X182Y49        FDRE                                         r  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y49        FDRE (Prop_fdre_C_Q)         0.091    -0.366 f  nic_instance/loadBuffer_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/noBypass.read_data_reg[22]/Q
                         net (fo=2, routed)           0.111    -0.255    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/DIC0
    SLICE_X180Y48        RAMD32                                       f  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.162    -0.456    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/WCLK
    SLICE_X180Y48        RAMD32                                       r  nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC/CLK
                         clock pessimism              0.034    -0.422    
    SLICE_X180Y48        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.091    -0.331    nic_instance/loadBuffer_instance/data_path.W_rx_buffer_pointer_702_delayed_8_0_714_inst_block.W_rx_buffer_pointer_702_delayed_8_0_714_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_7_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[107]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.878    -0.458    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X191Y41        FDSE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y41        FDSE (Prop_fdse_C_Q)         0.100    -0.358 r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[107]/Q
                         net (fo=2, routed)           0.109    -0.249    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/DIB1
    SLICE_X190Y39        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.161    -0.457    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/WCLK
    SLICE_X190Y39        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism              0.012    -0.445    
    SLICE_X190Y39        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.330    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[107]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.829%)  route 0.109ns (52.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.457ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.878    -0.458    nic_instance/accessMemory_arbiter/clk_out1
    SLICE_X191Y41        FDSE                                         r  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y41        FDSE (Prop_fdse_C_Q)         0.100    -0.358 f  nic_instance/accessMemory_arbiter/multipleRequesters.call_mdata_reg[107]/Q
                         net (fo=2, routed)           0.109    -0.249    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/DIB1
    SLICE_X190Y39        RAMD32                                       f  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.161    -0.457    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/WCLK
    SLICE_X190Y39        RAMD32                                       r  nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1/CLK
                         clock pessimism              0.012    -0.445    
    SLICE_X190Y39        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.330    nic_instance/accessMemory_instance/in_buffer/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         6.400       4.561      RAMB18_X13Y16    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X156Y22    nic_instance/NicRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[0].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         3.200       2.432      SLICE_X158Y13    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.LoadGroup0.LoadComplete/odemux/bufGen[3].BufBlock.ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :         2247  Failing Endpoints,  Worst Slack       -1.822ns,  Total Violation    -1548.249ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.913ns  (logic 1.972ns (14.174%)  route 11.941ns (85.826%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 11.841 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.247ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.085    -1.247    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X11Y182       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.553 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=9, routed)           6.067     6.620    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/empty
    SLICE_X170Y113       LUT6 (Prop_lut6_I1_O)        0.043     6.663 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push1/O
                         net (fo=9, routed)           0.603     7.266    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.not_rbypGen.push
    SLICE_X170Y127       LUT4 (Prop_lut4_I2_O)        0.043     7.309 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/Mmux_qDGt1.NTB.next_write_pointer11/O
                         net (fo=2, routed)           0.465     7.774    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.next_write_pointer[0]
    SLICE_X170Y134       LUT4 (Prop_lut4_I3_O)        0.043     7.817 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag21/O
                         net (fo=4, routed)           0.276     8.093    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.eq_flag
    SLICE_X172Y135       LUT6 (Prop_lut6_I4_O)        0.043     8.136 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>1/O
                         net (fo=1, routed)           4.529    12.666    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/next_fsm_state<1>_0
    RAMB18_X11Y182       RAMB18E1                                     f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.821    11.841    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X11Y182       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                         clock pessimism             -0.484    11.357    
                         clock uncertainty           -0.097    11.260    
    RAMB18_X11Y182       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.416    10.844    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.MUX_6124_inst_block.MUX_6124_inst/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var
  -------------------------------------------------------------------
                         required time                         10.844    
                         arrival time                         -12.666    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.445ns  (logic 2.316ns (17.226%)  route 11.129ns (82.774%))
  Logic Levels:           12  (LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.248 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.700    -1.632    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X10Y155       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X10Y155       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.168 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=8, routed)           4.078     4.246    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/base_empty
    SLICE_X164Y115       LUT3 (Prop_lut3_I2_O)        0.043     4.289 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/unload_ack1/O
                         net (fo=3, routed)           0.384     4.674    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.rack
    SLICE_X167Y118       LUT6 (Prop_lut6_I4_O)        0.043     4.717 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_498.gj_mmuDaemon_cp_element_group_498/symbol_out_sig<10>5/O
                         net (fo=13, routed)          0.340     5.057    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_CP_3958_elements[498]
    SLICE_X164Y118       LUT6 (Prop_lut6_I4_O)        0.043     5.100 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/base_push_ack1/O
                         net (fo=6, routed)           0.432     5.532    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/buf_write_ack
    SLICE_X162Y110       LUT6 (Prop_lut6_I5_O)        0.043     5.575 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>7/O
                         net (fo=1, routed)           0.773     6.348    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>6
    SLICE_X170Y113       LUT5 (Prop_lut5_I2_O)        0.043     6.391 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>8/O
                         net (fo=4, routed)           0.844     7.235    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>7
    SLICE_X160Y108       LUT6 (Prop_lut6_I5_O)        0.043     7.278 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/Mmux_sa_out12_SW0_SW1/O
                         net (fo=1, routed)           0.325     7.602    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N3424
    SLICE_X159Y107       LUT6 (Prop_lut6_I3_O)        0.043     7.645 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_13.gj_mmuDaemon_cp_element_group_13/symbol_out_sig<1>3_SW0/O
                         net (fo=2, routed)           0.410     8.056    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N2902
    SLICE_X161Y105       LUT6 (Prop_lut6_I4_O)        0.043     8.099 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/cp_all_inputs_sampled_join.gj_cp_all_inputs_sampled_join/symbol_out_sig<1>6_SW7/O
                         net (fo=2, routed)           0.305     8.404    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N3503
    SLICE_X159Y106       LUT6 (Prop_lut6_I5_O)        0.043     8.447 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_13.gj_mmuDaemon_cp_element_group_13/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.206     8.653    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_13.gj_mmuDaemon_cp_element_group_13/symbol_out_sig<1>2
    SLICE_X159Y106       LUT6 (Prop_lut6_I3_O)        0.043     8.696 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.phi_stmt_5139_phi_seq_4021_block.phi_stmt_5139_phi_seq_4021/trigForkUpdate/trig_clears<0>1_1/O
                         net (fo=7, routed)           2.553    11.249    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.phi_stmt_5139_phi_seq_4021_block.phi_stmt_5139_phi_seq_4021/trigForkUpdate/trig_clears<0>11
    SLICE_X164Y275       LUT6 (Prop_lut6_I5_O)        0.043    11.292 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_124.gj_mmuDaemon_cp_element_group_124/symbol_out_sig_replica_1/O
                         net (fo=1, routed)           0.106    11.397    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_CP_3958_elements[124]_repN_1
    SLICE_X164Y275       LUT6 (Prop_lut6_I5_O)        0.043    11.440 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.nstate<0>1/O
                         net (fo=1, routed)           0.373    11.813    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X10Y110       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.228    11.248    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X10Y110       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.735    10.513    
                         clock uncertainty           -0.097    10.416    
    RAMB18_X10Y110       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    10.000    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 -1.813    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.445ns  (logic 2.316ns (17.226%)  route 11.129ns (82.774%))
  Logic Levels:           12  (LUT3=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.356ns = ( 11.248 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.632ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.700    -1.632    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X10Y155       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X10Y155       RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.168 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/DOADO[0]
                         net (fo=8, routed)           4.078     4.246    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/base_empty
    SLICE_X164Y115       LUT3 (Prop_lut3_I2_O)        0.043     4.289 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/unload_ack1/O
                         net (fo=3, routed)           0.384     4.674    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.rack
    SLICE_X167Y118       LUT6 (Prop_lut6_I4_O)        0.043     4.717 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_498.gj_mmuDaemon_cp_element_group_498/symbol_out_sig<10>5/O
                         net (fo=13, routed)          0.340     5.057    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_CP_3958_elements[498]
    SLICE_X164Y118       LUT6 (Prop_lut6_I4_O)        0.043     5.100 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/base_push_ack1/O
                         net (fo=6, routed)           0.432     5.532    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.W_mmu_enabled_5370_delayed_3_0_5547_inst_block.W_mmu_enabled_5370_delayed_3_0_5547_inst/buf_write_ack
    SLICE_X162Y110       LUT6 (Prop_lut6_I5_O)        0.043     5.575 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>7/O
                         net (fo=1, routed)           0.773     6.348    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>6
    SLICE_X170Y113       LUT5 (Prop_lut5_I2_O)        0.043     6.391 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>8/O
                         net (fo=4, routed)           0.844     7.235    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_56.gj_mmuDaemon_cp_element_group_56/symbol_out_sig<10>7
    SLICE_X160Y108       LUT6 (Prop_lut6_I5_O)        0.043     7.278 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/Mmux_sa_out12_SW0_SW1/O
                         net (fo=1, routed)           0.325     7.602    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N3424
    SLICE_X159Y107       LUT6 (Prop_lut6_I3_O)        0.043     7.645 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_13.gj_mmuDaemon_cp_element_group_13/symbol_out_sig<1>3_SW0/O
                         net (fo=2, routed)           0.410     8.056    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N2902
    SLICE_X161Y105       LUT6 (Prop_lut6_I4_O)        0.043     8.099 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/cp_all_inputs_sampled_join.gj_cp_all_inputs_sampled_join/symbol_out_sig<1>6_SW7/O
                         net (fo=2, routed)           0.305     8.404    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/N3503
    SLICE_X159Y106       LUT6 (Prop_lut6_I5_O)        0.043     8.447 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_13.gj_mmuDaemon_cp_element_group_13/symbol_out_sig<1>3/O
                         net (fo=14, routed)          0.206     8.653    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_13.gj_mmuDaemon_cp_element_group_13/symbol_out_sig<1>2
    SLICE_X159Y106       LUT6 (Prop_lut6_I3_O)        0.043     8.696 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.phi_stmt_5139_phi_seq_4021_block.phi_stmt_5139_phi_seq_4021/trigForkUpdate/trig_clears<0>1_1/O
                         net (fo=7, routed)           2.553    11.249    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.phi_stmt_5139_phi_seq_4021_block.phi_stmt_5139_phi_seq_4021/trigForkUpdate/trig_clears<0>11
    SLICE_X164Y275       LUT6 (Prop_lut6_I5_O)        0.043    11.292 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_cp_element_group_124.gj_mmuDaemon_cp_element_group_124/symbol_out_sig_replica_1/O
                         net (fo=1, routed)           0.106    11.397    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/mmuDaemon_CP_3958.mmuDaemon_CP_3958_elements[124]_repN_1
    SLICE_X164Y275       LUT6 (Prop_lut6_I5_O)        0.043    11.440 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.nstate<0>1/O
                         net (fo=1, routed)           0.373    11.813    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.nstate<0>_0
    RAMB18_X10Y110       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.228    11.248    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    RAMB18_X10Y110       RAMB18E1                                     r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv/CLKARDCLK
                         clock pessimism             -0.735    10.513    
                         clock uncertainty           -0.097    10.416    
    RAMB18_X10Y110       RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.416    10.000    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.InportGroup_2.flush_unlock_pipe_read_2/ProTx[0].ulreg/Mram_yesBypassBlocking.bypassBlock.write_ackv
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                         -11.813    
  -------------------------------------------------------------------
                         slack                                 -1.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.003%)  route 0.218ns (62.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.569    -0.632    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X141Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y250       FDRE (Prop_fdre_C_Q)         0.100    -0.532 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_6/Q
                         net (fo=1, routed)           0.218    -0.314    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[6]
    SLICE_X141Y249       LUT6 (Prop_lut6_I4_O)        0.028    -0.286 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.phi_stmt_7434.phi/odata<6>1/O
                         net (fo=1, routed)           0.000    -0.286    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.DIVIDEND_7434[6]
    SLICE_X141Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.790    -0.674    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X141Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10/C
                         clock pessimism              0.263    -0.411    
    SLICE_X141Y249       FDRE (Hold_fdre_C_D)         0.060    -0.351    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (37.003%)  route 0.218ns (62.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.569    -0.632    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X141Y250       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y250       FDRE (Prop_fdre_C_Q)         0.100    -0.532 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_6/Q
                         net (fo=1, routed)           0.218    -0.314    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.ApConcat_group_2.UnsharedOperator/noFlowThrough.ilb/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data[6]
    SLICE_X141Y249       LUT6 (Prop_lut6_I4_O)        0.028    -0.286 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.phi_stmt_7434.phi/odata<6>1/O
                         net (fo=1, routed)           0.000    -0.286    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.DIVIDEND_7434[6]
    SLICE_X141Y249       FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.790    -0.674    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X141Y249       FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10/C
                         clock pessimism              0.263    -0.411    
    SLICE_X141Y249       FDRE (Hold_fdre_C_D)         0.060    -0.351    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/u64_true_divide_revised_instance/data_path.NNDIVIDEND_7483_7436_buf_block.NNDIVIDEND_7483_7436_buf/NoFlowThrough.interlockBuf.buf/NotRevisedCase.ShallowCase.ulReg/read_data_10
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.004%)  route 0.212ns (67.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.788    -0.413    test_inst/mcore_inst/clk
    SLICE_X133Y39        FDRE                                         r  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y39        FDRE (Prop_fdre_C_Q)         0.100    -0.313 r  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer_0/Q
                         net (fo=6, routed)           0.212    -0.100    test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer[0]
    RAMB36_X8Y7          RAMB36E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.098    -0.366    test_inst/mcore_inst/clk
    RAMB36_X8Y7          RAMB36E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism              0.015    -0.351    
    RAMB36_X8Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.168    test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer_0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.100ns (32.004%)  route 0.212ns (67.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.788    -0.413    test_inst/mcore_inst/clk
    SLICE_X133Y39        FDRE                                         r  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y39        FDRE (Prop_fdre_C_Q)         0.100    -0.313 f  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer_0/Q
                         net (fo=6, routed)           0.212    -0.100    test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/write_pointer[0]
    RAMB36_X8Y7          RAMB36E1                                     f  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.098    -0.366    test_inst/mcore_inst/clk
    RAMB36_X8Y7          RAMB36E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKARDCLK
                         clock pessimism              0.015    -0.351    
    RAMB36_X8Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.168    test_inst/mcore_inst/mem_ctrllr_inst/INVALIDATE_DAEMON_REQUEST_Pipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.358%)  route 0.176ns (54.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.653    -0.548    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X44Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.430 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/Q
                         net (fo=1, routed)           0.176    -0.254    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[11]
    SLICE_X41Y250        LUT2 (Prop_lut2_I1_O)        0.028    -0.226 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/Mmux_dataR310/O
                         net (fo=1, routed)           0.000    -0.226    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_call_data[11]
    SLICE_X41Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.844    -0.620    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X41Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11/C
                         clock pessimism              0.263    -0.357    
    SLICE_X41Y250        FDRE (Hold_fdre_C_D)         0.060    -0.297    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.146ns (45.358%)  route 0.176ns (54.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.653    -0.548    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X44Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y249        FDRE (Prop_fdre_C_Q)         0.118    -0.430 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_11/Q
                         net (fo=1, routed)           0.176    -0.254    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[11]
    SLICE_X41Y250        LUT2 (Prop_lut2_I1_O)        0.028    -0.226 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_to_teu_debug_instance/data_path.access_ccu_to_teu_debug_call_group_0.CallReq/Mmux_dataR310/O
                         net (fo=1, routed)           0.000    -0.226    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_call_data[11]
    SLICE_X41Y250        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.844    -0.620    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X41Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11/C
                         clock pessimism              0.263    -0.357    
    SLICE_X41Y250        FDRE (Hold_fdre_C_D)         0.060    -0.297    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/access_ccu_to_teu_debug_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_11
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_18/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.155ns (48.405%)  route 0.165ns (51.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.573    -0.628    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X71Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        FDRE (Prop_fdre_C_Q)         0.091    -0.537 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_18/Q
                         net (fo=1, routed)           0.165    -0.372    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[18]
    SLICE_X69Y250        LUT5 (Prop_lut5_I1_O)        0.064    -0.308 r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data<114>1/O
                         net (fo=2, routed)           0.000    -0.308    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer_data_out[114]
    SLICE_X69Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.762    -0.702    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X69Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114/C
                         clock pessimism              0.263    -0.439    
    SLICE_X69Y250        FDRE (Hold_fdre_C_D)         0.060    -0.379    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_18/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.155ns (48.405%)  route 0.165ns (51.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.573    -0.628    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X71Y249        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        FDRE (Prop_fdre_C_Q)         0.091    -0.537 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_18/Q
                         net (fo=1, routed)           0.165    -0.372    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/queryDebugger_instance/data_path.send_ccu_daemon_to_ccu_debug_daemon_call_group_0.CallReq/RxGen[0].rxBuf/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg[18]
    SLICE_X69Y250        LUT5 (Prop_lut5_I1_O)        0.064    -0.308 f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data<114>1/O
                         net (fo=2, routed)           0.000    -0.308    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer_data_out[114]
    SLICE_X69Y250        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.762    -0.702    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/clk
    SLICE_X69Y250        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114/C
                         clock pessimism              0.263    -0.439    
    SLICE_X69Y250        FDRE (Hold_fdre_C_D)         0.060    -0.379    test_inst/mcore_inst/core_0_inst/cpu_inst/ccu_inst/send_ccu_daemon_to_ccu_debug_daemon_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/yesBypassBlocking.bypassBlock.write_data_reg_114
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_62/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.157ns (51.924%)  route 0.145ns (48.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.792    -0.409    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X27Y147        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_62/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y147        FDRE (Prop_fdre_C_Q)         0.091    -0.318 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_62/Q
                         net (fo=1, routed)           0.145    -0.172    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg[62]
    SLICE_X26Y150        LUT2 (Prop_lut2_I1_O)        0.066    -0.106 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/Mmux_dataR871/O
                         net (fo=1, routed)           0.000    -0.106    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_call_data[62]
    SLICE_X26Y150        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.964    -0.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X26Y150        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126/C
                         clock pessimism              0.235    -0.265    
    SLICE_X26Y150        FDRE (Hold_fdre_C_D)         0.087    -0.178    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_62/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.157ns (51.924%)  route 0.145ns (48.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.792    -0.409    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/clk
    SLICE_X27Y147        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_62/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y147        FDRE (Prop_fdre_C_Q)         0.091    -0.318 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg_62/Q
                         net (fo=1, routed)           0.145    -0.172    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/RxGen[0].rxBuf/FRR.bufRptr/data_reg[62]
    SLICE_X26Y150        LUT2 (Prop_lut2_I1_O)        0.066    -0.106 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/exec_daemon_instance/data_path.fpdivide64_call_group_17.CallReq/Mmux_dataR871/O
                         net (fo=1, routed)           0.000    -0.106    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_call_data[62]
    SLICE_X26Y150        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.964    -0.500    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X26Y150        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126/C
                         clock pessimism              0.235    -0.265    
    SLICE_X26Y150        FDRE (Hold_fdre_C_D)         0.087    -0.178    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_126
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.302 }
Period(ns):         12.604
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         12.604      10.579     RAMB36_X7Y81     bram/bbGen[0].bb/mem_array_reg_5_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.604      200.756    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         6.302       5.534      SLICE_X140Y35    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         6.302       5.534      SLICE_X140Y30    acb_afb_bridge_nic/acb_afb_bridge_daemon_instance/data_path.InportGroup_1.CORE_BUS_REQUEST_read_1/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.DistribRam.distrib_ram_inst/mem_array_reg_0_1_36_41/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591     BUFGCTRL_X0Y18   clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.359ns (24.706%)  route 1.094ns (75.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.821ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.978    -1.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X130Y11        FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y11        FDRE (Prop_fdre_C_Q)         0.236    -1.585 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.121    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X130Y11        LUT2 (Prop_lut2_I1_O)        0.123    -0.998 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    -0.368    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X134Y15        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X134Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X134Y15        FDPE (Recov_fdpe_C_PRE)     -0.187     4.257    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.257    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.359ns (24.706%)  route 1.094ns (75.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.821ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.978    -1.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X130Y11        FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y11        FDRE (Prop_fdre_C_Q)         0.236    -1.585 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.121    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X130Y11        LUT2 (Prop_lut2_I1_O)        0.123    -0.998 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    -0.368    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X134Y15        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X134Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X134Y15        FDPE (Recov_fdpe_C_PRE)     -0.187     4.257    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.257    
                         arrival time                           0.368    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.330ns (23.990%)  route 1.046ns (76.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 5.361 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.108    -1.691    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X181Y19        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y19        FDRE (Prop_fdre_C_Q)         0.204    -1.487 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.028    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X181Y19        LUT2 (Prop_lut2_I1_O)        0.126    -0.902 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.587    -0.315    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X185Y21        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.963     5.361    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.702     4.659    
                         clock uncertainty           -0.090     4.569    
    SLICE_X185Y21        FDPE (Recov_fdpe_C_PRE)     -0.178     4.391    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.391    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.376ns  (logic 0.330ns (23.990%)  route 1.046ns (76.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 5.361 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.108    -1.691    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X181Y19        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y19        FDRE (Prop_fdre_C_Q)         0.204    -1.487 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.028    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X181Y19        LUT2 (Prop_lut2_I1_O)        0.126    -0.902 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.587    -0.315    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X185Y21        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.963     5.361    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.659    
                         clock uncertainty           -0.090     4.569    
    SLICE_X185Y21        FDPE (Recov_fdpe_C_PRE)     -0.178     4.391    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.391    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.302ns (22.282%)  route 1.053ns (77.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.922    -1.877    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y11        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y11        FDPE (Prop_fdpe_C_Q)         0.259    -1.618 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.423    -1.194    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X130Y11        LUT2 (Prop_lut2_I0_O)        0.043    -1.151 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    -0.521    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X134Y15        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X134Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X134Y15        FDPE (Recov_fdpe_C_PRE)     -0.187     4.257    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.257    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.302ns (22.282%)  route 1.053ns (77.718%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.922    -1.877    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y11        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y11        FDPE (Prop_fdpe_C_Q)         0.259    -1.618 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.423    -1.194    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X130Y11        LUT2 (Prop_lut2_I0_O)        0.043    -1.151 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.630    -0.521    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X134Y15        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X134Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X134Y15        FDPE (Recov_fdpe_C_PRE)     -0.187     4.257    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.257    
                         arrival time                           0.521    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.785ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.330ns (25.451%)  route 0.967ns (74.549%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 5.361 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.691ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       2.108    -1.691    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X181Y19        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y19        FDRE (Prop_fdre_C_Q)         0.204    -1.487 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.028    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X181Y19        LUT2 (Prop_lut2_I1_O)        0.126    -0.902 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.508    -0.394    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X182Y21        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.963     5.361    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X182Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.702     4.659    
                         clock uncertainty           -0.090     4.569    
    SLICE_X182Y21        FDPE (Recov_fdpe_C_PRE)     -0.178     4.391    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.391    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  4.785    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.359ns (29.416%)  route 0.861ns (70.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.168ns = ( 5.233 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.821ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.978    -1.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X130Y11        FDRE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y11        FDRE (Prop_fdre_C_Q)         0.236    -1.585 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.121    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X130Y11        LUT2 (Prop_lut2_I1_O)        0.123    -0.998 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.397    -0.600    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X130Y12        FDPE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.835     5.233    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y12        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.678     4.555    
                         clock uncertainty           -0.090     4.465    
    SLICE_X130Y12        FDPE (Recov_fdpe_C_PRE)     -0.187     4.278    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.278    
                         arrival time                           0.600    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.259ns (21.922%)  route 0.922ns (78.078%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.165ns = ( 5.236 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.821ns
    Clock Pessimism Removal (CPR):    -0.702ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.978    -1.821    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X130Y12        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y12        FDPE (Prop_fdpe_C_Q)         0.259    -1.562 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.922    -0.639    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X136Y15        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.838     5.236    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X136Y15        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]/C
                         clock pessimism             -0.702     4.534    
                         clock uncertainty           -0.090     4.444    
    SLICE_X136Y15        FDCE (Recov_fdce_C_CLR)     -0.187     4.257    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[9]
  -------------------------------------------------------------------
                         required time                          4.257    
                         arrival time                           0.639    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.359ns (29.914%)  route 0.841ns (70.086%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.164ns = ( 5.237 - 6.400 ) 
    Source Clock Delay      (SCD):    -1.819ns
    Clock Pessimism Removal (CPR):    -0.677ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.980    -1.819    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X140Y16        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y16        FDRE (Prop_fdre_C_Q)         0.236    -1.583 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -1.119    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X140Y16        LUT2 (Prop_lut2_I1_O)        0.123    -0.996 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377    -0.619    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X140Y15        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.839     5.237    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X140Y15        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.677     4.560    
                         clock uncertainty           -0.090     4.470    
    SLICE_X140Y15        FDPE (Recov_fdpe_C_PRE)     -0.187     4.283    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.283    
                         arrival time                           0.619    
  -------------------------------------------------------------------
                         slack                                  4.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.640%)  route 0.106ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.868    -0.468    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y21        FDPE (Prop_fdpe_C_Q)         0.100    -0.368 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.106    -0.262    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X186Y21        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.150    -0.468    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X186Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.034    -0.434    
    SLICE_X186Y21        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.486    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.640%)  route 0.106ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.868    -0.468    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y21        FDPE (Prop_fdpe_C_Q)         0.100    -0.368 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.106    -0.262    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X186Y21        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.150    -0.468    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X186Y21        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.034    -0.434    
    SLICE_X186Y21        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.486    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.593%)  route 0.115ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.865    -0.471    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y26        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y26        FDPE (Prop_fdpe_C_Q)         0.100    -0.371 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.115    -0.256    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X180Y25        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.145    -0.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X180Y25        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.012    -0.461    
    SLICE_X180Y25        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.593%)  route 0.115ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.865    -0.471    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y26        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y26        FDPE (Prop_fdpe_C_Q)         0.100    -0.371 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.115    -0.256    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X180Y25        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.145    -0.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X180Y25        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.012    -0.461    
    SLICE_X180Y25        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.593%)  route 0.115ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.865    -0.471    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y26        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y26        FDPE (Prop_fdpe_C_Q)         0.100    -0.371 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.115    -0.256    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X180Y25        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.145    -0.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X180Y25        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.012    -0.461    
    SLICE_X180Y25        FDCE (Remov_fdce_C_CLR)     -0.050    -0.511    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.151%)  route 0.117ns (53.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.865    -0.471    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y26        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y26        FDPE (Prop_fdpe_C_Q)         0.100    -0.371 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.117    -0.254    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X178Y26        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.146    -0.472    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X178Y26        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.012    -0.460    
    SLICE_X178Y26        FDCE (Remov_fdce_C_CLR)     -0.050    -0.510    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.151%)  route 0.117ns (53.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.472ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.865    -0.471    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y26        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y26        FDPE (Prop_fdpe_C_Q)         0.100    -0.371 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.117    -0.254    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X178Y26        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.146    -0.472    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X178Y26        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism              0.012    -0.460    
    SLICE_X178Y26        FDCE (Remov_fdce_C_CLR)     -0.050    -0.510    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.593%)  route 0.115ns (53.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.012ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.865    -0.471    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X181Y26        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y26        FDPE (Prop_fdpe_C_Q)         0.100    -0.371 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.115    -0.256    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X180Y25        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.145    -0.473    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X180Y25        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.012    -0.461    
    SLICE_X180Y25        FDPE (Remov_fdpe_C_PRE)     -0.052    -0.513    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.390%)  route 0.112ns (48.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.789    -0.547    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X134Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y15        FDPE (Prop_fdpe_C_Q)         0.118    -0.429 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.112    -0.317    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X134Y14        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.070    -0.548    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y14        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.014    -0.534    
    SLICE_X134Y14        FDCE (Remov_fdce_C_CLR)     -0.050    -0.584    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.118ns (51.390%)  route 0.112ns (48.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.548ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       0.789    -0.547    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X134Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y15        FDPE (Prop_fdpe_C_Q)         0.118    -0.429 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.112    -0.317    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X134Y14        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=10900, routed)       1.070    -0.548    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X134Y14        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.014    -0.534    
    SLICE_X134Y14        FDCE (Remov_fdce_C_CLR)     -0.050    -0.584    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.267    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.060ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.359ns (29.570%)  route 0.855ns (70.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.618ns = ( 11.986 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.226ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.106    -1.226    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X186Y22        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y22        FDRE (Prop_fdre_C_Q)         0.236    -0.990 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.526    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X186Y22        LUT2 (Prop_lut2_I1_O)        0.123    -0.403 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.391    -0.012    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X184Y19        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.966    11.986    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X184Y19        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.654    11.332    
                         clock uncertainty           -0.097    11.235    
    SLICE_X184Y19        FDPE (Recov_fdpe_C_PRE)     -0.187    11.048    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                 11.060    

Slack (MET) :             11.060ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.359ns (29.570%)  route 0.855ns (70.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.618ns = ( 11.986 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.226ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.106    -1.226    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X186Y22        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y22        FDRE (Prop_fdre_C_Q)         0.236    -0.990 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.526    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X186Y22        LUT2 (Prop_lut2_I1_O)        0.123    -0.403 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.391    -0.012    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X184Y19        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.966    11.986    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X184Y19        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.654    11.332    
                         clock uncertainty           -0.097    11.235    
    SLICE_X184Y19        FDPE (Recov_fdpe_C_PRE)     -0.187    11.048    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                 11.060    

Slack (MET) :             11.060ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.359ns (29.570%)  route 0.855ns (70.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.618ns = ( 11.986 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.226ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.106    -1.226    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X186Y22        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y22        FDRE (Prop_fdre_C_Q)         0.236    -0.990 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.526    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X186Y22        LUT2 (Prop_lut2_I1_O)        0.123    -0.403 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.391    -0.012    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X184Y19        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.966    11.986    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X184Y19        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.654    11.332    
                         clock uncertainty           -0.097    11.235    
    SLICE_X184Y19        FDPE (Recov_fdpe_C_PRE)     -0.187    11.048    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.048    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                 11.060    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.359ns (29.008%)  route 0.879ns (70.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 11.863 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.987    -1.345    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X148Y16        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y16        FDRE (Prop_fdre_C_Q)         0.236    -1.109 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.645    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X148Y16        LUT2 (Prop_lut2_I1_O)        0.123    -0.522 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.414    -0.107    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X147Y18        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.843    11.863    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y18        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.629    11.234    
                         clock uncertainty           -0.097    11.137    
    SLICE_X147Y18        FDPE (Recov_fdpe_C_PRE)     -0.178    10.959    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.359ns (29.008%)  route 0.879ns (70.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 11.863 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.987    -1.345    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X148Y16        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y16        FDRE (Prop_fdre_C_Q)         0.236    -1.109 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.645    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X148Y16        LUT2 (Prop_lut2_I1_O)        0.123    -0.522 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.414    -0.107    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X147Y18        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.843    11.863    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y18        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.629    11.234    
                         clock uncertainty           -0.097    11.137    
    SLICE_X147Y18        FDPE (Recov_fdpe_C_PRE)     -0.178    10.959    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.066ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.359ns (29.008%)  route 0.879ns (70.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 11.863 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.345ns
    Clock Pessimism Removal (CPR):    -0.629ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.987    -1.345    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X148Y16        FDRE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y16        FDRE (Prop_fdre_C_Q)         0.236    -1.109 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.645    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X148Y16        LUT2 (Prop_lut2_I1_O)        0.123    -0.522 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.414    -0.107    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X147Y18        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.843    11.863    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y18        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.629    11.234    
                         clock uncertainty           -0.097    11.137    
    SLICE_X147Y18        FDPE (Recov_fdpe_C_PRE)     -0.178    10.959    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                 11.066    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.964%)  route 0.839ns (70.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 11.983 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.104    -1.228    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X186Y26        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y26        FDRE (Prop_fdre_C_Q)         0.236    -0.992 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.528    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X186Y26        LUT2 (Prop_lut2_I1_O)        0.123    -0.405 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375    -0.030    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X186Y27        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.963    11.983    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.627    11.356    
                         clock uncertainty           -0.097    11.259    
    SLICE_X186Y27        FDPE (Recov_fdpe_C_PRE)     -0.187    11.072    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.964%)  route 0.839ns (70.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 11.983 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.104    -1.228    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X186Y26        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y26        FDRE (Prop_fdre_C_Q)         0.236    -0.992 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.528    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X186Y26        LUT2 (Prop_lut2_I1_O)        0.123    -0.405 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375    -0.030    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X186Y27        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.963    11.983    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.627    11.356    
                         clock uncertainty           -0.097    11.259    
    SLICE_X186Y27        FDPE (Recov_fdpe_C_PRE)     -0.187    11.072    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.359ns (29.964%)  route 0.839ns (70.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.621ns = ( 11.983 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.228ns
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.104    -1.228    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X186Y26        FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y26        FDRE (Prop_fdre_C_Q)         0.236    -0.992 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.464    -0.528    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X186Y26        LUT2 (Prop_lut2_I1_O)        0.123    -0.405 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.375    -0.030    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X186Y27        FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.963    11.983    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.627    11.356    
                         clock uncertainty           -0.097    11.259    
    SLICE_X186Y27        FDPE (Recov_fdpe_C_PRE)     -0.187    11.072    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.072    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.135ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.259ns (22.679%)  route 0.883ns (77.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.615ns = ( 11.989 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.226ns
    Clock Pessimism Removal (CPR):    -0.654ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.132    -3.667    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    -3.574 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.149    -3.425    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.332 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       2.106    -1.226    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y27        FDPE (Prop_fdpe_C_Q)         0.259    -0.967 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.883    -0.084    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X188Y32        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.119     9.720    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     9.803 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.134     9.937    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.020 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.969    11.989    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X188Y32        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.654    11.335    
                         clock uncertainty           -0.097    11.238    
    SLICE_X188Y32        FDCE (Recov_fdce_C_CLR)     -0.187    11.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                 11.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.610%)  route 0.106ns (51.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.756    -0.445    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X127Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y15        FDPE (Prop_fdpe_C_Q)         0.100    -0.345 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106    -0.239    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X128Y15        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.036    -0.428    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y15        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                         clock pessimism             -0.005    -0.433    
    SLICE_X128Y15        FDCE (Remov_fdce_C_CLR)     -0.050    -0.483    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.610%)  route 0.106ns (51.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.756    -0.445    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X127Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y15        FDPE (Prop_fdpe_C_Q)         0.100    -0.345 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106    -0.239    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X128Y15        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.036    -0.428    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y15        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.005    -0.433    
    SLICE_X128Y15        FDCE (Remov_fdce_C_CLR)     -0.050    -0.483    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.610%)  route 0.106ns (51.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.428ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.756    -0.445    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X127Y15        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y15        FDPE (Prop_fdpe_C_Q)         0.100    -0.345 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.106    -0.239    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X128Y15        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.036    -0.428    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X128Y15        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.005    -0.433    
    SLICE_X128Y15        FDCE (Remov_fdce_C_CLR)     -0.050    -0.483    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.678%)  route 0.114ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.794    -0.407    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y18        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y18        FDPE (Prop_fdpe_C_Q)         0.100    -0.307 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.114    -0.193    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X146Y17        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.076    -0.388    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X146Y17        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.006    -0.394    
    SLICE_X146Y17        FDCE (Remov_fdce_C_CLR)     -0.050    -0.444    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.678%)  route 0.114ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.794    -0.407    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y18        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y18        FDPE (Prop_fdpe_C_Q)         0.100    -0.307 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.114    -0.193    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X146Y17        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.076    -0.388    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X146Y17        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]/C
                         clock pessimism             -0.006    -0.394    
    SLICE_X146Y17        FDCE (Remov_fdce_C_CLR)     -0.050    -0.444    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[4]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.678%)  route 0.114ns (53.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.407ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.794    -0.407    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X147Y18        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y18        FDPE (Prop_fdpe_C_Q)         0.100    -0.307 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.114    -0.193    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X146Y17        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.076    -0.388    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X146Y17        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]/C
                         clock pessimism             -0.006    -0.394    
    SLICE_X146Y17        FDCE (Remov_fdce_C_CLR)     -0.050    -0.444    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.386ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.006ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.797    -0.404    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y14        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y14        FDPE (Prop_fdpe_C_Q)         0.107    -0.297 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092    -0.205    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X148Y15        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.078    -0.386    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X148Y15        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.006    -0.392    
    SLICE_X148Y15        FDPE (Remov_fdpe_C_PRE)     -0.088    -0.480    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.373%)  route 0.154ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.868    -0.333    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y27        FDPE (Prop_fdpe_C_Q)         0.118    -0.215 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.154    -0.061    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X184Y29        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.151    -0.313    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X184Y29        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.015    -0.298    
    SLICE_X184Y29        FDCE (Remov_fdce_C_CLR)     -0.050    -0.348    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.373%)  route 0.154ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.868    -0.333    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y27        FDPE (Prop_fdpe_C_Q)         0.118    -0.215 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.154    -0.061    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X184Y29        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.151    -0.313    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X184Y29        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism              0.015    -0.298    
    SLICE_X184Y29        FDCE (Remov_fdce_C_CLR)     -0.050    -0.348    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.373%)  route 0.154ns (56.627%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.313ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.035    -1.301    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.275 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.048    -1.227    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.201 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       0.868    -0.333    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X186Y27        FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y27        FDPE (Prop_fdpe_C_Q)         0.118    -0.215 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.154    -0.061    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X184Y29        FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf_replica_1/O
                         net (fo=4, routed)           0.039    -1.579    clocking1/inst/clk_out2_repN_1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030    -1.549 r  clocking1/inst/clkout2_buf_replica/O
                         net (fo=29, routed)          0.055    -1.494    clocking1/inst/clk_out2_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.464 r  clocking1/inst/clkout2_buf/O
                         net (fo=78015, routed)       1.151    -0.313    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X184Y29        FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                         clock pessimism              0.015    -0.298    
    SLICE_X184Y29        FDCE (Remov_fdce_C_CLR)     -0.050    -0.348    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.061    
  -------------------------------------------------------------------
                         slack                                  0.287    





