Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 17 18:12:47 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation
| Design       : processor
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  576         
TIMING-16  Warning   Large setup violation                                      1000        
TIMING-18  Warning   Missing input or output delay                              5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.085  -117044.562                  23665                25255        0.048        0.000                      0                25255        1.500        0.000                       0                  3907  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_pin           {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                -9.085  -117040.789                  23654                25104        0.048        0.000                      0                25104        2.000        0.000                       0                  3788  
  DCM_TMDS_CLKFX        1.128        0.000                      0                   39        0.124        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       18.620        0.000                      0                  112        0.154        0.000                      0                  112       19.500        0.000                       0                    79  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        0.646        0.000                      0                   30        0.125        0.000                      0                   30  
clk_pin         MMCM_pix_clock       -0.544       -3.772                     11                   11        1.339        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          DCM_TMDS_CLKFX                  
(none)          MMCM_pix_clock                  
(none)          clk_pin                         
(none)          clkfb_in                        
(none)                          clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :        23654  Failing Endpoints,  Worst Slack       -9.085ns,  Total Violation  -117040.792ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.085ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_15_15/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.367ns  (logic 2.319ns (18.752%)  route 10.048ns (81.248%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.473    15.466    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  control_unit/mainDecoder/Q_i_1__86_comp/O
                         net (fo=1, routed)           0.950    16.540    control_unit/mainDecoder/ALUResult[18]
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.664 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.834    17.498    control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.622 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_32/O
                         net (fo=1, routed)           0.264    17.887    control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.011 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp/O
                         net (fo=1, routed)           0.562    18.573    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.697 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=77, routed)          0.662    19.359    control_unit/mainDecoder/register[1][0]_i_2_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    19.483 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=10, routed)          0.963    20.445    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.569 r  control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp/O
                         net (fo=32, routed)          1.141    21.710    mem/disMem/memory_reg_1408_1535_15_15/WE
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.511    12.903    mem/disMem/memory_reg_1408_1535_15_15/WCLK
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/DP.HIGH/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X12Y49         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_1408_1535_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -21.710    
  -------------------------------------------------------------------
                         slack                                 -9.085    

Slack (VIOLATED) :        -9.085ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_15_15/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.367ns  (logic 2.319ns (18.752%)  route 10.048ns (81.248%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.473    15.466    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  control_unit/mainDecoder/Q_i_1__86_comp/O
                         net (fo=1, routed)           0.950    16.540    control_unit/mainDecoder/ALUResult[18]
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.664 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.834    17.498    control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.622 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_32/O
                         net (fo=1, routed)           0.264    17.887    control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.011 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp/O
                         net (fo=1, routed)           0.562    18.573    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.697 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=77, routed)          0.662    19.359    control_unit/mainDecoder/register[1][0]_i_2_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    19.483 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=10, routed)          0.963    20.445    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.569 r  control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp/O
                         net (fo=32, routed)          1.141    21.710    mem/disMem/memory_reg_1408_1535_15_15/WE
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.511    12.903    mem/disMem/memory_reg_1408_1535_15_15/WCLK
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/DP.LOW/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X12Y49         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_1408_1535_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -21.710    
  -------------------------------------------------------------------
                         slack                                 -9.085    

Slack (VIOLATED) :        -9.085ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_15_15/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.367ns  (logic 2.319ns (18.752%)  route 10.048ns (81.248%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.473    15.466    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  control_unit/mainDecoder/Q_i_1__86_comp/O
                         net (fo=1, routed)           0.950    16.540    control_unit/mainDecoder/ALUResult[18]
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.664 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.834    17.498    control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.622 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_32/O
                         net (fo=1, routed)           0.264    17.887    control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.011 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp/O
                         net (fo=1, routed)           0.562    18.573    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.697 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=77, routed)          0.662    19.359    control_unit/mainDecoder/register[1][0]_i_2_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    19.483 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=10, routed)          0.963    20.445    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.569 r  control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp/O
                         net (fo=32, routed)          1.141    21.710    mem/disMem/memory_reg_1408_1535_15_15/WE
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.511    12.903    mem/disMem/memory_reg_1408_1535_15_15/WCLK
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/SP.HIGH/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X12Y49         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_1408_1535_15_15/SP.HIGH
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -21.710    
  -------------------------------------------------------------------
                         slack                                 -9.085    

Slack (VIOLATED) :        -9.085ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_15_15/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.367ns  (logic 2.319ns (18.752%)  route 10.048ns (81.248%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.473    15.466    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  control_unit/mainDecoder/Q_i_1__86_comp/O
                         net (fo=1, routed)           0.950    16.540    control_unit/mainDecoder/ALUResult[18]
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.664 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.834    17.498    control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.622 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_32/O
                         net (fo=1, routed)           0.264    17.887    control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.011 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp/O
                         net (fo=1, routed)           0.562    18.573    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.697 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=77, routed)          0.662    19.359    control_unit/mainDecoder/register[1][0]_i_2_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    19.483 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=10, routed)          0.963    20.445    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.569 r  control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp/O
                         net (fo=32, routed)          1.141    21.710    mem/disMem/memory_reg_1408_1535_15_15/WE
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.511    12.903    mem/disMem/memory_reg_1408_1535_15_15/WCLK
    SLICE_X12Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_15_15/SP.LOW/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X12Y49         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_1408_1535_15_15/SP.LOW
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -21.710    
  -------------------------------------------------------------------
                         slack                                 -9.085    

Slack (VIOLATED) :        -9.078ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_640_767_30_30/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.321ns  (logic 2.195ns (17.815%)  route 10.126ns (82.185%))
  Logic Levels:           14  (LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.634    15.627    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y15         LUT3 (Prop_lut3_I2_O)        0.124    15.751 r  control_unit/mainDecoder/Q_i_4__36/O
                         net (fo=1, routed)           0.578    16.329    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.453 f  control_unit/mainDecoder/Q_i_1__86_replica/O
                         net (fo=3, routed)           0.705    17.158    control_unit/mainDecoder/ALUResult[18]_repN
    SLICE_X17Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.282 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    17.909    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    18.033 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    18.906    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.030 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    20.189    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.313 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    21.665    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487    12.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.HIGH/CLK
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X28Y50         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.587    mem/disMem/memory_reg_640_767_30_30/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -21.665    
  -------------------------------------------------------------------
                         slack                                 -9.078    

Slack (VIOLATED) :        -9.078ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_640_767_30_30/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.321ns  (logic 2.195ns (17.815%)  route 10.126ns (82.185%))
  Logic Levels:           14  (LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.634    15.627    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y15         LUT3 (Prop_lut3_I2_O)        0.124    15.751 r  control_unit/mainDecoder/Q_i_4__36/O
                         net (fo=1, routed)           0.578    16.329    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.453 f  control_unit/mainDecoder/Q_i_1__86_replica/O
                         net (fo=3, routed)           0.705    17.158    control_unit/mainDecoder/ALUResult[18]_repN
    SLICE_X17Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.282 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    17.909    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    18.033 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    18.906    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.030 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    20.189    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.313 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    21.665    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487    12.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.LOW/CLK
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X28Y50         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.587    mem/disMem/memory_reg_640_767_30_30/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -21.665    
  -------------------------------------------------------------------
                         slack                                 -9.078    

Slack (VIOLATED) :        -9.078ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_640_767_30_30/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.321ns  (logic 2.195ns (17.815%)  route 10.126ns (82.185%))
  Logic Levels:           14  (LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.634    15.627    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y15         LUT3 (Prop_lut3_I2_O)        0.124    15.751 r  control_unit/mainDecoder/Q_i_4__36/O
                         net (fo=1, routed)           0.578    16.329    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.453 f  control_unit/mainDecoder/Q_i_1__86_replica/O
                         net (fo=3, routed)           0.705    17.158    control_unit/mainDecoder/ALUResult[18]_repN
    SLICE_X17Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.282 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    17.909    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    18.033 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    18.906    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.030 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    20.189    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.313 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    21.665    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487    12.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.HIGH/CLK
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X28Y50         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.587    mem/disMem/memory_reg_640_767_30_30/SP.HIGH
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -21.665    
  -------------------------------------------------------------------
                         slack                                 -9.078    

Slack (VIOLATED) :        -9.078ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_640_767_30_30/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.321ns  (logic 2.195ns (17.815%)  route 10.126ns (82.185%))
  Logic Levels:           14  (LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 12.879 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.634    15.627    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y15         LUT3 (Prop_lut3_I2_O)        0.124    15.751 r  control_unit/mainDecoder/Q_i_4__36/O
                         net (fo=1, routed)           0.578    16.329    control_unit/mainDecoder/ALU/as1/c_18
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.124    16.453 f  control_unit/mainDecoder/Q_i_1__86_replica/O
                         net (fo=3, routed)           0.705    17.158    control_unit/mainDecoder/ALUResult[18]_repN
    SLICE_X17Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.282 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    17.909    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    18.033 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    18.906    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.030 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    20.189    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    20.313 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    21.665    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487    12.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.LOW/CLK
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X28Y50         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.587    mem/disMem/memory_reg_640_767_30_30/SP.LOW
  -------------------------------------------------------------------
                         required time                         12.587    
                         arrival time                         -21.665    
  -------------------------------------------------------------------
                         slack                                 -9.078    

Slack (VIOLATED) :        -9.077ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_14_14/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.359ns  (logic 2.319ns (18.764%)  route 10.040ns (81.236%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.473    15.466    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  control_unit/mainDecoder/Q_i_1__86_comp/O
                         net (fo=1, routed)           0.950    16.540    control_unit/mainDecoder/ALUResult[18]
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.664 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.834    17.498    control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.622 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_32/O
                         net (fo=1, routed)           0.264    17.887    control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.011 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp/O
                         net (fo=1, routed)           0.562    18.573    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.697 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=77, routed)          0.662    19.359    control_unit/mainDecoder/register[1][0]_i_2_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    19.483 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=10, routed)          0.963    20.445    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.569 r  control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp/O
                         net (fo=32, routed)          1.133    21.702    mem/disMem/memory_reg_1408_1535_14_14/WE
    SLICE_X10Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_14_14/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.511    12.903    mem/disMem/memory_reg_1408_1535_14_14/WCLK
    SLICE_X10Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_14_14/DP.HIGH/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_1408_1535_14_14/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -21.702    
  -------------------------------------------------------------------
                         slack                                 -9.077    

Slack (VIOLATED) :        -9.077ns  (required time - arrival time)
  Source:                 control_unit/mainDecoder/state_reg[3]_replica_1/C
                            (falling edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/disMem/memory_reg_1408_1535_14_14/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_pin rise@8.000ns - clk_pin fall@4.000ns)
  Data Path Delay:        12.359ns  (logic 2.319ns (18.764%)  route 10.040ns (81.236%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 12.903 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns = ( 9.344 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.675     9.344    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X29Y9          FDCE                                         r  control_unit/mainDecoder/state_reg[3]_replica_1/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDCE (Prop_fdce_C_Q)         0.459     9.803 r  control_unit/mainDecoder/state_reg[3]_replica_1/Q
                         net (fo=6, routed)           0.859    10.662    control_unit/mainDecoder/state_reg[3]_0[3]_repN_1
    SLICE_X26Y9          LUT6 (Prop_lut6_I2_O)        0.124    10.786 r  control_unit/mainDecoder/Q_i_6__30/O
                         net (fo=34, routed)          0.717    11.503    control_unit/mainDecoder/Q_reg_1
    SLICE_X27Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.627 r  control_unit/mainDecoder/Q_i_2__0/O
                         net (fo=3, routed)           0.830    12.457    control_unit/mainDecoder/ALU/as1/temp_1__0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124    12.581 r  control_unit/mainDecoder/Q_i_4__45_comp/O
                         net (fo=3, routed)           0.303    12.884    control_unit/mainDecoder/ALU/as1/c_3
    SLICE_X27Y10         LUT5 (Prop_lut5_I4_O)        0.124    13.008 r  control_unit/mainDecoder/Q_i_4__43/O
                         net (fo=3, routed)           0.176    13.184    control_unit/mainDecoder/ALU/as1/c_5
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.308 r  control_unit/mainDecoder/Q_i_4__49/O
                         net (fo=3, routed)           0.166    13.474    control_unit/mainDecoder/ALU/as1/c_7
    SLICE_X27Y10         LUT6 (Prop_lut6_I5_O)        0.124    13.598 r  control_unit/mainDecoder/Q_i_4__51/O
                         net (fo=3, routed)           0.536    14.134    control_unit/mainDecoder/ALU/as1/c_9
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124    14.258 r  control_unit/mainDecoder/Q_i_4__53/O
                         net (fo=4, routed)           0.610    14.869    control_unit/mainDecoder/ALU/as1/c_11
    SLICE_X23Y14         LUT6 (Prop_lut6_I3_O)        0.124    14.993 r  control_unit/mainDecoder/Q_i_4__37_comp_1/O
                         net (fo=8, routed)           0.473    15.466    control_unit/mainDecoder/ALU/as1/c_17
    SLICE_X22Y14         LUT6 (Prop_lut6_I4_O)        0.124    15.590 r  control_unit/mainDecoder/Q_i_1__86_comp/O
                         net (fo=1, routed)           0.950    16.540    control_unit/mainDecoder/ALUResult[18]
    SLICE_X22Y16         LUT6 (Prop_lut6_I1_O)        0.124    16.664 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_34/O
                         net (fo=1, routed)           0.834    17.498    control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    17.622 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_32/O
                         net (fo=1, routed)           0.264    17.887    control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0
    SLICE_X17Y26         LUT6 (Prop_lut6_I2_O)        0.124    18.011 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp/O
                         net (fo=1, routed)           0.562    18.573    control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.697 f  control_unit/mainDecoder/memory_reg_0_127_0_0_i_11/O
                         net (fo=77, routed)          0.662    19.359    control_unit/mainDecoder/register[1][0]_i_2_0
    SLICE_X19Y26         LUT6 (Prop_lut6_I5_O)        0.124    19.483 r  control_unit/mainDecoder/memory_reg_384_511_8_8_i_2/O
                         net (fo=10, routed)          0.963    20.445    control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0
    SLICE_X17Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.569 r  control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp/O
                         net (fo=32, routed)          1.133    21.702    mem/disMem/memory_reg_1408_1535_14_14/WE
    SLICE_X10Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_14_14/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.511    12.903    mem/disMem/memory_reg_1408_1535_14_14/WCLK
    SLICE_X10Y49         RAMD64E                                      r  mem/disMem/memory_reg_1408_1535_14_14/DP.LOW/CLK
                         clock pessimism              0.291    13.194    
                         clock uncertainty           -0.035    13.159    
    SLICE_X10Y49         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    12.626    mem/disMem/memory_reg_1408_1535_14_14/DP.LOW
  -------------------------------------------------------------------
                         required time                         12.626    
                         arrival time                         -21.702    
  -------------------------------------------------------------------
                         slack                                 -9.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[3].reg1/d/Q_reg_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_8/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.321%)  route 0.119ns (45.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.555     1.467    buf_reg_6/genblk1[3].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y28         FDRE                                         r  buf_reg_6/genblk1[3].reg1/d/Q_reg_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  buf_reg_6/genblk1[3].reg1/d/Q_reg_replica_3/Q
                         net (fo=3, routed)           0.119     1.727    mem/ram/Q_reg_0_repN_3_alias_6
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_8/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.863     2.023    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_8/CLKARDCLK
                         clock pessimism             -0.499     1.524    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.679    mem/ram/RAM_reg_bram_8
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_7/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.857%)  route 0.121ns (46.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.555     1.467    buf_reg_6/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X26Y21         FDRE                                         r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_2/Q
                         net (fo=6, routed)           0.121     1.729    mem/ram/Q_reg_0_repN_2_alias_5
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/RAM_reg_bram_7/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.860     2.020    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/RAM_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.499     1.521    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.676    mem/ram/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_11/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.563     1.475    buf_reg_6/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X27Y11         FDRE                                         r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica/Q
                         net (fo=22, routed)          0.129     1.745    mem/ram/Q_reg_0_repN_alias_5
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.870     2.030    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  mem/ram/RAM_reg_bram_11/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.686    mem/ram/RAM_reg_bram_11
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[0].reg1/d/Q_reg_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.841%)  route 0.160ns (53.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.560     1.472    buf_reg_6/genblk1[0].reg1/d/clk_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  buf_reg_6/genblk1[0].reg1/d/Q_reg_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  buf_reg_6/genblk1[0].reg1/d/Q_reg_replica_1/Q
                         net (fo=3, routed)           0.160     1.773    mem/ram/Q_reg_0_repN_1_alias_3
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/RAM_reg_bram_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.867     2.027    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  mem/ram/RAM_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.500     1.527    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.682    mem/ram/RAM_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[13].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_5/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.043%)  route 0.203ns (58.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.558     1.470    buf_reg_6/genblk1[13].reg1/d/clk_IBUF_BUFG
    SLICE_X29Y18         FDRE                                         r  buf_reg_6/genblk1[13].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  buf_reg_6/genblk1[13].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.203     1.814    mem/ram/Q[13]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/RAM_reg_bram_5/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.866     2.026    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  mem/ram/RAM_reg_bram_5/CLKARDCLK
                         clock pessimism             -0.480     1.546    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.701    mem/ram/RAM_reg_bram_5
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_4/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.370%)  route 0.175ns (51.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.568     1.480    buf_reg_6/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X6Y5           FDRE                                         r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDRE (Prop_fdre_C_Q)         0.164     1.644 r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_5/Q
                         net (fo=2, routed)           0.175     1.819    mem/ram/Q_reg_0_repN_5_alias
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.877     2.037    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.499     1.538    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.693    mem/ram/RAM_reg_bram_4
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[17].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_7/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.102%)  route 0.229ns (61.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.550     1.462    buf_reg_6/genblk1[17].reg1/d/clk_IBUF_BUFG
    SLICE_X25Y23         FDRE                                         r  buf_reg_6/genblk1[17].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  buf_reg_6/genblk1[17].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.229     1.832    mem/ram/Q[17]
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/RAM_reg_bram_7/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.860     2.020    mem/ram/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  mem/ram/RAM_reg_bram_7/CLKARDCLK
                         clock pessimism             -0.480     1.540    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.695    mem/ram/RAM_reg_bram_7
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[4].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_10/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.174%)  route 0.207ns (55.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.565     1.477    buf_reg_6/genblk1[4].reg1/d/clk_IBUF_BUFG
    SLICE_X28Y4          FDRE                                         r  buf_reg_6/genblk1[4].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  buf_reg_6/genblk1[4].reg1/d/Q_reg/Q
                         net (fo=2, routed)           0.207     1.848    mem/ram/Q[4]
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_10/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.875     2.035    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_10/CLKARDCLK
                         clock pessimism             -0.480     1.555    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.710    mem/ram/RAM_reg_bram_10
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[21].reg1/d/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_4/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.747%)  route 0.233ns (62.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.568     1.480    buf_reg_6/genblk1[21].reg1/d/clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  buf_reg_6/genblk1[21].reg1/d/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.621 r  buf_reg_6/genblk1[21].reg1/d/Q_reg/Q
                         net (fo=18, routed)          0.233     1.854    mem/ram/Q[21]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.877     2.037    mem/ram/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  mem/ram/RAM_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.480     1.557    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     1.712    mem/ram/RAM_reg_bram_4
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/ram/RAM_reg_bram_6/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.325%)  route 0.209ns (59.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.579     1.491    buf_reg_6/genblk1[6].reg1/d/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  buf_reg_6/genblk1[6].reg1/d/Q_reg_replica_4/Q
                         net (fo=1, routed)           0.209     1.841    mem/ram/Q_reg_0_repN_4_alias_1
    RAMB36_X2Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_6/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.864     2.024    mem/ram/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  mem/ram/RAM_reg_bram_6/CLKARDCLK
                         clock pessimism             -0.480     1.544    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.699    mem/ram/RAM_reg_bram_6
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y2      mem/ram/RAM_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3      mem/ram/RAM_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y1      mem/ram/RAM_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2      mem/ram/RAM_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y7      mem/ram/RAM_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y6      mem/ram/RAM_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y5      mem/ram/RAM_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y7      mem/ram/RAM_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y6      mem/ram/RAM_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y3      mem/ram/RAM_reg_bram_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X4Y25      mem/disMem/memory_reg_0_127_0_0/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.718ns (30.204%)  route 1.659ns (69.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.636    dispDriver/TMDS_mod10[1]
    SLICE_X31Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.935 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.778     7.713    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.490     8.885    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[0]/C
                         clock pessimism              0.451     9.336    
                         clock uncertainty           -0.066     9.270    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429     8.841    dispDriver/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.718ns (30.204%)  route 1.659ns (69.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.636    dispDriver/TMDS_mod10[1]
    SLICE_X31Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.935 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.778     7.713    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.490     8.885    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
                         clock pessimism              0.451     9.336    
                         clock uncertainty           -0.066     9.270    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429     8.841    dispDriver/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.718ns (30.204%)  route 1.659ns (69.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.636    dispDriver/TMDS_mod10[1]
    SLICE_X31Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.935 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.778     7.713    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.490     8.885    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[2]/C
                         clock pessimism              0.451     9.336    
                         clock uncertainty           -0.066     9.270    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429     8.841    dispDriver/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.718ns (30.204%)  route 1.659ns (69.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 8.885 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.419     5.755 f  dispDriver/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.882     6.636    dispDriver/TMDS_mod10[1]
    SLICE_X31Y52         LUT4 (Prop_lut4_I1_O)        0.299     6.935 r  dispDriver/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.778     7.713    dispDriver/TMDS_mod10[3]_i_1_n_0
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.490     8.885    dispDriver/clk_TMDS
    SLICE_X31Y52         FDRE                                         r  dispDriver/TMDS_mod10_reg[3]/C
                         clock pessimism              0.451     9.336    
                         clock uncertainty           -0.066     9.270    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.429     8.841    dispDriver/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          8.841    
                         arrival time                          -7.713    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.671ns (28.458%)  route 1.687ns (71.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.675     5.347    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           1.687     7.552    dispDriver/encode_R/TMDS_shift_red_reg[8][8]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.153     7.705 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     7.705    dispDriver/encode_R_n_4
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.450     9.347    
                         clock uncertainty           -0.066     9.281    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.118     9.399    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          9.399    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.846ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.642ns (32.023%)  route 1.363ns (67.977%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.363     7.217    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y49         LUT2 (Prop_lut2_I0_O)        0.124     7.341 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.341    dispDriver/encode_R_n_3
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.277     9.173    
                         clock uncertainty           -0.066     9.107    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.079     9.186    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                  1.846    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.642ns (32.328%)  route 1.344ns (67.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.344     7.198    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.124     7.322 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.322    dispDriver/encode_R_n_12
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.277     9.173    
                         clock uncertainty           -0.066     9.107    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.077     9.184    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          9.184    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.642ns (32.330%)  route 1.344ns (67.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.344     7.198    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y49         LUT3 (Prop_lut3_I1_O)        0.124     7.322 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     7.322    dispDriver/encode_R_n_2
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.277     9.173    
                         clock uncertainty           -0.066     9.107    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.079     9.186    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          9.186    
                         arrival time                          -7.322    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.868ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.642ns (32.361%)  route 1.342ns (67.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.342     7.196    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.124     7.320 r  dispDriver/encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     7.320    dispDriver/encode_R_n_10
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.277     9.173    
                         clock uncertainty           -0.066     9.107    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.081     9.188    dispDriver/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          9.188    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  1.868    

Slack (MET) :             1.879ns  (required time - arrival time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.668ns (33.236%)  route 1.342ns (66.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.664     5.336    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     5.854 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.342     7.196    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.150     7.346 r  dispDriver/encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     7.346    dispDriver/encode_R_n_6
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.277     9.173    
                         clock uncertainty           -0.066     9.107    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.118     9.225    dispDriver/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -7.346    
  -------------------------------------------------------------------
                         slack                                  1.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.210ns (41.906%)  route 0.291ns (58.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.291     1.931    dispDriver/encode_G/TMDS_shift_load
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.046     1.977 r  dispDriver/encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.977    dispDriver/encode_G_n_6
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[3]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.854    dispDriver/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.790%)  route 0.291ns (58.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.291     1.931    dispDriver/encode_G/TMDS_shift_load
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.045     1.976 r  dispDriver/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.976    dispDriver/encode_G_n_7
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     1.838    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.069%)  route 0.167ns (46.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/TMDS_shift_green_reg[2]/Q
                         net (fo=1, routed)           0.167     1.786    dispDriver/encode_G/Q[1]
    SLICE_X32Y49         LUT3 (Prop_lut3_I2_O)        0.048     1.834 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    dispDriver/encode_G_n_8
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.480     1.513    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.131     1.644    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.207ns (35.591%)  route 0.375ns (64.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.375     2.015    dispDriver/encode_G/TMDS_shift_load
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.043     2.058 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.058    dispDriver/encode_G_n_3
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.854    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.208ns (35.488%)  route 0.378ns (64.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.378     2.018    dispDriver/encode_G/TMDS_shift_load
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.044     2.062 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     2.062    dispDriver/encode_G_n_2
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.107     1.854    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.213ns (34.421%)  route 0.406ns (65.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.406     2.046    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.049     2.095 r  dispDriver/encode_R/TMDS_shift_red[7]_i_1/O
                         net (fo=1, routed)           0.000     2.095    dispDriver/encode_R_n_5
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[7]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.131     1.878    dispDriver/TMDS_shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dispDriver/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.086     1.692    dispDriver/encode_G/Q[5]
    SLICE_X31Y49         LUT3 (Prop_lut3_I2_O)        0.098     1.790 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.790    dispDriver/encode_G_n_4
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.570    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.209ns (35.812%)  route 0.375ns (64.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.375     2.015    dispDriver/encode_G/TMDS_shift_load
    SLICE_X31Y49         LUT3 (Prop_lut3_I1_O)        0.045     2.060 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     2.060    dispDriver/encode_G_n_5
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.092     1.839    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.995%)  route 0.406ns (66.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.406     2.046    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.045     2.091 r  dispDriver/encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     2.091    dispDriver/encode_R_n_7
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[5]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.121     1.868    dispDriver/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dispDriver/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.213ns (33.928%)  route 0.415ns (66.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.562     1.476    dispDriver/clk_TMDS
    SLICE_X30Y52         FDRE                                         r  dispDriver/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.415     2.055    dispDriver/encode_R/TMDS_shift_load
    SLICE_X32Y48         LUT3 (Prop_lut3_I1_O)        0.049     2.104 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.104    dispDriver/encode_R_n_8
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.131     1.878    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    dispDriver/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X36Y55     dispDriver/TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y54     dispDriver/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y54     dispDriver/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X37Y54     dispDriver/TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y55     dispDriver/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y55     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X31Y52     dispDriver/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y55     dispDriver/TMDS_shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X36Y55     dispDriver/TMDS_shift_blue_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       18.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.620ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        21.151ns  (logic 3.608ns (17.059%)  route 17.543ns (82.941%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 r  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.749    26.189    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.298    26.487 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    26.487    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.094    45.075    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.031    45.106    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.106    
                         arrival time                         -26.487    
  -------------------------------------------------------------------
                         slack                                 18.620    

Slack (MET) :             18.668ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        21.147ns  (logic 3.604ns (17.043%)  route 17.543ns (82.957%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 r  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.749    26.189    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.294    26.483 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    26.483    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.094    45.075    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.075    45.150    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.150    
                         arrival time                         -26.483    
  -------------------------------------------------------------------
                         slack                                 18.668    

Slack (MET) :             18.762ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        21.007ns  (logic 3.608ns (17.175%)  route 17.399ns (82.825%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 f  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.605    26.045    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.298    26.343 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    26.343    dispDriver/encode_R/TMDS0[3]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.094    45.074    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.031    45.105    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         45.105    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 18.762    

Slack (MET) :             18.763ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        21.008ns  (logic 3.608ns (17.175%)  route 17.400ns (82.825%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 f  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.606    26.045    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.298    26.343 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    26.343    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.094    45.075    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.031    45.106    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         45.106    
                         arrival time                         -26.343    
  -------------------------------------------------------------------
                         slack                                 18.763    

Slack (MET) :             18.810ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        21.003ns  (logic 3.604ns (17.160%)  route 17.399ns (82.840%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 r  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.605    26.045    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.294    26.339 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    26.339    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.094    45.074    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.075    45.149    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.149    
                         arrival time                         -26.339    
  -------------------------------------------------------------------
                         slack                                 18.810    

Slack (MET) :             18.811ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        21.004ns  (logic 3.604ns (17.159%)  route 17.400ns (82.841%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 r  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.606    26.045    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.294    26.339 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    26.339    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.094    45.075    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.075    45.150    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.150    
                         arrival time                         -26.339    
  -------------------------------------------------------------------
                         slack                                 18.811    

Slack (MET) :             18.894ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.875ns  (logic 3.608ns (17.284%)  route 17.267ns (82.716%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 r  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.474    25.913    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.298    26.211 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    26.211    dispDriver/encode_R/TMDS0[2]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.094    45.074    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.031    45.105    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         45.105    
                         arrival time                         -26.211    
  -------------------------------------------------------------------
                         slack                                 18.894    

Slack (MET) :             18.896ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.871ns  (logic 3.608ns (17.287%)  route 17.263ns (82.713%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 f  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.470    25.909    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.298    26.207 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    26.207    dispDriver/encode_R/TMDS0[0]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.094    45.074    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.029    45.103    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         45.103    
                         arrival time                         -26.207    
  -------------------------------------------------------------------
                         slack                                 18.896    

Slack (MET) :             18.913ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.854ns  (logic 3.608ns (17.301%)  route 17.246ns (82.699%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 r  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.452    25.891    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.298    26.189 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    26.189    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.167    
                         clock uncertainty           -0.094    45.073    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)        0.029    45.102    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         45.102    
                         arrival time                         -26.189    
  -------------------------------------------------------------------
                         slack                                 18.913    

Slack (MET) :             18.943ns  (required time - arrival time)
  Source:                 dispDriver/CounterY_reg[-1111111110]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        20.870ns  (logic 3.603ns (17.264%)  route 17.267ns (82.736%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/pixclk
    SLICE_X35Y52         FDRE                                         r  dispDriver/CounterY_reg[-1111111110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.456     5.792 r  dispDriver/CounterY_reg[-1111111110]/Q
                         net (fo=2, routed)           0.659     6.451    dispDriver/CounterY_reg[-_n_0_1111111110]
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     6.827 r  dispDriver/memory_reg_0_127_0_0_i_18/O[0]
                         net (fo=2, routed)           1.488     8.315    dispDriver/yoffset[2]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.295     8.610 r  dispDriver/memory_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.000     8.610    dispDriver/memory_reg_0_127_0_0_i_20_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.250 r  dispDriver/memory_reg_0_127_0_0_i_10/O[3]
                         net (fo=1216, routed)       10.714    19.963    mem/disMem/memory_reg_0_31_0_0__1/DPRA4
    SLICE_X12Y22         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.306    20.269 f  mem/disMem/memory_reg_0_31_0_0__1/DP/O
                         net (fo=1, routed)           1.328    21.597    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_1
    SLICE_X17Y5          LUT5 (Prop_lut5_I3_O)        0.124    21.721 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_184/O
                         net (fo=1, routed)           0.883    22.604    dispDriver/encode_R/genblk1.balance_acc[0]_i_184_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I4_O)        0.124    22.728 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_78/O
                         net (fo=1, routed)           0.505    23.233    dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0
    SLICE_X14Y21         LUT6 (Prop_lut6_I5_O)        0.124    23.357 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_36/O
                         net (fo=1, routed)           0.000    23.357    dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0
    SLICE_X14Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    23.574 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    23.574    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0
    SLICE_X14Y21         MUXF8 (Prop_muxf8_I1_O)      0.094    23.668 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6/O
                         net (fo=1, routed)           1.217    24.885    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I0_O)        0.316    25.201 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    25.201    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    25.439 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.474    25.913    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.293    26.206 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    26.206    dispDriver/encode_R/TMDS0[4]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.094    45.074    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.075    45.149    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.149    
                         arrival time                         -26.206    
  -------------------------------------------------------------------
                         slack                                 18.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.560     1.474    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/Q
                         net (fo=8, routed)           0.079     1.694    dispDriver/encode_R/genblk1.balance_acc[2]
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.066     1.540    dispDriver/encode_R/genblk1.balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X33Y52         FDRE                                         r  dispDriver/CounterY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/CounterY_reg[4]/Q
                         net (fo=7, routed)           0.129     1.747    dispDriver/CounterY_reg_n_0_[4]
    SLICE_X32Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  dispDriver/vSync_i_1/O
                         net (fo=1, routed)           0.000     1.792    dispDriver/vSync0
    SLICE_X32Y51         FDRE                                         r  dispDriver/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.831     1.992    dispDriver/pixclk
    SLICE_X32Y51         FDRE                                         r  dispDriver/vSync_reg/C
                         clock pessimism             -0.500     1.492    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.121     1.613    dispDriver/vSync_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.560     1.474    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.128     1.602 f  dispDriver/encode_R/genblk1.balance_acc_reg[1]/Q
                         net (fo=8, routed)           0.086     1.688    dispDriver/encode_R/genblk1.balance_acc[1]
    SLICE_X27Y37         LUT4 (Prop_lut4_I2_O)        0.099     1.787 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.787    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.091     1.565    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.226ns (38.102%)  route 0.367ns (61.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X33Y50         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/Q
                         net (fo=9, routed)           0.367     1.971    dispDriver/encode_G/genblk1.balance_acc[3]
    SLICE_X29Y49         LUT2 (Prop_lut2_I1_O)        0.098     2.069 r  dispDriver/encode_G/genblk1.TMDS[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.069    dispDriver/encode_G/genblk1.TMDS[3]_i_1__0_n_0
    SLICE_X29Y49         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.832     1.993    dispDriver/encode_G/pixclk
    SLICE_X29Y49         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.247     1.747    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.091     1.838    dispDriver/encode_G/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.692%)  route 0.154ns (45.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X35Y48         FDRE                                         r  dispDriver/CounterX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterX_reg[0]/Q
                         net (fo=8, routed)           0.154     1.773    dispDriver/CounterX[0]
    SLICE_X35Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  dispDriver/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    dispDriver/CounterX[5]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  dispDriver/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.832     1.993    dispDriver/pixclk
    SLICE_X35Y46         FDRE                                         r  dispDriver/CounterX_reg[5]/C
                         clock pessimism             -0.500     1.493    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.585    dispDriver/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/CounterX_reg[-1111111108]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.530%)  route 0.182ns (49.470%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X35Y48         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.182     1.801    dispDriver/CounterX[9]
    SLICE_X34Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.846 r  dispDriver/CounterX[-1111111108]_i_1/O
                         net (fo=1, routed)           0.000     1.846    dispDriver/CounterX[-1111111108]_i_1_n_0
    SLICE_X34Y48         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.833     1.994    dispDriver/pixclk
    SLICE_X34Y48         FDRE                                         r  dispDriver/CounterX_reg[-1111111108]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.120     1.611    dispDriver/CounterX_reg[-1111111108]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dispDriver/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.296ns (46.957%)  route 0.334ns (53.043%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/pixclk
    SLICE_X33Y51         FDRE                                         r  dispDriver/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/CounterY_reg[8]/Q
                         net (fo=3, routed)           0.147     1.765    dispDriver/CounterY_reg_n_0_[8]
    SLICE_X33Y51         LUT4 (Prop_lut4_I3_O)        0.048     1.813 f  dispDriver/DrawArea_i_2/O
                         net (fo=3, routed)           0.187     2.000    dispDriver/DrawArea_i_2_n_0
    SLICE_X34Y49         LUT5 (Prop_lut5_I4_O)        0.107     2.107 r  dispDriver/DrawArea_i_1/O
                         net (fo=1, routed)           0.000     2.107    dispDriver/DrawArea0
    SLICE_X34Y49         FDRE                                         r  dispDriver/DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.833     1.994    dispDriver/pixclk
    SLICE_X34Y49         FDRE                                         r  dispDriver/DrawArea_reg/C
                         clock pessimism             -0.247     1.748    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.120     1.868    dispDriver/DrawArea_reg
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dispDriver/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.186ns (28.939%)  route 0.457ns (71.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X35Y49         FDRE                                         r  dispDriver/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/hSync_reg/Q
                         net (fo=7, routed)           0.457     2.076    dispDriver/encode_B/CD[0]
    SLICE_X36Y54         LUT3 (Prop_lut3_I2_O)        0.045     2.121 r  dispDriver/encode_B/genblk1.TMDS[9]_i_1/O
                         net (fo=1, routed)           0.000     2.121    dispDriver/encode_B/genblk1.TMDS[9]_i_1_n_0
    SLICE_X36Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.858     2.019    dispDriver/encode_B/pixclk
    SLICE_X36Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.247     1.773    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.107     1.880    dispDriver/encode_B/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dispDriver/CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.564     1.478    dispDriver/pixclk
    SLICE_X35Y48         FDRE                                         r  dispDriver/CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  dispDriver/CounterX_reg[9]/Q
                         net (fo=5, routed)           0.167     1.786    dispDriver/CounterX[9]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.831 r  dispDriver/hSync_i_1/O
                         net (fo=1, routed)           0.000     1.831    dispDriver/hSync0
    SLICE_X35Y49         FDRE                                         r  dispDriver/hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.833     1.994    dispDriver/pixclk
    SLICE_X35Y49         FDRE                                         r  dispDriver/hSync_reg/C
                         clock pessimism             -0.500     1.494    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.091     1.585    dispDriver/hSync_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.933%)  route 0.170ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X33Y50         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  dispDriver/encode_G/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.170     1.788    dispDriver/encode_G/genblk1.balance_acc[0]
    SLICE_X33Y50         LUT4 (Prop_lut4_I3_O)        0.043     1.831 r  dispDriver/encode_G/genblk1.balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.831    dispDriver/encode_G/genblk1.balance_acc[3]_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.831     1.992    dispDriver/encode_G/pixclk
    SLICE_X33Y50         FDRE                                         r  dispDriver/encode_G/genblk1.balance_acc_reg[3]/C
                         clock pessimism             -0.516     1.476    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.107     1.583    dispDriver/encode_G/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    dispDriver/BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111108]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111109]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y49     dispDriver/CounterX_reg[-1111111110]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y40     dispDriver/CounterX_reg[-1111111111]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X22Y36     dispDriver/CounterX_reg[-1111111111]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y35     dispDriver/CounterX_reg[-1111111111]_rep__10/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111109]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y49     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y49     dispDriver/CounterX_reg[-1111111110]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y48     dispDriver/CounterX_reg[-1111111109]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y49     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y49     dispDriver/CounterX_reg[-1111111110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y28     dispDriver/CounterX_reg[-1111111111]_rep/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { dispDriver/MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    dispDriver/BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  dispDriver/MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.773ns (27.251%)  route 2.064ns (72.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/encode_G/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           2.064     7.877    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.295     8.172 r  dispDriver/encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     8.172    dispDriver/encode_G_n_5
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[4]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.031     8.818    dispDriver/TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.801ns (27.962%)  route 2.064ns (72.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/encode_G/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           2.064     7.877    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.323     8.200 r  dispDriver/encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     8.200    dispDriver/encode_G_n_3
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[6]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.075     8.862    dispDriver/TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.609ns (22.980%)  route 2.041ns (77.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.675     5.347    dispDriver/encode_G/pixclk
    SLICE_X29Y49         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y49         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  dispDriver/encode_G/genblk1.TMDS_reg[3]/Q
                         net (fo=2, routed)           2.041     7.844    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[3]
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.153     7.997 r  dispDriver/encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     7.997    dispDriver/encode_G_n_2
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.075     8.862    dispDriver/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.716ns (27.453%)  route 1.892ns (72.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.672     5.344    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.419     5.763 r  dispDriver/encode_G/genblk1.TMDS_reg[5]/Q
                         net (fo=1, routed)           1.892     7.655    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[5]
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.297     7.952 r  dispDriver/encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     7.952    dispDriver/encode_G_n_4
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.500     8.896    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.106     9.001    
                         clock uncertainty           -0.214     8.787    
    SLICE_X31Y49         FDRE (Setup_fdre_C_D)        0.031     8.818    dispDriver/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          8.818    
                         arrival time                          -7.952    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.929ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.593ns  (logic 0.580ns (22.367%)  route 2.013ns (77.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.671     5.343    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.799 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           2.013     7.812    dispDriver/encode_R/TMDS[0]
    SLICE_X32Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.936 r  dispDriver/encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     7.936    dispDriver/encode_R_n_12
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.077     8.865    dispDriver/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  0.929    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.606ns (23.138%)  route 2.013ns (76.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.671     5.343    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.799 r  dispDriver/encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           2.013     7.812    dispDriver/encode_R/TMDS[0]
    SLICE_X32Y48         LUT3 (Prop_lut3_I0_O)        0.150     7.962 r  dispDriver/encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     7.962    dispDriver/encode_R_n_11
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.118     8.906    dispDriver/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.079%)  route 1.933ns (76.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.671     5.343    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.456     5.799 r  dispDriver/encode_R/genblk1.TMDS_reg[3]/Q
                         net (fo=1, routed)           1.933     7.732    dispDriver/encode_R/TMDS[3]
    SLICE_X32Y48         LUT3 (Prop_lut3_I0_O)        0.124     7.856 r  dispDriver/encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     7.856    dispDriver/encode_R_n_9
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.079     8.867    dispDriver/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.856    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.475ns  (logic 0.716ns (28.928%)  route 1.759ns (71.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.671     5.343    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.759     7.521    dispDriver/encode_R/TMDS[9]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.297     7.818 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     7.818    dispDriver/encode_R_n_3
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.079     8.867    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 0.773ns (31.351%)  route 1.693ns (68.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.336ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.664     5.336    dispDriver/encode_G/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.478     5.814 r  dispDriver/encode_G/genblk1.TMDS_reg[4]/Q
                         net (fo=3, routed)           1.693     7.506    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[4]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.295     7.801 r  dispDriver/encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     7.801    dispDriver/encode_G_n_1
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.077     8.865    dispDriver/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          8.865    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.744ns (30.003%)  route 1.736ns (69.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 8.896 - 4.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760     3.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.671     5.343    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.419     5.762 r  dispDriver/encode_R/genblk1.TMDS_reg[4]/Q
                         net (fo=1, routed)           1.736     7.498    dispDriver/encode_R/TMDS[4]
    SLICE_X32Y48         LUT3 (Prop_lut3_I0_O)        0.325     7.823 r  dispDriver/encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     7.823    dispDriver/encode_R_n_8
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490     8.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.177     5.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     7.304    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.395 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.501     8.896    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.106     9.002    
                         clock uncertainty           -0.214     8.788    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.118     8.906    dispDriver/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.213ns (26.978%)  route 0.577ns (73.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/encode_R/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.577     2.217    dispDriver/encode_R/TMDS[8]
    SLICE_X32Y49         LUT3 (Prop_lut3_I0_O)        0.049     2.266 r  dispDriver/encode_R/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000     2.266    dispDriver/encode_R_n_4
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[8]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.131     2.141    dispDriver/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.606%)  route 0.577ns (73.394%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/encode_R/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/encode_R/genblk1.TMDS_reg[8]/Q
                         net (fo=2, routed)           0.577     2.217    dispDriver/encode_R/TMDS[8]
    SLICE_X32Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.262 r  dispDriver/encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     2.262    dispDriver/encode_R_n_2
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[8]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.121     2.131    dispDriver/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.156%)  route 0.617ns (76.844%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X36Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.617     2.261    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[2]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.306 r  dispDriver/encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     2.306    dispDriver/encode_B_n_1
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[8]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.092     2.128    dispDriver/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.830%)  route 0.666ns (78.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.561     1.475    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/encode_B/genblk1.TMDS_reg[1]/Q
                         net (fo=1, routed)           0.666     2.282    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[1]
    SLICE_X37Y54         LUT3 (Prop_lut3_I0_O)        0.045     2.327 r  dispDriver/encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.327    dispDriver/encode_B_n_8
    SLICE_X37Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X37Y54         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[1]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.091     2.127    dispDriver/TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.208ns (24.044%)  route 0.657ns (75.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.657     2.297    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X32Y49         LUT3 (Prop_lut3_I0_O)        0.044     2.341 r  dispDriver/encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     2.341    dispDriver/encode_G_n_8
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[1]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.131     2.141    dispDriver/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.423%)  route 0.644ns (77.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.561     1.475    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dispDriver/encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=1, routed)           0.644     2.260    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[2]
    SLICE_X31Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.305 r  dispDriver/encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.305    dispDriver/encode_G_n_7
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X31Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[2]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.091     2.101    dispDriver/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.226ns (26.094%)  route 0.640ns (73.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.561     1.475    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dispDriver/encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.640     2.243    dispDriver/encode_R/TMDS[9]
    SLICE_X32Y49         LUT2 (Prop_lut2_I1_O)        0.098     2.341 r  dispDriver/encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     2.341    dispDriver/encode_R_n_3
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_red_reg[9]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.121     2.131    dispDriver/TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.187ns (21.966%)  route 0.664ns (78.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X36Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.664     2.308    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[0]
    SLICE_X36Y55         LUT3 (Prop_lut3_I0_O)        0.046     2.354 r  dispDriver/encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.354    dispDriver/encode_B_n_4
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[5]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.107     2.143    dispDriver/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dispDriver/encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.131%)  route 0.657ns (75.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.562     1.476    dispDriver/encode_G/pixclk
    SLICE_X32Y50         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  dispDriver/encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=2, routed)           0.657     2.297    dispDriver/encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X32Y49         LUT3 (Prop_lut3_I0_O)        0.045     2.342 r  dispDriver/encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.342    dispDriver/encode_G_n_9
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.832     1.993    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.214     2.010    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.121     2.131    dispDriver/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dispDriver/encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dispDriver/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.226ns (26.113%)  route 0.639ns (73.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.588     1.502    dispDriver/encode_B/pixclk
    SLICE_X36Y54         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dispDriver/encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.639     2.270    dispDriver/encode_B/genblk1.TMDS_reg_n_0_[9]
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.098     2.368 r  dispDriver/encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.368    dispDriver/encode_B_n_0
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528     1.132    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.858     2.019    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[9]/C
                         clock pessimism             -0.198     1.822    
                         clock uncertainty            0.214     2.036    
    SLICE_X36Y55         FDRE (Hold_fdre_C_D)         0.107     2.143    dispDriver/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.225    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  MMCM_pix_clock

Setup :           11  Failing Endpoints,  Worst Slack       -0.544ns,  Total Violation       -3.772ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.544ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.186ns  (logic 3.533ns (43.159%)  route 4.653ns (56.841%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 r  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 r  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.749    45.240    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.298    45.538 r  dispDriver/encode_G/genblk1.TMDS[2]_i_1__0/O
                         net (fo=1, routed)           0.000    45.538    dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.207    44.963    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.031    44.994    dispDriver/encode_G/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         44.994    
                         arrival time                         -45.538    
  -------------------------------------------------------------------
                         slack                                 -0.544    

Slack (VIOLATED) :        -0.496ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.182ns  (logic 3.529ns (43.132%)  route 4.653ns (56.868%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 r  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 r  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.749    45.240    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.294    45.534 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    45.534    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.207    44.963    
    SLICE_X31Y39         FDRE (Setup_fdre_C_D)        0.075    45.038    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         45.038    
                         arrival time                         -45.534    
  -------------------------------------------------------------------
                         slack                                 -0.496    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.042ns  (logic 3.533ns (43.932%)  route 4.509ns (56.068%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 f  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 f  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 f  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 f  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.605    45.096    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.298    45.394 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000    45.394    dispDriver/encode_R/TMDS0[3]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.207    44.962    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.031    44.993    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         44.993    
                         arrival time                         -45.394    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.043ns  (logic 3.533ns (43.928%)  route 4.510ns (56.072%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 f  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 f  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 f  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 f  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.606    45.097    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.298    45.395 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    45.395    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.207    44.963    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.031    44.994    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         44.994    
                         arrival time                         -45.394    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.038ns  (logic 3.529ns (43.904%)  route 4.509ns (56.096%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 r  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 r  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.605    45.096    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.294    45.390 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    45.390    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.207    44.962    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.075    45.037    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         45.037    
                         arrival time                         -45.390    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.353ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        8.039ns  (logic 3.529ns (43.900%)  route 4.510ns (56.100%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 44.893 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 r  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 r  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.606    45.097    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.294    45.390 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000    45.390    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.497    44.892    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism              0.277    45.169    
                         clock uncertainty           -0.207    44.963    
    SLICE_X27Y39         FDRE (Setup_fdre_C_D)        0.075    45.038    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         45.038    
                         arrival time                         -45.390    
  -------------------------------------------------------------------
                         slack                                 -0.353    

Slack (VIOLATED) :        -0.269ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        7.910ns  (logic 3.533ns (44.663%)  route 4.377ns (55.337%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 r  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 r  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.474    44.964    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.298    45.262 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    45.262    dispDriver/encode_R/TMDS0[2]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.207    44.962    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.031    44.993    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         44.993    
                         arrival time                         -45.262    
  -------------------------------------------------------------------
                         slack                                 -0.269    

Slack (VIOLATED) :        -0.267ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        7.906ns  (logic 3.533ns (44.686%)  route 4.373ns (55.314%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 f  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 f  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 f  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 f  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.470    44.960    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.298    45.258 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000    45.258    dispDriver/encode_R/TMDS0[0]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.207    44.962    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.029    44.991    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         44.991    
                         arrival time                         -45.258    
  -------------------------------------------------------------------
                         slack                                 -0.267    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        7.889ns  (logic 3.533ns (44.784%)  route 4.356ns (55.216%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 44.890 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 r  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 r  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 r  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.452    44.943    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.298    45.241 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000    45.241    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.495    44.890    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism              0.277    45.167    
                         clock uncertainty           -0.207    44.961    
    SLICE_X27Y37         FDRE (Setup_fdre_C_D)        0.029    44.990    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         44.990    
                         arrival time                         -45.241    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.220ns  (required time - arrival time)
  Source:                 mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MMCM_pix_clock rise@40.000ns - clk_pin rise@32.000ns)
  Data Path Delay:        7.905ns  (logic 3.528ns (44.628%)  route 4.377ns (55.372%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 44.892 - 40.000 ) 
    Source Clock Delay      (SCD):    5.352ns = ( 37.352 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)   32.000    32.000 r  
    K17                                               0.000    32.000 r  clk (IN)
                         net (fo=0)                   0.000    32.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    33.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    35.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    35.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.683    37.352    mem/disMem/memory_reg_768_895_7_7/WCLK
    SLICE_X10Y8          RAMD64E                                      r  mem/disMem/memory_reg_768_895_7_7/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317    38.669 f  mem/disMem/memory_reg_768_895_7_7/DP.LOW/O
                         net (fo=1, routed)           0.000    38.669    mem/disMem/memory_reg_768_895_7_7/DPO0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    38.878 f  mem/disMem/memory_reg_768_895_7_7/F7.DP/O
                         net (fo=1, routed)           2.039    40.916    mem/disMem/memory_reg_768_895_7_7_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I1_O)        0.297    41.213 f  mem/disMem/genblk1.balance_acc[0]_i_206/O
                         net (fo=1, routed)           0.000    41.213    mem/disMem/genblk1.balance_acc[0]_i_206_n_0
    SLICE_X14Y32         MUXF7 (Prop_muxf7_I1_O)      0.217    41.430 f  mem/disMem/genblk1.balance_acc_reg[0]_i_91/O
                         net (fo=1, routed)           1.027    42.458    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_0
    SLICE_X17Y39         LUT6 (Prop_lut6_I1_O)        0.299    42.757 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_41/O
                         net (fo=1, routed)           0.000    42.757    dispDriver/encode_R/genblk1.balance_acc[0]_i_41_n_0
    SLICE_X17Y39         MUXF7 (Prop_muxf7_I0_O)      0.238    42.995 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21/O
                         net (fo=1, routed)           0.000    42.995    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_21_n_0
    SLICE_X17Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    43.099 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9/O
                         net (fo=1, routed)           0.838    43.936    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_9_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I3_O)        0.316    44.252 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_4/O
                         net (fo=1, routed)           0.000    44.252    dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I0_O)      0.238    44.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.474    44.964    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.293    45.257 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    45.257    dispDriver/encode_R/TMDS0[4]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    43.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.490    44.882    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    41.705 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    43.304    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.395 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          1.496    44.891    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism              0.277    45.168    
                         clock uncertainty           -0.207    44.962    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.075    45.037    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         45.037    
                         arrival time                         -45.257    
  -------------------------------------------------------------------
                         slack                                 -0.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 1.106ns (57.942%)  route 0.803ns (42.058%))
  Logic Levels:           9  (LUT4=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 r  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.186     3.270    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X27Y37         LUT4 (Prop_lut4_I0_O)        0.108     3.378 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.378    dispDriver/encode_R/genblk1.balance_acc[0]_i_1__0_n_0
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.827     1.988    dispDriver/encode_R/pixclk
    SLICE_X27Y37         FDRE                                         r  dispDriver/encode_R/genblk1.balance_acc_reg[0]/C
                         clock pessimism             -0.247     1.742    
                         clock uncertainty            0.207     1.948    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.091     2.039    dispDriver/encode_R/genblk1.balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.039    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 1.109ns (57.545%)  route 0.818ns (42.455%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 r  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.202     3.285    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.111     3.396 r  dispDriver/encode_R/genblk1.TMDS[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.396    dispDriver/encode_R/genblk1.TMDS[5]_i_1__0_n_0
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.107     2.057    dispDriver/encode_R/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.396    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 1.110ns (57.537%)  route 0.819ns (42.463%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 f  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.203     3.286    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.112     3.398 r  dispDriver/encode_R/genblk1.TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.398    dispDriver/encode_R/TMDS0[4]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[4]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.107     2.057    dispDriver/encode_R/genblk1.TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.398    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 1.106ns (57.479%)  route 0.818ns (42.521%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 f  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.202     3.285    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.108     3.393 r  dispDriver/encode_R/genblk1.TMDS[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.393    dispDriver/encode_R/TMDS0[0]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[0]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.091     2.041    dispDriver/encode_R/genblk1.TMDS_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           3.393    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 1.106ns (57.449%)  route 0.819ns (42.551%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 r  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.203     3.286    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.108     3.394 r  dispDriver/encode_R/genblk1.TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000     3.394    dispDriver/encode_R/TMDS0[2]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[2]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.092     2.042    dispDriver/encode_R/genblk1.TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.394    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 1.112ns (56.623%)  route 0.852ns (43.377%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 r  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.235     3.319    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.114     3.433 r  dispDriver/encode_R/genblk1.TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.433    dispDriver/encode_R/genblk1.TMDS[9]_i_1__0_n_0
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[9]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.107     2.057    dispDriver/encode_R/genblk1.TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.385ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_R/genblk1.TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 1.106ns (56.490%)  route 0.852ns (43.510%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 f  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.235     3.319    dispDriver/encode_R/CounterX_reg[5]
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.108     3.427 r  dispDriver/encode_R/genblk1.TMDS[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.427    dispDriver/encode_R/TMDS0[3]
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_R/pixclk
    SLICE_X31Y38         FDRE                                         r  dispDriver/encode_R/genblk1.TMDS_reg[3]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.092     2.042    dispDriver/encode_R/genblk1.TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  1.385    

Slack (MET) :             1.393ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 1.112ns (56.144%)  route 0.869ns (43.856%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 r  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.252     3.336    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.114     3.450 r  dispDriver/encode_B/genblk1.TMDS[7]_i_1/O
                         net (fo=1, routed)           0.000     3.450    dispDriver/encode_B/genblk1.TMDS[7]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[7]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.107     2.057    dispDriver/encode_B/genblk1.TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.402ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_B/genblk1.TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.975ns  (logic 1.106ns (56.011%)  route 0.869ns (43.989%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 f  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 f  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 f  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 f  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 f  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 f  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.252     3.336    dispDriver/encode_B/genblk1.TMDS_reg[1]_0
    SLICE_X27Y39         LUT3 (Prop_lut3_I1_O)        0.108     3.444 r  dispDriver/encode_B/genblk1.TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.444    dispDriver/encode_B/genblk1.TMDS[1]_i_1_n_0
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_B/pixclk
    SLICE_X27Y39         FDRE                                         r  dispDriver/encode_B/genblk1.TMDS_reg[1]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.092     2.042    dispDriver/encode_B/genblk1.TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           3.444    
  -------------------------------------------------------------------
                         slack                                  1.402    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/encode_G/genblk1.TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 1.112ns (54.515%)  route 0.928ns (45.485%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=4 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.557     1.469    mem/disMem/memory_reg_1024_1151_26_26/WCLK
    SLICE_X32Y30         RAMD64E                                      r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.388     1.857 r  mem/disMem/memory_reg_1024_1151_26_26/DP.LOW/O
                         net (fo=1, routed)           0.000     1.857    mem/disMem/memory_reg_1024_1151_26_26/DPO0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I0_O)      0.062     1.919 r  mem/disMem/memory_reg_1024_1151_26_26/F7.DP/O
                         net (fo=1, routed)           0.114     2.033    mem/disMem/memory_reg_1024_1151_26_26_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I5_O)        0.108     2.141 r  mem/disMem/genblk1.balance_acc[0]_i_322/O
                         net (fo=1, routed)           0.000     2.141    mem/disMem/genblk1.balance_acc[0]_i_322_n_0
    SLICE_X33Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     2.203 r  mem/disMem/genblk1.balance_acc_reg[0]_i_161/O
                         net (fo=1, routed)           0.114     2.317    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I3_O)        0.108     2.425 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_64/O
                         net (fo=1, routed)           0.000     2.425    dispDriver/encode_R/genblk1.balance_acc[0]_i_64_n_0
    SLICE_X35Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     2.490 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32/O
                         net (fo=1, routed)           0.000     2.490    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_32_n_0
    SLICE_X35Y33         MUXF8 (Prop_muxf8_I1_O)      0.019     2.509 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15/O
                         net (fo=1, routed)           0.389     2.898    dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_15_n_0
    SLICE_X26Y38         LUT6 (Prop_lut6_I5_O)        0.112     3.010 r  dispDriver/encode_R/genblk1.balance_acc[0]_i_5/O
                         net (fo=1, routed)           0.000     3.010    dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0
    SLICE_X26Y38         MUXF7 (Prop_muxf7_I1_O)      0.074     3.084 r  dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_2/O
                         net (fo=11, routed)          0.311     3.395    dispDriver/encode_G/genblk1.TMDS_reg[5]_0
    SLICE_X31Y39         LUT3 (Prop_lut3_I1_O)        0.114     3.509 r  dispDriver/encode_G/genblk1.TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000     3.509    dispDriver/encode_G/genblk1.TMDS[5]_i_1_n_0
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.814     1.973    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369     0.604 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528     1.132    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.829     1.990    dispDriver/encode_G/pixclk
    SLICE_X31Y39         FDRE                                         r  dispDriver/encode_G/genblk1.TMDS_reg[5]/C
                         clock pessimism             -0.247     1.744    
                         clock uncertainty            0.207     1.950    
    SLICE_X31Y39         FDRE (Hold_fdre_C_D)         0.107     2.057    dispDriver/encode_G/genblk1.TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  1.452    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  DCM_TMDS_CLKFX
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.918ns  (logic 2.377ns (40.164%)  route 3.541ns (59.836%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.675     5.347    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.541     9.406    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    1.859    11.265 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000    11.265    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 2.376ns (40.154%)  route 3.541ns (59.846%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.675     5.347    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           3.541     9.406    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     1.858    11.264 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000    11.264    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 2.382ns (41.919%)  route 3.300ns (58.081%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.675     5.347    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.300     9.165    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    1.864    11.029 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000    11.029    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.681ns  (logic 2.381ns (41.909%)  route 3.300ns (58.091%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.675     5.347    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.518     5.865 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           3.300     9.165    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     1.863    11.028 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000    11.028    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.110ns  (logic 2.317ns (45.345%)  route 2.793ns (54.655%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.793     8.661    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    1.861    10.522 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000    10.522    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.109ns  (logic 2.316ns (45.334%)  route 2.793ns (54.666%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     5.349    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.538     1.811 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760     3.571    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.672 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          1.741     5.413    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           2.793     8.661    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     1.860    10.521 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000    10.521    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.723ns  (logic 0.950ns (55.111%)  route 0.774ns (44.889%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.774     2.417    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_O)     0.809     3.226 r  dispDriver/genblk1.OBUFDS_blue/O
                         net (fo=0)                   0.000     3.226    TMDSp[0]
    D19                                                               r  TMDSp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.724ns  (logic 0.951ns (55.137%)  route 0.774ns (44.863%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.588     1.502    dispDriver/clk_TMDS
    SLICE_X36Y55         FDRE                                         r  dispDriver/TMDS_shift_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dispDriver/TMDS_shift_blue_reg[0]/Q
                         net (fo=1, routed)           0.774     2.417    dispDriver/TMDS_shift_blue[0]
    D19                  OBUFDS (Prop_obufds_I_OB)    0.810     3.227 r  dispDriver/genblk1.OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.227    TMDSn[0]
    D20                                                               r  TMDSn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.976ns (48.115%)  route 1.052ns (51.885%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.052     2.694    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_O)     0.812     3.506 r  dispDriver/genblk1.OBUFDS_red/O
                         net (fo=0)                   0.000     3.506    TMDSp[2]
    B19                                                               r  TMDSp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.977ns (48.140%)  route 1.052ns (51.860%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X32Y48         FDRE                                         r  dispDriver/TMDS_shift_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dispDriver/TMDS_shift_red_reg[0]/Q
                         net (fo=1, routed)           1.052     2.694    dispDriver/TMDS_shift_red[0]
    B19                  OBUFDS (Prop_obufds_I_OB)    0.813     3.507 r  dispDriver/genblk1.OBUFDS_red/OB
                         net (fo=0)                   0.000     3.507    TMDSn[2]
    A20                                                               r  TMDSn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 0.971ns (44.801%)  route 1.196ns (55.199%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.196     2.838    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_O)     0.807     3.645 r  dispDriver/genblk1.OBUFDS_green/O
                         net (fo=0)                   0.000     3.645    TMDSp[1]
    C20                                                               r  TMDSp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/TMDS_shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDSn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 0.972ns (44.827%)  route 1.196ns (55.173%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482     0.889    dispDriver/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_TMDSp/O
                         net (fo=35, routed)          0.564     1.478    dispDriver/clk_TMDS
    SLICE_X32Y49         FDRE                                         r  dispDriver/TMDS_shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  dispDriver/TMDS_shift_green_reg[0]/Q
                         net (fo=1, routed)           1.196     2.838    dispDriver/TMDS_shift_green[0]
    C20                  OBUFDS (Prop_obufds_I_OB)    0.808     3.646 r  dispDriver/genblk1.OBUFDS_green/OB
                         net (fo=0)                   0.000     3.646    TMDSn[1]
    B20                                                               r  TMDSn[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MMCM_pix_clock
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 1.942ns (28.866%)  route 4.786ns (71.134%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    1.841    28.539 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000    28.539    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.727ns  (logic 1.941ns (28.855%)  route 4.786ns (71.145%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076    23.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    23.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680    25.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    21.811 f  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    23.571    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    23.672 f  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          3.026    26.698    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     1.840    28.538 f  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000    28.538    TMDSp_clock
    H16                                                               f  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSp_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 0.815ns (40.182%)  route 1.213ns (59.818%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_O)     0.789     2.435 r  dispDriver/genblk1.OBUFDS_clock/O
                         net (fo=0)                   0.000     2.435    TMDSp_clock
    H16                                                               r  TMDSp_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKOUT1
                            (clock source 'MMCM_pix_clock'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDSn_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.029ns  (logic 0.816ns (40.212%)  route 1.213ns (59.788%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482     0.889    dispDriver/MMCM_pix_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_pixclk/O
                         net (fo=78, routed)          0.731     1.646    dispDriver/pixclk
    H16                  OBUFDS (Prop_obufds_I_OB)    0.790     2.436 r  dispDriver/genblk1.OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.436    TMDSn_clock
    H17                                                               r  TMDSn_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.076ns (53.837%)  route 3.495ns (46.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.757     5.426    register_file/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           3.495     9.340    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.657    12.998 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.998    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.229ns  (logic 4.104ns (56.768%)  route 3.125ns (43.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.757     5.426    register_file/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.419     5.845 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           3.125     8.970    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.685    12.655 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.655    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.629ns  (logic 3.987ns (60.148%)  route 2.642ns (39.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.672     5.341    register_file/clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           2.642     8.438    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.531    11.970 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.970    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 3.995ns (66.647%)  route 1.999ns (33.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.757     5.426    register_file/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.456     5.882 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           1.999     7.881    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.539    11.420 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.420    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 register_file/register_reg[1][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.381ns (74.715%)  route 0.467ns (25.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.594     1.506    register_file/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  register_file/register_reg[1][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  register_file/register_reg[1][1]_lopt_replica/Q
                         net (fo=1, routed)           0.467     2.115    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.240     3.354 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.354    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.219ns  (logic 1.373ns (61.883%)  route 0.846ns (38.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.562     1.474    register_file/clk_IBUF_BUFG
    SLICE_X22Y44         FDRE                                         r  register_file/register_reg[1][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  register_file/register_reg[1][0]_lopt_replica/Q
                         net (fo=1, routed)           0.846     2.461    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.693 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.693    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.392ns (59.098%)  route 0.963ns (40.902%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.594     1.506    register_file/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  register_file/register_reg[1][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  register_file/register_reg[1][3]_lopt_replica/Q
                         net (fo=1, routed)           0.963     2.598    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.264     3.862 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_file/register_reg[1][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.368ns (54.929%)  route 1.122ns (45.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.594     1.506    register_file/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  register_file/register_reg[1][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  register_file/register_reg[1][2]_lopt_replica/Q
                         net (fo=1, routed)           1.122     2.757    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.240     3.996 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.996    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_in
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     7.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.669 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.680     9.349    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     5.811 f  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           1.760     7.571    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.672 f  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           1.677     9.349    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dispDriver/MMCME2_BASE_INST/CLKFBOUT
                            (clock source 'clkfb_in'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dispDriver/MMCME2_BASE_INST/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_in rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.548     1.460    dispDriver/clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053     0.407 r  dispDriver/MMCME2_BASE_INST/CLKFBOUT
                         net (fo=1, routed)           0.482     0.889    dispDriver/clkfb_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.915 r  dispDriver/BUFG_CLKFB/O
                         net (fo=1, routed)           0.546     1.460    dispDriver/clkfb_out
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  dispDriver/MMCME2_BASE_INST/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay         19859 Endpoints
Min Delay         19859 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_640_767_30_30/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.955ns  (logic 2.196ns (15.739%)  route 11.759ns (84.261%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    12.479    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    13.955    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487     4.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_640_767_30_30/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.955ns  (logic 2.196ns (15.739%)  route 11.759ns (84.261%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    12.479    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    13.955    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487     4.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/DP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_640_767_30_30/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.955ns  (logic 2.196ns (15.739%)  route 11.759ns (84.261%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    12.479    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    13.955    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487     4.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_640_767_30_30/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.955ns  (logic 2.196ns (15.739%)  route 11.759ns (84.261%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    12.479    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.353    13.955    mem/disMem/memory_reg_640_767_30_30/WE
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.487     4.879    mem/disMem/memory_reg_640_767_30_30/WCLK
    SLICE_X28Y50         RAMD64E                                      r  mem/disMem/memory_reg_640_767_30_30/SP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_512_639_19_19/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.876ns  (logic 2.196ns (15.829%)  route 11.679ns (84.171%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.066    12.386    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X21Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.510 r  control_unit/mainDecoder/memory_reg_512_639_16_16_i_1/O
                         net (fo=32, routed)          1.366    13.876    mem/disMem/memory_reg_512_639_19_19/WE
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.570     4.963    mem/disMem/memory_reg_512_639_19_19/WCLK
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_512_639_19_19/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.876ns  (logic 2.196ns (15.829%)  route 11.679ns (84.171%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.066    12.386    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X21Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.510 r  control_unit/mainDecoder/memory_reg_512_639_16_16_i_1/O
                         net (fo=32, routed)          1.366    13.876    mem/disMem/memory_reg_512_639_19_19/WE
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.570     4.963    mem/disMem/memory_reg_512_639_19_19/WCLK
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/DP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_512_639_19_19/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.876ns  (logic 2.196ns (15.829%)  route 11.679ns (84.171%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.066    12.386    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X21Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.510 r  control_unit/mainDecoder/memory_reg_512_639_16_16_i_1/O
                         net (fo=32, routed)          1.366    13.876    mem/disMem/memory_reg_512_639_19_19/WE
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.570     4.963    mem/disMem/memory_reg_512_639_19_19/WCLK
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/SP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_512_639_19_19/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.876ns  (logic 2.196ns (15.829%)  route 11.679ns (84.171%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.066    12.386    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X21Y30         LUT6 (Prop_lut6_I4_O)        0.124    12.510 r  control_unit/mainDecoder/memory_reg_512_639_16_16_i_1/O
                         net (fo=32, routed)          1.366    13.876    mem/disMem/memory_reg_512_639_19_19/WE
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.570     4.963    mem/disMem/memory_reg_512_639_19_19/WCLK
    SLICE_X38Y32         RAMD64E                                      r  mem/disMem/memory_reg_512_639_19_19/SP.LOW/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_640_767_29_29/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.858ns  (logic 2.196ns (15.850%)  route 11.661ns (84.150%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    12.479    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.255    13.858    mem/disMem/memory_reg_640_767_29_29/WE
    SLICE_X24Y54         RAMD64E                                      r  mem/disMem/memory_reg_640_767_29_29/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.482     4.874    mem/disMem/memory_reg_640_767_29_29/WCLK
    SLICE_X24Y54         RAMD64E                                      r  mem/disMem/memory_reg_640_767_29_29/DP.HIGH/CLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mem/disMem/memory_reg_640_767_29_29/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.858ns  (logic 2.196ns (15.850%)  route 11.661ns (84.150%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 f  reset_IBUF_inst/O
                         net (fo=61, routed)          5.128     6.580    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y8          LUT5 (Prop_lut5_I4_O)        0.124     6.704 r  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_4/O
                         net (fo=267, routed)         1.161     7.865    mux_4/state_reg[2]_0_alias
    SLICE_X25Y6          LUT6 (Prop_lut6_I4_O)        0.124     7.989 f  mux_4/register[1][22]_i_1_comp/O
                         net (fo=1, routed)           1.459     9.448    control_unit/mainDecoder/wd3[22]_repN_alias
    SLICE_X17Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.572 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1/O
                         net (fo=4, routed)           0.627    10.199    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0
    SLICE_X22Y24         LUT6 (Prop_lut6_I2_O)        0.124    10.323 f  control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1/O
                         net (fo=3, routed)           0.873    11.196    control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.320 r  control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7/O
                         net (fo=75, routed)          1.159    12.479    control_unit/mainDecoder/mem/displayIsWrite
    SLICE_X23Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.603 r  control_unit/mainDecoder/memory_reg_640_767_24_24_i_1/O
                         net (fo=32, routed)          1.255    13.858    mem/disMem/memory_reg_640_767_29_29/WE
    SLICE_X24Y54         RAMD64E                                      r  mem/disMem/memory_reg_640_767_29_29/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        1.482     4.874    mem/disMem/memory_reg_640_767_29_29/WCLK
    SLICE_X24Y54         RAMD64E                                      r  mem/disMem/memory_reg_640_767_29_29/DP.LOW/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.220ns (15.866%)  route 1.169ns (84.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.169     1.390    reset_IBUF
    SLICE_X26Y25         FDRE                                         r  PC1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X26Y25         FDRE                                         r  PC1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.220ns (15.866%)  route 1.169ns (84.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.169     1.390    reset_IBUF
    SLICE_X26Y25         FDRE                                         r  PC1_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X26Y25         FDRE                                         r  PC1_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.220ns (15.866%)  route 1.169ns (84.134%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.169     1.390    reset_IBUF
    SLICE_X26Y25         FDRE                                         r  PC1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X26Y25         FDRE                                         r  PC1_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            control_unit/mainDecoder/state_reg[0]_replica_4/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.438ns  (logic 0.220ns (15.337%)  route 1.217ns (84.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns = ( 5.976 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 f  reset_IBUF_inst/O
                         net (fo=61, routed)          1.217     1.438    control_unit/mainDecoder/reset_IBUF
    SLICE_X25Y27         FDCE                                         f  control_unit/mainDecoder/state_reg[0]_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin fall edge)    4.000     4.000 f  
    K17                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     4.447 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     5.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.159 f  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     5.976    control_unit/mainDecoder/clk_IBUF_BUFG
    SLICE_X25Y27         FDCE                                         r  control_unit/mainDecoder/state_reg[0]_replica_4/C  (IS_INVERTED)

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.220ns (14.944%)  route 1.255ns (85.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.255     1.475    reset_IBUF
    SLICE_X27Y24         FDRE                                         r  PC1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  PC1_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.220ns (14.944%)  route 1.255ns (85.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.255     1.475    reset_IBUF
    SLICE_X27Y24         FDRE                                         r  PC1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  PC1_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.220ns (14.944%)  route 1.255ns (85.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.255     1.475    reset_IBUF
    SLICE_X27Y24         FDRE                                         r  PC1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  PC1_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.220ns (14.944%)  route 1.255ns (85.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.255     1.475    reset_IBUF
    SLICE_X27Y24         FDRE                                         r  PC1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  PC1_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.220ns (14.944%)  route 1.255ns (85.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.255     1.475    reset_IBUF
    SLICE_X27Y24         FDRE                                         r  PC1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  PC1_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            PC1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.220ns (14.944%)  route 1.255ns (85.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  reset_IBUF_inst/O
                         net (fo=61, routed)          1.255     1.475    reset_IBUF
    SLICE_X27Y24         FDRE                                         r  PC1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=3787, routed)        0.817     1.976    clk_IBUF_BUFG
    SLICE_X27Y24         FDRE                                         r  PC1_reg[4]/C





