
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119317                       # Number of seconds simulated
sim_ticks                                119316833832                       # Number of ticks simulated
final_tick                               684615265659                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165672                       # Simulator instruction rate (inst/s)
host_op_rate                                   214409                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2158322                       # Simulator tick rate (ticks/s)
host_mem_usage                               67353808                       # Number of bytes of host memory used
host_seconds                                 55282.23                       # Real time elapsed on the host
sim_insts                                  9158699029                       # Number of instructions simulated
sim_ops                                   11853031736                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2103040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2103936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2104192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1436544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      2097152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3101184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3110784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1439616                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17534720                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3783424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3783424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16430                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16437                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16439                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        11223                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        16384                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        24228                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        24303                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        11247                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                136990                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           29558                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                29558                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17625677                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        37547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17633187                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        37547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17635332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45057                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     12039743                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        37547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17576330                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25991169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40765                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     26071627                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        43984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12065489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               146959314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        37547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        37547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45057                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        37547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40765                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        43984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             320759                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          31709055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               31709055                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          31709055                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17625677                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        37547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17633187                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        37547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17635332                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45057                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     12039743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        37547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17576330                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25991169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40765                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     26071627                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        43984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12065489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              178668368                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286131497                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21802018                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19459836                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739732                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14444702                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14201242                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310628                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52223                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230289218                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123885839                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21802018                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15511870                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27608721                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5716978                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3233621                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13936164                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1707484                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265099045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237490324     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202677      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133523      0.80%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155441      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334022      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3837548      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607809      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989206      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10348495      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265099045                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076196                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432968                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228025337                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5550724                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27553806                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22104                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3947070                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2063921                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20386                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138599410                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38361                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3947070                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228284418                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3219591                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1530745                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27308561                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       808656                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138405654                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106619                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181415750                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627357330                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627357330                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034304                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34381420                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18596                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9407                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1860223                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24941438                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26266                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924594                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137695239                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18658                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128897469                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82564                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24922213                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51115406                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265099045                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486224                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099150                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208624103     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17757344      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18888212      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10980585      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5677819      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1421238      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1676991      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39490      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33263      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265099045                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215694     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86796     23.11%     80.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73028     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101090590     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012957      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22752660     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032072      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128897469                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450483                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375518                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523352065                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162636458                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125614479                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129272987                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       101733                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5103373                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100525                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3947070                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2263138                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100410                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137713991                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18321                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24941438                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066469                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9401                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1170996                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1843363                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127265037                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22432182                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1632432                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464050                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19333645                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031868                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444778                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125642936                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125614479                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76005298                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165659108                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439010                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458805                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615984                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25103015                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1728857                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261151975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431228                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301441                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219190472     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16499873      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10571765      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3354279      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5534127      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1079947      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685325      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627945      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3608242      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261151975                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615984                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838061                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267930                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436178                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3608242                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395262355                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279388241                       # The number of ROB writes
system.switch_cpus0.timesIdled                5125066                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21032452                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615984                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.861315                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.861315                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349490                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349490                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591501526                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163691950                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147151255                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18514                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus1.numCycles               286131394                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21802682                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19460713                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1738960                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     14463180                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14202512                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1311076                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        52262                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    230279234                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             123894827                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21802682                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15513588                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27611463                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5714985                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3236929                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13935293                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1706754                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    265093909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523727                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.766756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237482446     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4201802      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2133590      0.80%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4156604      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1334286      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3838369      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          608669      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          988211      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10349932      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    265093909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.076198                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.433000                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       228030725                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5538714                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27556399                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22195                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3945872                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2063965                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        20381                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     138617038                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        38394                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3945872                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       228288414                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3212131                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1531330                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27312120                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       804038                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     138421992                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          150                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        106295                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       617092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    181442693                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    627438107                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    627438107                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    147061573                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34381024                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18579                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9388                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1856644                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     24939976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4066970                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        26076                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       927169                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         137712198                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128911483                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        82015                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24918959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51126743                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    265093909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486286                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.099176                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    208612744     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17754672      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     18895733      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10984926      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5674925      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1420512      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1677730      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        39409      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        33258      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    265093909                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         215550     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86912     23.14%     80.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        73049     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101102587     78.43%     78.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1013298      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9192      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     22753406     17.65%     96.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4033000      3.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128911483                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.450532                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             375511                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    523374401                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162650128                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125631811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     129286994                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       102868                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      5098766                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          338                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100174                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3945872                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2263229                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        99968                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    137730927                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     24939976                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4066970                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9384                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         2092                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          338                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1171617                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       671457                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1843074                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    127282184                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     22433374                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1629299                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   87                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            26466168                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19335535                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4032794                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.444838                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125659787                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125631811                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76017368                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        165696083                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.439070                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458776                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100017742                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112636443                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25099371                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18536                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1728080                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    261148037                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.431313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.301621                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    219179922     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16502686      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10574822      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3354701      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5532852      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1078807      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       685998      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       627413      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3610836      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    261148037                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100017742                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112636443                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              23807963                       # Number of memory references committed
system.switch_cpus1.commit.loads             19841186                       # Number of loads committed
system.switch_cpus1.commit.membars               9249                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17271006                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         98454217                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1412427                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3610836                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           395272638                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279420766                       # The number of ROB writes
system.switch_cpus1.timesIdled                5125661                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21037485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100017742                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112636443                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100017742                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.860806                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.860806                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.349552                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.349552                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591581142                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      163717537                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147162159                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               286131497                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21797263                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19455499                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1741266                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14483241                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14201341                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1311188                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52284                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    230267290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123853537                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21797263                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15512529                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27602648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5720336                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3233794                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13936484                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1709186                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    265073044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.523596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.766475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237470396     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4196401      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2135196      0.81%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4154796      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1336903      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3838270      1.45%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          609482      0.23%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          988520      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10343080      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    265073044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076179                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432855                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       228023294                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5530810                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27547683                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22333                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3948920                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2063813                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20363                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138572707                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        38368                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3948920                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       228280128                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3199537                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1537416                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27304092                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       802947                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138378738                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          162                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106560                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       615606                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    181386201                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    627250828                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    627250828                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    146987947                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34398231                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18585                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9398                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1851699                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24931283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4065461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        26853                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       926495                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137669382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        128872275                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        82012                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24934031                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51130841                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    265073044                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486176                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.099121                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    208608996     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17753977      6.70%     85.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18885101      7.12%     92.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10980059      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5673731      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1420115      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1678304      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        39492      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        33269      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    265073044                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         215361     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         86726     23.13%     80.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        72856     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101072940     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1012631      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9188      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22746451     17.65%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4031065      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     128872275                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.450395                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             374943                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002909                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    523274549                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162622402                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125586200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129247218                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       101017                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5101131                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          348                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100394                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3948920                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        2251902                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99571                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137688129                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24931283                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4065461                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9393                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45730                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         2051                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          348                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1174973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       671262                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1846235                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127237141                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22423036                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1635134                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  100                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            26453880                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19327695                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4030844                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.444681                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125614210                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125586200                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75984403                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165655982                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.438911                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458688                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99966137                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112579365                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25113735                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18528                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1730419                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    261124124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.431134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.301338                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    219174884     83.94%     83.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16497205      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10570176      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3350438      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5530610      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1079493      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       685829      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       628297      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3607192      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    261124124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99966137                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112579365                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              23795211                       # Number of memory references committed
system.switch_cpus2.commit.loads             19830144                       # Number of loads committed
system.switch_cpus2.commit.membars               9245                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17262171                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98404630                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1411813                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3607192                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           395209655                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279338274                       # The number of ROB writes
system.switch_cpus2.timesIdled                5125427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21058453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99966137                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112579365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99966137                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.862284                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.862284                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.349371                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.349371                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       591366772                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163661304                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147108715                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18508                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus3.numCycles               286131497                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23701026                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19392445                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2310095                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9814039                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9332285                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2445932                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       105321                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    228035556                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132535923                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23701026                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11778217                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27664191                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6310032                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4910751                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13949917                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2312523                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    264580378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       236916187     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1291434      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2047144      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2769731      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2855765      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2416270      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1359206      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2003954      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12920687      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    264580378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082833                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463199                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       225715792                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7250161                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27614631                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        30319                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3969474                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3902148                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     162625085                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3969474                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       226337972                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1542365                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4286193                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27030381                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1413990                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162567561                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          179                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        193381                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       616206                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    226807927                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    756320224                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    756320224                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    196624375                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        30183529                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40176                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20849                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4200229                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15212893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8245870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        96944                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1945792                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         162366620                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        154160948                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        21042                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17998476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     43136683                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1339                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    264580378                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.582662                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273472                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    199363037     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     26803527     10.13%     85.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13577120      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10256243      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8066892      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3265682      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2037831      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1068880      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       141166      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    264580378                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          29070     11.31%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         95233     37.04%     48.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       132795     51.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    129653179     84.10%     84.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2304826      1.50%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        19325      0.01%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13963561      9.06%     94.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8220057      5.33%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     154160948                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538777                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             257098                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001668                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    573180409                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    180406041                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    151864737                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     154418046                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       315339                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2439976                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          154                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       120459                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3969474                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1222426                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       136699                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    162407103                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65548                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15212893                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8245870                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20851                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        115487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          629                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1341541                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1301229                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2642770                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    152050730                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13141236                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2110213                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  166                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21360993                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21605763                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8219757                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.531402                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             151864974                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            151864737                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         87176508                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        234931602                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.530752                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371072                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    114619988                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    141037736                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21369401                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        38978                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2339369                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    260610904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.541181                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.390363                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    202773374     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     28661654     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10828766      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5163144      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4350058      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2493525      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2187460      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       986883      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3166040      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    260610904                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    114619988                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     141037736                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20898328                       # Number of memory references committed
system.switch_cpus3.commit.loads             12772917                       # Number of loads committed
system.switch_cpus3.commit.membars              19446                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          20338115                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        127072897                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2904208                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3166040                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           419851221                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          328783820                       # The number of ROB writes
system.switch_cpus3.timesIdled                3451907                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               21551119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          114619988                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            141037736                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    114619988                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.496349                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.496349                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.400585                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.400585                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       684336035                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211534024                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      150758951                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         38944                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               286131494                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21804830                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19462272                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1739846                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     14482309                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        14202408                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1310328                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        52071                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    230286861                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             123888131                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21804830                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     15512736                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27611430                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5716815                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       3221905                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         13936944                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1707753                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    265087438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.523694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.766655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       237476008     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         4201915      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2134978      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         4156400      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1334704      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3839253      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          608693      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          987456      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10348031      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    265087438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.076206                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432976                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       228037552                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      5524350                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27556575                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        22132                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3946825                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      2064602                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        20383                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     138605744                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        38399                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3946825                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       228295417                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        3197303                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1532149                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27311901                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       803839                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     138410770                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        106350                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       616625                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    181428554                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    627375883                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    627375883                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    147040555                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        34387945                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18582                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9392                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1852664                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     24936925                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      4066549                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        26229                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       926691                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         137699936                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18642                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        128899363                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        82414                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     24922037                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     51117460                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    265087438                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.486252                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.099143                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    208609935     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     17755501      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     18894459      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10982557      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      5674129      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1420403      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1677685      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        39520      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        33249      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    265087438                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         215781     57.46%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         86846     23.13%     80.59% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        72886     19.41%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    101095754     78.43%     78.43% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1012917      0.79%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     22749497     17.65%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      4032005      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     128899363                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.450490                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             375513                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002913                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    523344091                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162640938                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    125619643                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     129274876                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       102084                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      5097269                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          120                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          328                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       100602                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3946825                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2246888                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        99853                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    137718670                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        18276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     24936925                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      4066549                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9386                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         45623                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         2095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          328                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1172069                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       672703                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1844772                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    127268191                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     22429055                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1631172                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            26460826                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        19335490                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           4031771                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.444789                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             125647709                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            125619643                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76007126                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        165665911                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.439028                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458798                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100005293                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    112621272                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     25102328                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1728964                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    261140613                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.431267                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.301589                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    219178507     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     16502149      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10572423      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      3351132      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      5533804      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1078872      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       685521      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       627461      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3610744      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    261140613                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100005293                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     112621272                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              23805591                       # Number of memory references committed
system.switch_cpus4.commit.loads             19839644                       # Number of loads committed
system.switch_cpus4.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17268805                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         98440595                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1412130                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3610744                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           395253092                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          279397215                       # The number of ROB writes
system.switch_cpus4.timesIdled                5125647                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               21044056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100005293                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            112621272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100005293                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.861163                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.861163                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.349508                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.349508                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       591511763                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      163703039                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      147152302                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18512                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus5.numCycles               286131497                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23287390                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19042413                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2273792                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9864765                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9216426                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2397874                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       101495                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    226175235                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             132056479                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23287390                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11614300                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27695415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6572455                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       3866036                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13903988                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2292472                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    261985420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.616006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.966858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       234290005     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1504185      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2377295      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3767600      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1576024      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1767572      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1861059      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1218705      0.47%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13622975      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    261985420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081387                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.461524                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       224160415                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      5897476                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27608803                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        70503                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4248221                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3820761                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          494                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     161284931                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         3231                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4248221                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       224486470                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1900542                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      3055496                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27357154                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       937535                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     161196890                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        21792                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        277776                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       352108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        32652                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    223785645                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    749870818                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    749870818                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    191393382                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        32392263                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40919                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        22413                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2859471                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15371423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8260704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       249380                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1872368                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         160982058                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        41033                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        152487018                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       186844                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     20219005                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     44798681                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3716                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    261985420                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582044                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273560                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    197671343     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     25818630      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     14122067      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9621869      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8990826      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2596611      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2007292      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       685720      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       471062      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    261985420                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          35513     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        109757     38.66%     51.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       138665     48.84%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    127743380     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2407653      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        18502      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14095625      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8221858      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     152487018                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.532926                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             283935                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    567430235                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    181243756                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    150051988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     152770953                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       459188                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2740708                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          352                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1687                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       231820                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         9513                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4248221                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1302531                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       137373                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    161023244                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        60483                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15371423                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8260704                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        22393                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        101425                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1687                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1333003                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1292202                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2625205                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    150332599                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13263196                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2154419                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  153                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21483091                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21159257                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8219895                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525397                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             150053149                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            150051988                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87737983                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        229176585                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524416                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382840                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    112420054                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    137796256                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     23227241                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        37317                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2322116                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    257737199                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534639                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.388169                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    201789698     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27093643     10.51%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10550860      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5685117      2.21%     95.10% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4259781      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2374425      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1462499      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1310109      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3211067      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    257737199                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    112420054                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     137796256                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20659599                       # Number of memory references committed
system.switch_cpus5.commit.loads             12630715                       # Number of loads committed
system.switch_cpus5.commit.membars              18618                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19779666                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        124164640                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2798973                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3211067                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           415548875                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          326295439                       # The number of ROB writes
system.switch_cpus5.timesIdled                3641018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24146077                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          112420054                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            137796256                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    112420054                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.545200                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.545200                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392896                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392896                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       677956072                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      208006497                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      150433510                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         37282                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               286131497                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23283628                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19039362                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2273909                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9858375                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9212528                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2398634                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       101672                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    226144329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132045520                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23283628                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11611162                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27692470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6572976                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3872535                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13902764                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2292418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    261958562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234266092     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1503164      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2377170      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3767111      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1575148      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1770301      0.68%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1859017      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1216163      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13624396      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    261958562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081374                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461485                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       224126793                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5906873                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27606106                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        70070                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4248718                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3819992                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          490                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161272644                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3201                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4248718                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       224452603                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1903632                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3062988                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27354398                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       936221                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161184738                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        20872                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        276710                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       352764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        31065                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    223773742                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    749822057                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    749822057                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191363458                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32410284                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40964                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22463                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2861398                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15370728                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8258943                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       249541                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1876027                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         160969928                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        41070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152472454                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       186338                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20222203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44824028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3755                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    261958562                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582048                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273630                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197658362     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25807365      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14120066      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9618547      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8994411      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2595355      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2007698      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       685355      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       471403      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    261958562                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35536     12.52%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.52% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        109533     38.60%     51.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       138671     48.87%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127731826     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2407275      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18499      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14094898      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8219956      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152472454                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532875                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             283740                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001861                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    567373548                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181234861                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150034385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152756194                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       462076                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2741991                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1689                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       231312                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9516                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4248718                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1300528                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       137821                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    161011160                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        55939                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15370728                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8258943                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22431                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1689                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1331556                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1293006                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2624562                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150313972                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13259496                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2158482                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  162                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21477523                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21155921                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8218027                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525332                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150035590                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150034385                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         87726038                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        229157080                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524355                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382821                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112402514                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    137774675                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23236685                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37315                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2322150                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    257709844                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534612                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388210                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201773682     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27088308     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10549857      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5681541      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4257854      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2373786      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1464010      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1308824      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3211982      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    257709844                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112402514                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     137774675                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20656368                       # Number of memory references committed
system.switch_cpus6.commit.loads             12628737                       # Number of loads committed
system.switch_cpus6.commit.membars              18616                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19776529                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124145217                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2798527                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3211982                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           415508468                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          326271660                       # The number of ROB writes
system.switch_cpus6.timesIdled                3641300                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24172935                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112402514                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            137774675                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112402514                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.545597                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.545597                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.392835                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.392835                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       677872426                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      207983668                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      150418487                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37282                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus7.numCycles               286131497                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23701886                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19392589                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2308271                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9816349                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9334729                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2447538                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       105338                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    228051643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132538978                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23701886                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11782267                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27667285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6302520                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4918505                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         13948964                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2310863                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    264601624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.957991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       236934339     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1292659      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2047958      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2771911      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2855851      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2415124      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1360894      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2003164      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12919724      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    264601624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082836                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463210                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       225732083                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7257644                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27617344                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        30770                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3963782                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3902757                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          386                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162626481                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2020                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3963782                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       226353957                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1542986                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4293040                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27033693                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1414163                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162568721                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          193                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        194147                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       615932                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    226817661                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    756329272                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    756329272                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    196685689                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30131935                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        40161                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20827                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          4201245                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15209354                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8247586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        97151                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1940997                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         162367193                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        40305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        154183183                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21020                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17957690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43025932                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1314                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    264601624                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582699                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273473                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    199374736     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     26806071     10.13%     85.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13578143      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     10262072      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8066885      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3265720      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2038203      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1069100      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       140694      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    264601624                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29181     11.37%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         94599     36.87%     48.25% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       132765     51.75%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    129669806     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2305286      1.50%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        19331      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13966397      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8222363      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     154183183                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538854                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             256545                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    573245551                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    180365806                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    151890597                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     154439728                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       316854                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2432458                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          145                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          619                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       119642                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3963782                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1222485                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       136538                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    162407661                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        65954                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15209354                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8247586                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20830                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        115362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          619                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1340931                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1299182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2640113                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    152075753                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13144720                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2107426                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  163                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21366768                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21610711                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8222048                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531489                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             151890846                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            151890597                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         87189564                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234951275                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530842                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371096                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    114655710                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    141081705                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21325962                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        38991                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2337550                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    260637842                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541294                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.390529                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    202784654     77.80%     77.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28668028     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10832646      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5164970      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4350169      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2494724      0.96%     97.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2187448      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       987133      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3168070      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    260637842                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    114655710                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     141081705                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20904839                       # Number of memory references committed
system.switch_cpus7.commit.loads             12776896                       # Number of loads committed
system.switch_cpus7.commit.membars              19452                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          20344450                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        127112522                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2905117                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3168070                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           419876659                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          328779206                       # The number of ROB writes
system.switch_cpus7.timesIdled                3450288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               21529873                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          114655710                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            141081705                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    114655710                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.495571                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.495571                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400710                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400710                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       684457876                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      211569807                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      150767732                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         38958                       # number of misc regfile writes
system.l2.replacements                         137004                       # number of replacements
system.l2.tagsinuse                      32765.151147                       # Cycle average of tags in use
system.l2.total_refs                          1804448                       # Total number of references to valid blocks.
system.l2.sampled_refs                         169772                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.628655                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           280.246971                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.472681                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3035.548797                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.935308                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3053.260942                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      6.794799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3042.327239                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.005424                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2172.896666                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.825715                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   3046.769967                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      8.372871                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   3549.033069                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.297513                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3557.993678                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.636325                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2158.293938                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1142.709554                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1113.857549                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1117.394072                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            902.886856                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1115.312529                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1262.480388                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1234.330332                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data            915.467965                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008552                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.092638                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000242                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.093178                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.092844                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.066312                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000239                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.092980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000256                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.108308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000253                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.108581                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.065866                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.034873                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.033992                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.034100                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.027554                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.034037                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.038528                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.037669                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.027938                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999913                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        45977                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        45972                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        45897                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        35316                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        45960                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        57780                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        57632                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        35309                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  369854                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            79671                       # number of Writeback hits
system.l2.Writeback_hits::total                 79671                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           85                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   984                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        46061                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46057                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        45981                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        35489                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        46044                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        57932                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        57784                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        35479                       # number of demand (read+write) hits
system.l2.demand_hits::total                   370838                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        46061                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46057                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        45981                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        35489                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        46044                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        57932                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        57784                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        35479                       # number of overall hits
system.l2.overall_hits::total                  370838                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16430                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        16438                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        16439                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        11223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        16384                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        24228                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        24303                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        11247                       # number of ReadReq misses
system.l2.ReadReq_misses::total                136991                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16430                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        16438                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        16439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        11223                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        16384                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        24228                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        24303                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        11247                       # number of demand (read+write) misses
system.l2.demand_misses::total                 136991                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16430                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        16438                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        16439                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        11223                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        16384                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        24228                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        24303                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        11247                       # number of overall misses
system.l2.overall_misses::total                136991                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5624025                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2749988012                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5584690                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2748481481                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5382000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2754699063                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      6680089                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1890523547                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5944486                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2736415033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5928182                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   4075459253                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6334770                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4093334633                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6640187                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1893637871                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22990657322                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5624025                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2749988012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5584690                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2748481481                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5382000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2754699063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      6680089                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1890523547                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5944486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2736415033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5928182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   4075459253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6334770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4093334633                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6640187                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1893637871                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22990657322                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5624025                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2749988012                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5584690                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2748481481                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5382000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2754699063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      6680089                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1890523547                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5944486                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2736415033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5928182                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   4075459253                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6334770                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4093334633                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6640187                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1893637871                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22990657322                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        62410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        62336                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        46539                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        62344                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        82008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81935                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        46556                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              506845                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        79671                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             79671                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           85                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           84                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          170                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               984                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62491                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        62495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        62420                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        46712                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        62428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        82160                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        82087                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        46726                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               507829                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62491                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        62495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        62420                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        46712                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        62428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        82160                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        82087                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        46726                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              507829                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.263272                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263387                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.263716                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.241153                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.262800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.295435                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.296613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.241580                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.270282                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.262918                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.263029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.263361                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.240259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.262446                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.294888                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.296064                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.240701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269758                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.262918                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.263029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.263361                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.240259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.262446                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.294888                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.296064                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.240701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269758                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 160686.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167376.020207                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 159562.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 167202.912824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153771.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167570.963136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 159049.738095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 168450.819478                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 169842.457143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 167017.519104                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 156004.789474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168212.780791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 166704.473684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168429.191170                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 161955.780488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 168368.264515                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167826.042017                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 160686.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167376.020207                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 159562.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 167202.912824                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153771.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167570.963136                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 159049.738095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 168450.819478                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 169842.457143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 167017.519104                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 156004.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168212.780791                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 166704.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168429.191170                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 161955.780488                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 168368.264515                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167826.042017                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 160686.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167376.020207                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 159562.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 167202.912824                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153771.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167570.963136                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 159049.738095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 168450.819478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 169842.457143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 167017.519104                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 156004.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168212.780791                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 166704.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168429.191170                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 161955.780488                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 168368.264515                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167826.042017                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                29558                       # number of writebacks
system.l2.writebacks::total                     29558                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16430                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        16438                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        16439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        11223                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        16384                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        24228                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        24303                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        11247                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           136991                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16430                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        16438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        16439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        11223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        16384                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        24228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        24303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        11247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            136991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16430                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        16438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        16439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        11223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        16384                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        24228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        24303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        11247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           136991                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3588555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1792640488                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3552595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1790707347                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3346071                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1796778593                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      4237048                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1236863406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3905725                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1781749123                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3713940                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   2664271611                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4121946                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2677763085                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4250011                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1238562032                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15010051576                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3588555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1792640488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3552595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1790707347                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3346071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1796778593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      4237048                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1236863406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3905725                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1781749123                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3713940                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   2664271611                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4121946                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2677763085                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4250011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1238562032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15010051576                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3588555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1792640488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3552595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1790707347                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3346071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1796778593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      4237048                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1236863406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3905725                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1781749123                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3713940                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   2664271611                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4121946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2677763085                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4250011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1238562032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15010051576                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.263272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263387                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.263716                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.241153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.262800                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.295435                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.296613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.241580                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.270282                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.262918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.263029                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.263361                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.240259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.262446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.294888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.296064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.240701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.262918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.263029                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.263361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.240259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.262446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.294888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.296064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.240701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269758                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102530.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109107.759464                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101502.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 108937.057245                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95602.028571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109299.750167                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 100882.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 110207.912858                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 111592.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 108749.336121                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 97735.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 109966.634101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 108472.263158                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110182.408962                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 103658.804878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 110123.769183                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109569.618267                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 102530.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109107.759464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101502.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 108937.057245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95602.028571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109299.750167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 100882.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 110207.912858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 111592.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 108749.336121                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 97735.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 109966.634101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 108472.263158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 110182.408962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 103658.804878                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 110123.769183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109569.618267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 102530.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109107.759464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101502.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 108937.057245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95602.028571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109299.750167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 100882.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 110207.912858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 111592.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 108749.336121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 97735.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 109966.634101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 108472.263158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 110182.408962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 103658.804878                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 110123.769183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109569.618267                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               559.911058                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013968387                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801009.568384                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.770010                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.141048                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.055721                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897293                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13936118                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13936118                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13936118                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13936118                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13936118                       # number of overall hits
system.cpu0.icache.overall_hits::total       13936118                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7284075                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7284075                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7284075                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7284075                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7284075                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7284075                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13936164                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13936164                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13936164                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13936164                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13936164                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13936164                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 158349.456522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 158349.456522                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 158349.456522                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 158349.456522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 158349.456522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 158349.456522                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6112564                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6112564                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6112564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6112564                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6112564                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6112564                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 169793.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 169793.444444                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 169793.444444                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 169793.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 169793.444444                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 169793.444444                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62491                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243197358                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62747                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3875.840407                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.554432                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.445568                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783416                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216584                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20487966                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20487966                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946812                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946812                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9311                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9257                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9257                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24434778                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24434778                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24434778                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24434778                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       210423                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       210423                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          411                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       210834                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        210834                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       210834                       # number of overall misses
system.cpu0.dcache.overall_misses::total       210834                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22528390850                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22528390850                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     36183436                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     36183436                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22564574286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22564574286                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22564574286                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22564574286                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20698389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20698389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9257                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24645612                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24645612                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24645612                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24645612                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010166                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008555                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008555                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008555                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008555                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107062.397409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107062.397409                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88037.557178                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88037.557178                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 107025.310367                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 107025.310367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 107025.310367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 107025.310367                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8227                       # number of writebacks
system.cpu0.dcache.writebacks::total             8227                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       148016                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       148016                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       148343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       148343                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       148343                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       148343                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62407                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62407                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62491                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62491                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62491                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5947398122                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5947398122                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5612080                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5612080                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5953010202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5953010202                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5953010202                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5953010202                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002536                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002536                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 95300.176615                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 95300.176615                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66810.476190                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66810.476190                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 95261.880943                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95261.880943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 95261.880943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95261.880943                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               559.805648                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013967518                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1801008.024867                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.664559                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.141089                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055552                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841572                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.897124                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13935249                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13935249                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13935249                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13935249                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13935249                       # number of overall hits
system.cpu1.icache.overall_hits::total       13935249                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.cpu1.icache.overall_misses::total           44                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7243826                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7243826                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7243826                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7243826                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7243826                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7243826                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13935293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13935293                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13935293                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13935293                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13935293                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13935293                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000003                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164632.409091                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164632.409091                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164632.409091                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164632.409091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164632.409091                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164632.409091                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6195872                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6195872                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6195872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6195872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6195872                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6195872                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172107.555556                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172107.555556                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172107.555556                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172107.555556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172107.555556                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172107.555556                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 62494                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               243198368                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 62750                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3875.671203                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   200.297373                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    55.702627                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.782412                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.217588                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     20488157                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20488157                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3947634                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3947634                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9307                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9307                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     24435791                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        24435791                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     24435791                       # number of overall hits
system.cpu1.dcache.overall_hits::total       24435791                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       210388                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       210388                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          419                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          419                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       210807                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        210807                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       210807                       # number of overall misses
system.cpu1.dcache.overall_misses::total       210807                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22522052079                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22522052079                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     37386406                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     37386406                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22559438485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22559438485                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22559438485                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22559438485                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     20698545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20698545                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3948053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3948053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     24646598                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     24646598                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     24646598                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     24646598                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010164                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010164                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000106                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008553                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008553                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008553                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008553                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 107050.079277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107050.079277                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89227.699284                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89227.699284                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 107014.655514                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107014.655514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 107014.655514                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107014.655514                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8247                       # number of writebacks
system.cpu1.dcache.writebacks::total             8247                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       147978                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       147978                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          334                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          334                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       148312                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       148312                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       148312                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       148312                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        62410                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62410                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           85                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        62495                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        62495                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        62495                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62495                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5945734872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5945734872                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5730351                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5730351                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   5951465223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5951465223                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   5951465223                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5951465223                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003015                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002536                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002536                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95268.945233                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95268.945233                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67415.894118                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67415.894118                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95231.062053                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95231.062053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95231.062053                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95231.062053                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               559.487642                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013968710                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1801010.142096                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.381918                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   525.105724                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055099                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.841516                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896615                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13936441                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13936441                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13936441                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13936441                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13936441                       # number of overall hits
system.cpu2.icache.overall_hits::total       13936441                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.cpu2.icache.overall_misses::total           43                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6787982                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6787982                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6787982                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6787982                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6787982                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6787982                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13936484                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13936484                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13936484                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13936484                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13936484                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13936484                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 157860.046512                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 157860.046512                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 157860.046512                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 157860.046512                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 157860.046512                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 157860.046512                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5808615                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5808615                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5808615                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5808615                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5808615                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5808615                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161350.416667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161350.416667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161350.416667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161350.416667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161350.416667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161350.416667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 62420                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               243189093                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 62676                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3880.099129                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.551269                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.448731                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.783403                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.216597                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20480579                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20480579                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3945940                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3945940                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9308                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9308                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9254                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9254                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     24426519                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24426519                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24426519                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24426519                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       210154                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       210154                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          411                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       210565                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        210565                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       210565                       # number of overall misses
system.cpu2.dcache.overall_misses::total       210565                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  22536272319                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  22536272319                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     35997785                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     35997785                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22572270104                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22572270104                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22572270104                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22572270104                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20690733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20690733                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3946351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3946351                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     24637084                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     24637084                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24637084                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24637084                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010157                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010157                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000104                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008547                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008547                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008547                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008547                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107236.942047                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107236.942047                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87585.851582                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87585.851582                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107198.585254                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107198.585254                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107198.585254                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107198.585254                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8332                       # number of writebacks
system.cpu2.dcache.writebacks::total             8332                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       147818                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       147818                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          327                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          327                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       148145                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       148145                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       148145                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       148145                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        62336                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        62336                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        62420                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        62420                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        62420                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        62420                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5945536612                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5945536612                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5579264                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5579264                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5951115876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5951115876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5951115876                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5951115876                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95378.859920                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95378.859920                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66419.809524                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66419.809524                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95339.889074                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95339.889074                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95339.889074                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95339.889074                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.835639                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1087085401                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2094576.880539                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.835639                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068647                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829865                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13949864                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13949864                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13949864                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13949864                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13949864                       # number of overall hits
system.cpu3.icache.overall_hits::total       13949864                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           53                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           53                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           53                       # number of overall misses
system.cpu3.icache.overall_misses::total           53                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8683879                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8683879                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8683879                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8683879                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8683879                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8683879                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13949917                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13949917                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13949917                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13949917                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13949917                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13949917                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 163846.773585                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 163846.773585                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 163846.773585                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 163846.773585                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 163846.773585                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 163846.773585                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      7280122                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7280122                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      7280122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7280122                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      7280122                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7280122                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165457.318182                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165457.318182                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165457.318182                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165457.318182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165457.318182                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165457.318182                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 46712                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               179926228                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 46968                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3830.825839                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.497179                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.502821                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912098                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087902                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9608161                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9608161                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8087020                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8087020                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        20706                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20706                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        19472                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        19472                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17695181                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17695181                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17695181                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17695181                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149587                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149587                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1016                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1016                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150603                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150603                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150603                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150603                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  17145333442                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  17145333442                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     86969764                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     86969764                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  17232303206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17232303206                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  17232303206                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17232303206                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9757748                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9757748                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8088036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8088036                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        20706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        20706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        19472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        19472                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17845784                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17845784                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17845784                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17845784                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015330                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015330                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000126                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008439                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008439                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008439                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008439                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114617.803967                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114617.803967                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 85600.161417                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 85600.161417                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114422.044753                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114422.044753                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114422.044753                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114422.044753                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9858                       # number of writebacks
system.cpu3.dcache.writebacks::total             9858                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       103048                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       103048                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          843                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          843                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       103891                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       103891                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       103891                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       103891                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        46539                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        46539                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          173                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        46712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        46712                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        46712                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        46712                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4324720678                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4324720678                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11400851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11400851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4336121529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4336121529                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4336121529                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4336121529                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002618                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002618                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92926.807151                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 92926.807151                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65900.872832                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65900.872832                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 92826.715384                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 92826.715384                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 92826.715384                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 92826.715384                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               560.052246                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1013969167                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1801010.953819                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.946647                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.105599                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056004                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841515                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.897520                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13936898                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13936898                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13936898                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13936898                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13936898                       # number of overall hits
system.cpu4.icache.overall_hits::total       13936898                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           46                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           46                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           46                       # number of overall misses
system.cpu4.icache.overall_misses::total           46                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7697643                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7697643                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7697643                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7697643                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7697643                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7697643                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13936944                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13936944                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13936944                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13936944                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13936944                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13936944                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000003                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 167340.065217                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 167340.065217                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 167340.065217                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 167340.065217                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 167340.065217                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 167340.065217                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6399699                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6399699                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6399699                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6399699                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6399699                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6399699                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 177769.416667                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 177769.416667                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 177769.416667                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 177769.416667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 177769.416667                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 177769.416667                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 62427                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               243194597                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 62683                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3879.753633                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   199.132420                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    56.867580                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.777861                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.222139                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     20485209                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       20485209                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3946818                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3946818                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9302                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9302                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9256                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9256                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     24432027                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        24432027                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     24432027                       # number of overall hits
system.cpu4.dcache.overall_hits::total       24432027                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       210075                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       210075                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          409                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          409                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       210484                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        210484                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       210484                       # number of overall misses
system.cpu4.dcache.overall_misses::total       210484                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22466834415                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22466834415                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     35580736                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     35580736                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  22502415151                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22502415151                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  22502415151                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22502415151                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     20695284                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     20695284                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3947227                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3947227                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9256                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9256                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     24642511                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     24642511                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     24642511                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     24642511                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010151                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010151                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000104                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000104                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008541                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008541                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008541                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008541                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 106946.730525                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 106946.730525                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86994.464548                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86994.464548                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 106907.960467                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 106907.960467                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 106907.960467                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 106907.960467                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         8386                       # number of writebacks
system.cpu4.dcache.writebacks::total             8386                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       147731                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       147731                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          325                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          325                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       148056                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       148056                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       148056                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       148056                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        62344                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        62344                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           84                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        62428                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        62428                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        62428                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        62428                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5933333199                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5933333199                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5525101                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5525101                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5938858300                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5938858300                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5938858300                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5938858300                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 95170.877695                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 95170.877695                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65775.011905                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65775.011905                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 95131.324085                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 95131.324085                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 95131.324085                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 95131.324085                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.059647                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1093090414                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2066333.485822                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.059647                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060993                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846249                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13903937                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13903937                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13903937                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13903937                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13903937                       # number of overall hits
system.cpu5.icache.overall_hits::total       13903937                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8203322                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8203322                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8203322                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8203322                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8203322                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8203322                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13903988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13903988                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13903988                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13903988                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13903988                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13903988                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 160849.450980                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 160849.450980                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 160849.450980                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 160849.450980                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 160849.450980                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 160849.450980                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6387782                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6387782                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6387782                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6387782                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6387782                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6387782                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 163789.282051                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 163789.282051                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 163789.282051                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 163789.282051                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 163789.282051                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 163789.282051                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 82160                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               194795970                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 82416                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2363.569817                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.382557                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.617443                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.915557                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.084443                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9645177                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9645177                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7990299                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7990299                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        22187                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        22187                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18641                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18641                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17635476                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17635476                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17635476                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17635476                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       209304                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       209304                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          919                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          919                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       210223                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        210223                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       210223                       # number of overall misses
system.cpu5.dcache.overall_misses::total       210223                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  23837183031                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  23837183031                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     77822094                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     77822094                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  23915005125                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  23915005125                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  23915005125                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  23915005125                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9854481                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9854481                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7991218                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7991218                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        22187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        22187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18641                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18641                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17845699                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17845699                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17845699                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17845699                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021239                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021239                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011780                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011780                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011780                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011780                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 113887.852268                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 113887.852268                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84681.277476                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84681.277476                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113760.174315                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113760.174315                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113760.174315                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113760.174315                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13505                       # number of writebacks
system.cpu5.dcache.writebacks::total            13505                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       127296                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       127296                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          767                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          767                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       128063                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       128063                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       128063                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       128063                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        82008                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        82008                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          152                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        82160                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        82160                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        82160                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        82160                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8127216323                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8127216323                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10034700                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10034700                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8137251023                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8137251023                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8137251023                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8137251023                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004604                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004604                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004604                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004604                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 99102.725624                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 99102.725624                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 66017.763158                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 66017.763158                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 99041.516833                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 99041.516833                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 99041.516833                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 99041.516833                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               527.472169                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1093089188                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066331.168242                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    37.472169                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060052                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.845308                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13902711                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13902711                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13902711                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13902711                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13902711                       # number of overall hits
system.cpu6.icache.overall_hits::total       13902711                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      9180571                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      9180571                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      9180571                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      9180571                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      9180571                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      9180571                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13902764                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13902764                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13902764                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13902764                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13902764                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13902764                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 173218.320755                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 173218.320755                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 173218.320755                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 173218.320755                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 173218.320755                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 173218.320755                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6881035                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6881035                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6881035                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6881035                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6881035                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6881035                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 176436.794872                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 176436.794872                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 176436.794872                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 176436.794872                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 176436.794872                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 176436.794872                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 82087                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194789295                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82343                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2365.584142                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.379883                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.620117                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915546                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084454                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9639731                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9639731                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7989050                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7989050                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22207                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22207                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18641                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18641                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17628781                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17628781                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17628781                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17628781                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       208584                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       208584                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          918                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       209502                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        209502                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       209502                       # number of overall misses
system.cpu6.dcache.overall_misses::total       209502                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23783601161                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23783601161                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     78055021                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     78055021                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23861656182                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23861656182                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23861656182                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23861656182                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9848315                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9848315                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7989968                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7989968                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18641                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17838283                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17838283                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17838283                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17838283                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021180                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021180                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011745                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011745                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011745                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011745                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 114024.091786                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 114024.091786                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 85027.255991                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 85027.255991                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 113897.032878                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 113897.032878                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 113897.032878                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 113897.032878                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13256                       # number of writebacks
system.cpu6.dcache.writebacks::total            13256                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126649                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126649                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          766                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          766                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127415                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127415                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127415                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127415                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81935                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81935                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        82087                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        82087                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        82087                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        82087                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8136967832                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8136967832                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10055212                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10055212                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8147023044                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8147023044                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8147023044                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8147023044                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004602                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004602                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004602                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004602                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99310.036395                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99310.036395                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66152.710526                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66152.710526                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99248.639176                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99248.639176                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99248.639176                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99248.639176                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.091218                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1087084449                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2094575.046243                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    42.091218                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067454                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828672                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13948912                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13948912                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13948912                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13948912                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13948912                       # number of overall hits
system.cpu7.icache.overall_hits::total       13948912                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8602701                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8602701                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8602701                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8602701                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8602701                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8602701                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13948964                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13948964                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13948964                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13948964                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13948964                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13948964                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 165436.557692                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 165436.557692                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 165436.557692                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 165436.557692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 165436.557692                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 165436.557692                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           44                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           44                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           44                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7318935                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7318935                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7318935                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7318935                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7318935                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7318935                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 166339.431818                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 166339.431818                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 166339.431818                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 166339.431818                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 166339.431818                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 166339.431818                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 46726                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               179929614                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 46982                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3829.756375                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.497029                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.502971                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912098                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087902                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9609017                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9609017                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8089558                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8089558                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        20691                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20691                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        19479                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        19479                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17698575                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17698575                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17698575                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17698575                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       149788                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       149788                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          996                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          996                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       150784                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        150784                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       150784                       # number of overall misses
system.cpu7.dcache.overall_misses::total       150784                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  17173063682                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  17173063682                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     85133923                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     85133923                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  17258197605                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  17258197605                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  17258197605                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  17258197605                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9758805                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9758805                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8090554                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8090554                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        20691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        20691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        19479                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        19479                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17849359                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17849359                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17849359                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17849359                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015349                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015349                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000123                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000123                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008448                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008448                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008448                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008448                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 114649.128648                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 114649.128648                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85475.826305                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85475.826305                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 114456.425118                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 114456.425118                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 114456.425118                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 114456.425118                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9860                       # number of writebacks
system.cpu7.dcache.writebacks::total             9860                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       103232                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       103232                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          826                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          826                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       104058                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       104058                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       104058                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       104058                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        46556                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        46556                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          170                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          170                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        46726                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        46726                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        46726                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        46726                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4326871765                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4326871765                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11153345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11153345                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4338025110                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4338025110                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4338025110                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4338025110                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004771                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92939.079066                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 92939.079066                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65607.911765                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65607.911765                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 92839.641955                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 92839.641955                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 92839.641955                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 92839.641955                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
