// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_gemm_kernel_gemm,hls_ip_2020_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu50-fsvh2104-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.430900,HLS_SYN_LAT=246562819,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=21102,HLS_SYN_LUT=14847,HLS_VERSION=2020_2_2}" *)

module kernel_gemm (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_pp0_stage0 = 14'd16;
parameter    ap_ST_fsm_state25 = 14'd32;
parameter    ap_ST_fsm_state26 = 14'd64;
parameter    ap_ST_fsm_pp1_stage0 = 14'd128;
parameter    ap_ST_fsm_state43 = 14'd256;
parameter    ap_ST_fsm_pp2_stage0 = 14'd512;
parameter    ap_ST_fsm_state60 = 14'd1024;
parameter    ap_ST_fsm_state61 = 14'd2048;
parameter    ap_ST_fsm_pp3_stage0 = 14'd4096;
parameter    ap_ST_fsm_state76 = 14'd8192;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] C;
wire   [63:0] A;
wire   [63:0] B;
wire   [31:0] alpha;
wire   [31:0] beta;
wire   [31:0] ni;
wire   [31:0] nj;
wire   [31:0] nk;
reg    gmem0_blk_n_AR;
reg    ap_enable_reg_pp0_iter7;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln76_reg_2267;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter6_reg;
reg   [0:0] and_ln81_reg_2318;
reg   [0:0] and_ln81_reg_2318_pp0_iter6_reg;
reg    gmem0_blk_n_R;
reg    ap_enable_reg_pp0_iter14;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter13_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter13_reg;
reg    ap_enable_reg_pp1_iter7;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln12_reg_2383;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter6_reg;
reg   [0:0] and_ln17_reg_2434;
reg   [0:0] and_ln17_reg_2434_pp1_iter6_reg;
reg    ap_enable_reg_pp1_iter14;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter13_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter13_reg;
reg    gmem0_blk_n_AW;
reg    ap_enable_reg_pp3_iter7;
wire    ap_block_pp3_stage0;
reg   [0:0] and_ln49_reg_2633;
reg   [0:0] and_ln49_reg_2633_pp3_iter6_reg;
reg    gmem0_blk_n_W;
reg    ap_enable_reg_pp3_iter8;
reg   [0:0] and_ln49_reg_2633_pp3_iter7_reg;
reg    gmem0_blk_n_B;
reg    ap_enable_reg_pp3_iter13;
reg   [0:0] and_ln49_reg_2633_pp3_iter12_reg;
reg    gmem1_blk_n_AR;
reg    ap_enable_reg_pp2_iter7;
wire    ap_block_pp2_stage0;
reg   [0:0] icmp_ln12_1_reg_2473;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter6_reg;
reg   [0:0] and_ln17_1_reg_2552;
reg    gmem1_blk_n_R;
reg    ap_enable_reg_pp2_iter14;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter13_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter13_reg;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
wire   [31:0] gmem0_WDATA;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [31:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
wire    gmem1_AWREADY;
wire    gmem1_WREADY;
reg    gmem1_ARVALID;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
reg    gmem1_RREADY;
wire   [31:0] gmem1_RDATA;
wire    gmem1_RLAST;
wire   [0:0] gmem1_RID;
wire   [0:0] gmem1_RUSER;
wire   [1:0] gmem1_RRESP;
wire    gmem1_BVALID;
wire   [1:0] gmem1_BRESP;
wire   [0:0] gmem1_BID;
wire   [0:0] gmem1_BUSER;
reg   [8:0] indvar_flatten_reg_872;
reg   [4:0] ii_reg_883;
reg   [4:0] jj_reg_894;
reg   [8:0] indvar_flatten40_reg_929;
reg   [4:0] i_reg_940;
reg   [4:0] j_1_reg_951;
reg   [8:0] indvar_flatten57_reg_989;
reg   [4:0] i_2_reg_1000;
reg   [4:0] j_3_reg_1011;
reg   [8:0] indvar_flatten74_reg_1049;
reg   [4:0] i_1_reg_1060;
reg   [4:0] j_2_reg_1071;
reg  signed [31:0] nk_read_reg_2102;
reg  signed [31:0] nj_read_reg_2110;
reg  signed [31:0] ni_read_reg_2116;
reg   [31:0] beta_read_reg_2121;
reg   [31:0] alpha_read_reg_2126;
reg   [63:0] B_read_reg_2131;
reg   [63:0] A_read_reg_2136;
reg   [63:0] C_read_reg_2141;
wire   [59:0] select_ln71_fu_1158_p3;
reg   [59:0] select_ln71_reg_2147;
wire   [59:0] select_ln71_1_fu_1192_p3;
reg   [59:0] select_ln71_1_reg_2152;
wire    ap_CS_fsm_state2;
wire  signed [63:0] sext_ln71_fu_1212_p1;
reg  signed [63:0] sext_ln71_reg_2167;
wire    ap_CS_fsm_state3;
wire  signed [61:0] sext_ln71_3_fu_1215_p1;
reg  signed [61:0] sext_ln71_3_reg_2175;
wire  signed [63:0] sext_ln71_1_fu_1218_p1;
reg  signed [63:0] sext_ln71_1_reg_2182;
wire  signed [63:0] sext_ln71_2_fu_1221_p1;
reg  signed [63:0] sext_ln71_2_reg_2192;
wire  signed [32:0] sext_ln71_7_fu_1224_p1;
reg  signed [32:0] sext_ln71_7_reg_2199;
wire  signed [61:0] sext_ln71_4_fu_1227_p1;
reg  signed [61:0] sext_ln71_4_reg_2205;
wire   [119:0] grp_fu_1206_p2;
reg   [119:0] bound82_reg_2210;
wire   [119:0] add_ln71_3_fu_1230_p2;
reg   [119:0] add_ln71_3_reg_2215;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln71_fu_1236_p2;
wire   [63:0] select_ln42_fu_1252_p3;
reg   [63:0] select_ln42_reg_2224;
wire   [63:0] select_ln42_1_fu_1260_p3;
reg   [63:0] select_ln42_1_reg_2232;
wire   [61:0] trunc_ln42_fu_1268_p1;
reg   [61:0] trunc_ln42_reg_2243;
wire   [61:0] trunc_ln80_fu_1272_p1;
reg   [61:0] trunc_ln80_reg_2250;
wire   [8:0] add_ln76_2_fu_1276_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_state11_pp0_stage0_iter6;
wire    ap_block_state12_pp0_stage0_iter7;
reg    ap_predicate_op233_readreq_state12;
reg    ap_block_state12_io;
wire    ap_block_state13_pp0_stage0_iter8;
wire    ap_block_state14_pp0_stage0_iter9;
wire    ap_block_state15_pp0_stage0_iter10;
wire    ap_block_state16_pp0_stage0_iter11;
wire    ap_block_state17_pp0_stage0_iter12;
wire    ap_block_state18_pp0_stage0_iter13;
reg    ap_predicate_op240_read_state19;
reg    ap_block_state19_pp0_stage0_iter14;
wire    ap_block_state20_pp0_stage0_iter15;
wire    ap_block_state21_pp0_stage0_iter16;
wire    ap_block_state22_pp0_stage0_iter17;
wire    ap_block_state23_pp0_stage0_iter18;
wire    ap_block_state24_pp0_stage0_iter19;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp5_fu_1291_p2;
reg   [0:0] cmp5_reg_2262;
reg   [0:0] cmp5_reg_2262_pp0_iter1_reg;
wire   [0:0] icmp_ln76_fu_1296_p2;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter1_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter2_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter3_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter4_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter5_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter7_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter8_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter9_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter10_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter11_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter12_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter14_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter15_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter16_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter17_reg;
reg   [0:0] icmp_ln76_reg_2267_pp0_iter18_reg;
wire   [4:0] add_ln76_fu_1302_p2;
reg   [4:0] add_ln76_reg_2271;
wire   [0:0] icmp_ln77_fu_1308_p2;
reg   [0:0] icmp_ln77_reg_2276;
reg   [0:0] icmp_ln77_reg_2276_pp0_iter1_reg;
wire   [4:0] select_ln76_fu_1314_p3;
reg   [4:0] select_ln76_reg_2281;
reg   [4:0] select_ln76_reg_2281_pp0_iter1_reg;
reg   [4:0] select_ln76_reg_2281_pp0_iter2_reg;
reg   [4:0] select_ln76_reg_2281_pp0_iter3_reg;
reg   [4:0] select_ln76_reg_2281_pp0_iter4_reg;
wire   [4:0] select_ln76_1_fu_1322_p3;
reg   [4:0] select_ln76_1_reg_2288;
wire   [3:0] trunc_ln81_fu_1330_p1;
reg   [3:0] trunc_ln81_reg_2293;
reg   [3:0] trunc_ln81_reg_2293_pp0_iter1_reg;
reg   [3:0] trunc_ln81_reg_2293_pp0_iter2_reg;
reg   [3:0] trunc_ln81_reg_2293_pp0_iter3_reg;
reg   [3:0] trunc_ln81_reg_2293_pp0_iter4_reg;
wire  signed [61:0] add_ln76_1_fu_1338_p2;
reg  signed [61:0] add_ln76_1_reg_2298;
wire   [4:0] add_ln77_fu_1343_p2;
wire   [0:0] cmp5_mid1_fu_1357_p2;
reg   [0:0] cmp5_mid1_reg_2308;
wire   [0:0] icmp_ln81_fu_1374_p2;
reg   [0:0] icmp_ln81_reg_2313;
wire   [0:0] and_ln81_fu_1384_p2;
reg   [0:0] and_ln81_reg_2318_pp0_iter3_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter4_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter5_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter7_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter8_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter9_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter10_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter11_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter12_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter14_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter15_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter16_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter17_reg;
reg   [0:0] and_ln81_reg_2318_pp0_iter18_reg;
wire   [61:0] grp_fu_1362_p2;
reg   [61:0] mul_ln76_reg_2322;
reg   [7:0] buff_C_addr_reg_2327;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter6_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter7_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter8_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter9_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter10_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter11_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter12_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter13_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter14_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter15_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter16_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter17_reg;
reg   [7:0] buff_C_addr_reg_2327_pp0_iter18_reg;
wire   [61:0] add_ln81_fu_1413_p2;
reg   [61:0] add_ln81_reg_2332;
reg   [63:0] gmem0_addr_reg_2337;
reg   [31:0] gmem0_addr_read_reg_2343;
wire   [31:0] bitcast_ln81_fu_1455_p1;
wire   [31:0] grp_fu_1120_p2;
reg   [31:0] mul8_reg_2353;
reg    ap_enable_reg_pp0_iter18;
wire  signed [63:0] sext_ln85_fu_1534_p1;
reg  signed [63:0] sext_ln85_reg_2358;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln85_fu_1538_p2;
wire    ap_CS_fsm_state26;
wire   [61:0] trunc_ln16_fu_1543_p1;
reg   [61:0] trunc_ln16_reg_2367;
wire   [8:0] add_ln12_4_fu_1547_p2;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state27_pp1_stage0_iter0;
wire    ap_block_state28_pp1_stage0_iter1;
wire    ap_block_state29_pp1_stage0_iter2;
wire    ap_block_state30_pp1_stage0_iter3;
wire    ap_block_state31_pp1_stage0_iter4;
wire    ap_block_state32_pp1_stage0_iter5;
wire    ap_block_state33_pp1_stage0_iter6;
wire    ap_block_state34_pp1_stage0_iter7;
reg    ap_predicate_op314_readreq_state34;
reg    ap_block_state34_io;
wire    ap_block_state35_pp1_stage0_iter8;
wire    ap_block_state36_pp1_stage0_iter9;
wire    ap_block_state37_pp1_stage0_iter10;
wire    ap_block_state38_pp1_stage0_iter11;
wire    ap_block_state39_pp1_stage0_iter12;
wire    ap_block_state40_pp1_stage0_iter13;
reg    ap_predicate_op321_read_state41;
reg    ap_block_state41_pp1_stage0_iter14;
wire    ap_block_state42_pp1_stage0_iter15;
reg    ap_block_pp1_stage0_11001;
wire   [0:0] cmp3_i_fu_1562_p2;
reg   [0:0] cmp3_i_reg_2378;
reg   [0:0] cmp3_i_reg_2378_pp1_iter1_reg;
wire   [0:0] icmp_ln12_fu_1567_p2;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter1_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter2_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter3_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter4_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter5_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter7_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter8_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter9_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter10_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter11_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter12_reg;
reg   [0:0] icmp_ln12_reg_2383_pp1_iter14_reg;
wire   [4:0] add_ln12_fu_1573_p2;
reg   [4:0] add_ln12_reg_2387;
wire   [0:0] icmp_ln13_fu_1579_p2;
reg   [0:0] icmp_ln13_reg_2392;
reg   [0:0] icmp_ln13_reg_2392_pp1_iter1_reg;
wire   [4:0] select_ln12_fu_1585_p3;
reg   [4:0] select_ln12_reg_2397;
reg   [4:0] select_ln12_reg_2397_pp1_iter1_reg;
reg   [4:0] select_ln12_reg_2397_pp1_iter2_reg;
reg   [4:0] select_ln12_reg_2397_pp1_iter3_reg;
reg   [4:0] select_ln12_reg_2397_pp1_iter4_reg;
wire   [3:0] select_ln12_1_fu_1601_p3;
reg   [3:0] select_ln12_1_reg_2404;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter1_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter2_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter3_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter4_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter5_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter6_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter7_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter8_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter9_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter10_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter11_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter12_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter13_reg;
reg   [3:0] select_ln12_1_reg_2404_pp1_iter14_reg;
wire   [4:0] select_ln12_3_fu_1609_p3;
reg   [4:0] select_ln12_3_reg_2409;
wire  signed [61:0] add_ln12_2_fu_1621_p2;
reg  signed [61:0] add_ln12_2_reg_2414;
wire   [4:0] add_ln13_fu_1626_p2;
wire   [0:0] cmp3_i_mid1_fu_1640_p2;
reg   [0:0] cmp3_i_mid1_reg_2424;
wire   [0:0] icmp_ln17_fu_1658_p2;
reg   [0:0] icmp_ln17_reg_2429;
wire   [0:0] and_ln17_fu_1668_p2;
reg   [0:0] and_ln17_reg_2434_pp1_iter3_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter4_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter5_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter7_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter8_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter9_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter10_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter11_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter12_reg;
reg   [0:0] and_ln17_reg_2434_pp1_iter14_reg;
wire   [61:0] grp_fu_1645_p2;
reg   [61:0] mul_ln12_reg_2438;
wire   [61:0] add_ln17_fu_1676_p2;
reg   [61:0] add_ln17_reg_2443;
wire   [3:0] trunc_ln17_fu_1681_p1;
reg   [3:0] trunc_ln17_reg_2448;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter6_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter7_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter8_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter9_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter10_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter11_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter12_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter13_reg;
reg   [3:0] trunc_ln17_reg_2448_pp1_iter14_reg;
reg   [63:0] gmem0_addr_1_reg_2452;
wire   [31:0] bitcast_ln17_fu_1721_p1;
reg   [31:0] bitcast_ln17_reg_2458;
wire   [8:0] add_ln12_5_fu_1744_p2;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_state44_pp2_stage0_iter0;
wire    ap_block_state45_pp2_stage0_iter1;
wire    ap_block_state46_pp2_stage0_iter2;
wire    ap_block_state47_pp2_stage0_iter3;
wire    ap_block_state48_pp2_stage0_iter4;
wire    ap_block_state49_pp2_stage0_iter5;
wire    ap_block_state50_pp2_stage0_iter6;
wire    ap_block_state51_pp2_stage0_iter7;
reg    ap_predicate_op424_readreq_state51;
reg    ap_block_state51_io;
wire    ap_block_state52_pp2_stage0_iter8;
wire    ap_block_state53_pp2_stage0_iter9;
wire    ap_block_state54_pp2_stage0_iter10;
wire    ap_block_state55_pp2_stage0_iter11;
wire    ap_block_state56_pp2_stage0_iter12;
wire    ap_block_state57_pp2_stage0_iter13;
reg    ap_predicate_op431_read_state58;
reg    ap_block_state58_pp2_stage0_iter14;
wire    ap_block_state59_pp2_stage0_iter15;
reg    ap_block_pp2_stage0_11001;
wire   [0:0] cmp3_i18_fu_1760_p2;
reg   [0:0] cmp3_i18_reg_2468;
reg   [0:0] cmp3_i18_reg_2468_pp2_iter1_reg;
reg   [0:0] cmp3_i18_reg_2468_pp2_iter2_reg;
reg   [0:0] cmp3_i18_reg_2468_pp2_iter3_reg;
reg   [0:0] cmp3_i18_reg_2468_pp2_iter4_reg;
reg   [0:0] cmp3_i18_reg_2468_pp2_iter5_reg;
wire   [0:0] icmp_ln12_1_fu_1765_p2;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter1_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter2_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter3_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter4_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter5_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter7_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter8_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter9_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter10_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter11_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter12_reg;
reg   [0:0] icmp_ln12_1_reg_2473_pp2_iter14_reg;
wire   [4:0] add_ln12_1_fu_1771_p2;
reg   [4:0] add_ln12_1_reg_2477;
wire   [0:0] icmp_ln13_1_fu_1777_p2;
reg   [0:0] icmp_ln13_1_reg_2482;
reg   [0:0] icmp_ln13_1_reg_2482_pp2_iter1_reg;
reg   [0:0] icmp_ln13_1_reg_2482_pp2_iter2_reg;
reg   [0:0] icmp_ln13_1_reg_2482_pp2_iter3_reg;
reg   [0:0] icmp_ln13_1_reg_2482_pp2_iter4_reg;
reg   [0:0] icmp_ln13_1_reg_2482_pp2_iter5_reg;
wire   [4:0] select_ln12_4_fu_1783_p3;
reg   [4:0] select_ln12_4_reg_2487;
reg   [4:0] select_ln12_4_reg_2487_pp2_iter1_reg;
reg   [4:0] select_ln12_4_reg_2487_pp2_iter2_reg;
reg   [4:0] select_ln12_4_reg_2487_pp2_iter3_reg;
reg   [4:0] select_ln12_4_reg_2487_pp2_iter4_reg;
wire   [4:0] select_ln12_6_fu_1791_p3;
reg   [4:0] select_ln12_6_reg_2493;
wire  signed [61:0] add_ln12_3_fu_1803_p2;
reg  signed [61:0] add_ln12_3_reg_2498;
wire   [3:0] trunc_ln12_2_fu_1808_p1;
reg   [3:0] trunc_ln12_2_reg_2503;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter1_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter2_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter3_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter4_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter5_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter6_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter7_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter8_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter9_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter10_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter11_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter12_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter13_reg;
reg   [3:0] trunc_ln12_2_reg_2503_pp2_iter14_reg;
wire   [4:0] add_ln13_1_fu_1812_p2;
wire   [0:0] cmp3_i18_mid1_fu_1827_p2;
reg   [0:0] cmp3_i18_mid1_reg_2512;
reg   [0:0] cmp3_i18_mid1_reg_2512_pp2_iter2_reg;
reg   [0:0] cmp3_i18_mid1_reg_2512_pp2_iter3_reg;
reg   [0:0] cmp3_i18_mid1_reg_2512_pp2_iter4_reg;
reg   [0:0] cmp3_i18_mid1_reg_2512_pp2_iter5_reg;
wire   [61:0] grp_fu_1832_p2;
reg   [61:0] mul_ln12_1_reg_2517;
wire   [63:0] zext_ln13_1_fu_1836_p1;
reg   [63:0] zext_ln13_1_reg_2522;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter6_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter7_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter8_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter9_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter10_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter11_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter12_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter13_reg;
reg   [63:0] zext_ln13_1_reg_2522_pp2_iter14_reg;
wire   [61:0] add_ln17_4_fu_1847_p2;
reg   [61:0] add_ln17_4_reg_2542;
wire   [0:0] icmp_ln17_1_fu_1852_p2;
reg   [0:0] icmp_ln17_1_reg_2547;
wire   [0:0] and_ln17_1_fu_1862_p2;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter7_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter8_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter9_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter10_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter11_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter12_reg;
reg   [0:0] and_ln17_1_reg_2552_pp2_iter14_reg;
reg   [63:0] gmem1_addr_reg_2556;
reg   [31:0] gmem1_addr_read_reg_2562;
wire   [63:0] add_ln85_fu_1908_p2;
reg   [63:0] add_ln85_reg_2567;
wire    ap_CS_fsm_state60;
wire   [8:0] add_ln44_2_fu_1914_p2;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_state62_pp3_stage0_iter0;
wire    ap_block_state63_pp3_stage0_iter1;
wire    ap_block_state64_pp3_stage0_iter2;
wire    ap_block_state65_pp3_stage0_iter3;
wire    ap_block_state66_pp3_stage0_iter4;
wire    ap_block_state67_pp3_stage0_iter5;
wire    ap_block_state68_pp3_stage0_iter6;
wire    ap_block_state69_pp3_stage0_iter7;
reg    ap_block_state69_io;
wire    ap_block_state70_pp3_stage0_iter8;
reg    ap_block_state70_io;
wire    ap_block_state71_pp3_stage0_iter9;
wire    ap_block_state72_pp3_stage0_iter10;
wire    ap_block_state73_pp3_stage0_iter11;
wire    ap_block_state74_pp3_stage0_iter12;
reg    ap_block_state75_pp3_stage0_iter13;
reg    ap_block_pp3_stage0_11001;
wire   [0:0] cmp3_i38_fu_1929_p2;
reg   [0:0] cmp3_i38_reg_2577;
reg   [0:0] cmp3_i38_reg_2577_pp3_iter1_reg;
wire   [0:0] icmp_ln44_fu_1934_p2;
reg   [0:0] icmp_ln44_reg_2582;
reg   [0:0] icmp_ln44_reg_2582_pp3_iter1_reg;
reg   [0:0] icmp_ln44_reg_2582_pp3_iter2_reg;
reg   [0:0] icmp_ln44_reg_2582_pp3_iter3_reg;
reg   [0:0] icmp_ln44_reg_2582_pp3_iter4_reg;
wire   [4:0] add_ln44_fu_1940_p2;
reg   [4:0] add_ln44_reg_2586;
wire   [0:0] icmp_ln45_fu_1946_p2;
reg   [0:0] icmp_ln45_reg_2591;
reg   [0:0] icmp_ln45_reg_2591_pp3_iter1_reg;
wire   [4:0] select_ln44_fu_1952_p3;
reg   [4:0] select_ln44_reg_2596;
reg   [4:0] select_ln44_reg_2596_pp3_iter1_reg;
reg   [4:0] select_ln44_reg_2596_pp3_iter2_reg;
reg   [4:0] select_ln44_reg_2596_pp3_iter3_reg;
reg   [4:0] select_ln44_reg_2596_pp3_iter4_reg;
wire   [4:0] select_ln44_1_fu_1960_p3;
reg   [4:0] select_ln44_1_reg_2603;
wire   [3:0] trunc_ln50_fu_1968_p1;
reg   [3:0] trunc_ln50_reg_2608;
reg   [3:0] trunc_ln50_reg_2608_pp3_iter1_reg;
reg   [3:0] trunc_ln50_reg_2608_pp3_iter2_reg;
reg   [3:0] trunc_ln50_reg_2608_pp3_iter3_reg;
reg   [3:0] trunc_ln50_reg_2608_pp3_iter4_reg;
wire  signed [61:0] add_ln44_1_fu_1976_p2;
reg  signed [61:0] add_ln44_1_reg_2613;
wire   [4:0] add_ln45_fu_1981_p2;
wire   [0:0] cmp3_i38_mid1_fu_1995_p2;
reg   [0:0] cmp3_i38_mid1_reg_2623;
wire   [0:0] icmp_ln49_fu_2012_p2;
reg   [0:0] icmp_ln49_reg_2628;
wire   [0:0] and_ln49_fu_2022_p2;
reg   [0:0] and_ln49_reg_2633_pp3_iter3_reg;
reg   [0:0] and_ln49_reg_2633_pp3_iter4_reg;
reg   [0:0] and_ln49_reg_2633_pp3_iter5_reg;
reg   [0:0] and_ln49_reg_2633_pp3_iter8_reg;
reg   [0:0] and_ln49_reg_2633_pp3_iter9_reg;
reg   [0:0] and_ln49_reg_2633_pp3_iter10_reg;
reg   [0:0] and_ln49_reg_2633_pp3_iter11_reg;
wire   [61:0] grp_fu_2000_p2;
reg   [61:0] mul_ln44_reg_2637;
reg   [7:0] buff_C_addr_1_reg_2642;
wire   [61:0] add_ln49_fu_2051_p2;
reg   [61:0] add_ln49_reg_2647;
reg   [63:0] gmem0_addr_2_reg_2652;
wire   [31:0] buff_C_q0;
reg   [31:0] buff_C_load_reg_2658;
wire   [63:0] add_ln73_fu_2097_p2;
wire    ap_CS_fsm_state76;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter19;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state27;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter4;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter6;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg    ap_enable_reg_pp1_iter15;
wire    ap_CS_fsm_state43;
reg    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state44;
reg    ap_enable_reg_pp2_iter1;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg    ap_enable_reg_pp2_iter4;
reg    ap_enable_reg_pp2_iter5;
reg    ap_enable_reg_pp2_iter6;
reg    ap_enable_reg_pp2_iter8;
reg    ap_enable_reg_pp2_iter9;
reg    ap_enable_reg_pp2_iter10;
reg    ap_enable_reg_pp2_iter11;
reg    ap_enable_reg_pp2_iter12;
reg    ap_enable_reg_pp2_iter13;
reg    ap_enable_reg_pp2_iter15;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state62;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
reg    ap_enable_reg_pp3_iter3;
reg    ap_enable_reg_pp3_iter4;
reg    ap_enable_reg_pp3_iter5;
reg    ap_enable_reg_pp3_iter6;
reg    ap_enable_reg_pp3_iter9;
reg    ap_enable_reg_pp3_iter10;
reg    ap_enable_reg_pp3_iter11;
reg    ap_enable_reg_pp3_iter12;
reg   [3:0] buff_A_0_address0;
reg    buff_A_0_ce0;
reg    buff_A_0_we0;
wire   [31:0] buff_A_0_q0;
reg   [3:0] buff_A_1_address0;
reg    buff_A_1_ce0;
reg    buff_A_1_we0;
wire   [31:0] buff_A_1_q0;
reg   [3:0] buff_A_2_address0;
reg    buff_A_2_ce0;
reg    buff_A_2_we0;
wire   [31:0] buff_A_2_q0;
reg   [3:0] buff_A_3_address0;
reg    buff_A_3_ce0;
reg    buff_A_3_we0;
wire   [31:0] buff_A_3_q0;
reg   [3:0] buff_A_4_address0;
reg    buff_A_4_ce0;
reg    buff_A_4_we0;
wire   [31:0] buff_A_4_q0;
reg   [3:0] buff_A_5_address0;
reg    buff_A_5_ce0;
reg    buff_A_5_we0;
wire   [31:0] buff_A_5_q0;
reg   [3:0] buff_A_6_address0;
reg    buff_A_6_ce0;
reg    buff_A_6_we0;
wire   [31:0] buff_A_6_q0;
reg   [3:0] buff_A_7_address0;
reg    buff_A_7_ce0;
reg    buff_A_7_we0;
wire   [31:0] buff_A_7_q0;
reg   [3:0] buff_A_8_address0;
reg    buff_A_8_ce0;
reg    buff_A_8_we0;
wire   [31:0] buff_A_8_q0;
reg   [3:0] buff_A_9_address0;
reg    buff_A_9_ce0;
reg    buff_A_9_we0;
wire   [31:0] buff_A_9_q0;
reg   [3:0] buff_A_10_address0;
reg    buff_A_10_ce0;
reg    buff_A_10_we0;
wire   [31:0] buff_A_10_q0;
reg   [3:0] buff_A_11_address0;
reg    buff_A_11_ce0;
reg    buff_A_11_we0;
wire   [31:0] buff_A_11_q0;
reg   [3:0] buff_A_12_address0;
reg    buff_A_12_ce0;
reg    buff_A_12_we0;
wire   [31:0] buff_A_12_q0;
reg   [3:0] buff_A_13_address0;
reg    buff_A_13_ce0;
reg    buff_A_13_we0;
wire   [31:0] buff_A_13_q0;
reg   [3:0] buff_A_14_address0;
reg    buff_A_14_ce0;
reg    buff_A_14_we0;
wire   [31:0] buff_A_14_q0;
reg   [3:0] buff_A_15_address0;
reg    buff_A_15_ce0;
reg    buff_A_15_we0;
wire   [31:0] buff_A_15_q0;
reg   [3:0] buff_B_0_address0;
reg    buff_B_0_ce0;
reg    buff_B_0_we0;
wire   [31:0] buff_B_0_q0;
reg   [3:0] buff_B_1_address0;
reg    buff_B_1_ce0;
reg    buff_B_1_we0;
wire   [31:0] buff_B_1_q0;
reg   [3:0] buff_B_2_address0;
reg    buff_B_2_ce0;
reg    buff_B_2_we0;
wire   [31:0] buff_B_2_q0;
reg   [3:0] buff_B_3_address0;
reg    buff_B_3_ce0;
reg    buff_B_3_we0;
wire   [31:0] buff_B_3_q0;
reg   [3:0] buff_B_4_address0;
reg    buff_B_4_ce0;
reg    buff_B_4_we0;
wire   [31:0] buff_B_4_q0;
reg   [3:0] buff_B_5_address0;
reg    buff_B_5_ce0;
reg    buff_B_5_we0;
wire   [31:0] buff_B_5_q0;
reg   [3:0] buff_B_6_address0;
reg    buff_B_6_ce0;
reg    buff_B_6_we0;
wire   [31:0] buff_B_6_q0;
reg   [3:0] buff_B_7_address0;
reg    buff_B_7_ce0;
reg    buff_B_7_we0;
wire   [31:0] buff_B_7_q0;
reg   [3:0] buff_B_8_address0;
reg    buff_B_8_ce0;
reg    buff_B_8_we0;
wire   [31:0] buff_B_8_q0;
reg   [3:0] buff_B_9_address0;
reg    buff_B_9_ce0;
reg    buff_B_9_we0;
wire   [31:0] buff_B_9_q0;
reg   [3:0] buff_B_10_address0;
reg    buff_B_10_ce0;
reg    buff_B_10_we0;
wire   [31:0] buff_B_10_q0;
reg   [3:0] buff_B_11_address0;
reg    buff_B_11_ce0;
reg    buff_B_11_we0;
wire   [31:0] buff_B_11_q0;
reg   [3:0] buff_B_12_address0;
reg    buff_B_12_ce0;
reg    buff_B_12_we0;
wire   [31:0] buff_B_12_q0;
reg   [3:0] buff_B_13_address0;
reg    buff_B_13_ce0;
reg    buff_B_13_we0;
wire   [31:0] buff_B_13_q0;
reg   [3:0] buff_B_14_address0;
reg    buff_B_14_ce0;
reg    buff_B_14_we0;
wire   [31:0] buff_B_14_q0;
reg   [3:0] buff_B_15_address0;
reg    buff_B_15_ce0;
reg    buff_B_15_we0;
wire   [31:0] buff_B_15_q0;
reg   [7:0] buff_C_address0;
reg    buff_C_ce0;
reg    buff_C_we0;
reg   [31:0] buff_C_d0;
reg    buff_C_ce1;
wire   [31:0] buff_C_q1;
wire    grp_compute_tile_fu_1082_ap_start;
wire    grp_compute_tile_fu_1082_ap_done;
wire    grp_compute_tile_fu_1082_ap_idle;
wire    grp_compute_tile_fu_1082_ap_ready;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_0_address0;
wire    grp_compute_tile_fu_1082_buff_A_0_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_1_address0;
wire    grp_compute_tile_fu_1082_buff_A_1_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_2_address0;
wire    grp_compute_tile_fu_1082_buff_A_2_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_3_address0;
wire    grp_compute_tile_fu_1082_buff_A_3_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_4_address0;
wire    grp_compute_tile_fu_1082_buff_A_4_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_5_address0;
wire    grp_compute_tile_fu_1082_buff_A_5_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_6_address0;
wire    grp_compute_tile_fu_1082_buff_A_6_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_7_address0;
wire    grp_compute_tile_fu_1082_buff_A_7_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_8_address0;
wire    grp_compute_tile_fu_1082_buff_A_8_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_9_address0;
wire    grp_compute_tile_fu_1082_buff_A_9_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_10_address0;
wire    grp_compute_tile_fu_1082_buff_A_10_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_11_address0;
wire    grp_compute_tile_fu_1082_buff_A_11_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_12_address0;
wire    grp_compute_tile_fu_1082_buff_A_12_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_13_address0;
wire    grp_compute_tile_fu_1082_buff_A_13_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_14_address0;
wire    grp_compute_tile_fu_1082_buff_A_14_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_A_15_address0;
wire    grp_compute_tile_fu_1082_buff_A_15_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_0_address0;
wire    grp_compute_tile_fu_1082_buff_B_0_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_1_address0;
wire    grp_compute_tile_fu_1082_buff_B_1_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_2_address0;
wire    grp_compute_tile_fu_1082_buff_B_2_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_3_address0;
wire    grp_compute_tile_fu_1082_buff_B_3_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_4_address0;
wire    grp_compute_tile_fu_1082_buff_B_4_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_5_address0;
wire    grp_compute_tile_fu_1082_buff_B_5_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_6_address0;
wire    grp_compute_tile_fu_1082_buff_B_6_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_7_address0;
wire    grp_compute_tile_fu_1082_buff_B_7_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_8_address0;
wire    grp_compute_tile_fu_1082_buff_B_8_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_9_address0;
wire    grp_compute_tile_fu_1082_buff_B_9_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_10_address0;
wire    grp_compute_tile_fu_1082_buff_B_10_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_11_address0;
wire    grp_compute_tile_fu_1082_buff_B_11_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_12_address0;
wire    grp_compute_tile_fu_1082_buff_B_12_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_13_address0;
wire    grp_compute_tile_fu_1082_buff_B_13_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_14_address0;
wire    grp_compute_tile_fu_1082_buff_B_14_ce0;
wire   [3:0] grp_compute_tile_fu_1082_buff_B_15_address0;
wire    grp_compute_tile_fu_1082_buff_B_15_ce0;
wire   [7:0] grp_compute_tile_fu_1082_buff_C_address0;
wire    grp_compute_tile_fu_1082_buff_C_ce0;
wire    grp_compute_tile_fu_1082_buff_C_we0;
wire   [31:0] grp_compute_tile_fu_1082_buff_C_d0;
wire   [7:0] grp_compute_tile_fu_1082_buff_C_address1;
wire    grp_compute_tile_fu_1082_buff_C_ce1;
wire   [31:0] grp_compute_tile_fu_1082_grp_fu_1120_p_din0;
wire   [31:0] grp_compute_tile_fu_1082_grp_fu_1120_p_din1;
wire   [31:0] grp_compute_tile_fu_1082_grp_fu_1120_p_dout0;
wire    grp_compute_tile_fu_1082_grp_fu_1120_p_ce;
reg   [119:0] indvar_flatten94_reg_839;
reg   [63:0] i_3_reg_850;
reg   [63:0] j_reg_861;
reg   [4:0] ap_phi_mux_ii_phi_fu_887_p4;
reg   [31:0] ap_phi_mux_cond_phi_fu_909_p4;
reg   [31:0] ap_phi_reg_pp0_iter19_cond_reg_905;
wire   [31:0] ap_phi_reg_pp0_iter0_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter1_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter2_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter3_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter4_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter5_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter6_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter7_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter8_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter9_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter10_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter11_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter12_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter13_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter14_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter15_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter16_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter17_cond_reg_905;
reg   [31:0] ap_phi_reg_pp0_iter18_cond_reg_905;
reg   [63:0] k_reg_917;
wire    ap_CS_fsm_state61;
reg   [4:0] ap_phi_mux_i_phi_fu_944_p4;
reg   [31:0] ap_phi_mux_cond_i_phi_fu_966_p4;
reg   [31:0] ap_phi_reg_pp1_iter15_cond_i_reg_962;
wire   [31:0] ap_phi_reg_pp1_iter0_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter1_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter2_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter3_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter4_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter5_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter6_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter7_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter8_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter9_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter10_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter11_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter12_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter13_cond_i_reg_962;
reg   [31:0] ap_phi_reg_pp1_iter14_cond_i_reg_962;
reg   [4:0] ap_phi_mux_i_2_phi_fu_1004_p4;
reg   [31:0] ap_phi_mux_cond_i28_phi_fu_1026_p4;
wire   [31:0] bitcast_ln17_1_fu_1904_p1;
reg   [31:0] ap_phi_reg_pp2_iter15_cond_i28_reg_1022;
wire   [31:0] ap_phi_reg_pp2_iter0_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter1_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter2_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter3_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter4_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter5_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter6_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter7_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter8_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter9_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter10_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter11_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter12_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter13_cond_i28_reg_1022;
reg   [31:0] ap_phi_reg_pp2_iter14_cond_i28_reg_1022;
reg   [4:0] ap_phi_mux_i_1_phi_fu_1064_p4;
reg    grp_compute_tile_fu_1082_ap_start_reg;
wire   [63:0] zext_ln81_1_fu_1405_p1;
wire   [63:0] select_ln12_1_cast_fu_1725_p1;
wire   [63:0] zext_ln50_1_fu_2043_p1;
wire  signed [63:0] sext_ln81_fu_1445_p1;
wire  signed [63:0] sext_ln17_fu_1711_p1;
wire  signed [63:0] sext_ln17_1_fu_1894_p1;
wire  signed [63:0] sext_ln50_fu_2083_p1;
reg    ap_block_pp3_stage0_01001;
reg   [31:0] grp_fu_1120_p0;
reg   [31:0] grp_fu_1120_p1;
wire  signed [31:0] sext_ln71_5_fu_1124_p0;
wire  signed [31:0] sext_ln71_6_fu_1128_p0;
wire  signed [31:0] empty_fu_1132_p0;
wire  signed [32:0] sext_ln71_6_fu_1128_p1;
wire   [32:0] add_ln71_1_fu_1138_p2;
wire   [28:0] tmp_2_fu_1144_p4;
wire   [0:0] empty_fu_1132_p2;
wire  signed [59:0] sext_ln71_8_fu_1154_p1;
wire  signed [31:0] empty_29_fu_1166_p0;
wire  signed [32:0] sext_ln71_5_fu_1124_p1;
wire   [32:0] add_ln71_2_fu_1172_p2;
wire   [28:0] tmp_fu_1178_p4;
wire   [0:0] empty_29_fu_1166_p2;
wire  signed [59:0] sext_ln71_9_fu_1188_p1;
wire   [28:0] grp_fu_1206_p0;
wire   [28:0] grp_fu_1206_p1;
wire   [0:0] icmp_ln73_fu_1247_p2;
wire   [63:0] add_ln71_fu_1241_p2;
wire   [63:0] zext_ln76_fu_1282_p1;
wire   [63:0] empty_30_fu_1286_p2;
wire   [61:0] zext_ln76_2_fu_1334_p1;
wire   [63:0] zext_ln76_1_fu_1349_p1;
wire   [63:0] p_mid16_fu_1352_p2;
wire  signed [31:0] grp_fu_1362_p1;
wire   [63:0] zext_ln77_fu_1366_p1;
wire   [63:0] add_ln80_fu_1369_p2;
wire   [0:0] select_ln76_2_fu_1379_p3;
wire   [7:0] tmp_2_cast_fu_1389_p3;
wire   [7:0] zext_ln81_fu_1396_p1;
wire   [7:0] add_ln81_3_fu_1399_p2;
wire   [61:0] zext_ln80_fu_1410_p1;
wire   [61:0] add_ln81_2_fu_1418_p2;
wire   [63:0] shl_ln_fu_1422_p3;
wire   [63:0] add_ln81_1_fu_1430_p2;
wire   [61:0] trunc_ln1_fu_1435_p4;
wire   [32:0] add_ln85_1_fu_1466_p2;
wire   [32:0] sub_ln85_fu_1479_p2;
wire   [28:0] p_lshr_fu_1484_p4;
wire   [0:0] tmp_4_fu_1471_p3;
wire   [28:0] sub_ln85_1_fu_1494_p2;
wire   [28:0] tmp_5_fu_1500_p4;
wire   [0:0] tmp_3_fu_1459_p3;
wire   [28:0] select_ln85_fu_1510_p3;
wire   [28:0] select_ln85_1_fu_1518_p3;
wire   [32:0] tmp_6_fu_1526_p3;
wire   [63:0] zext_ln12_fu_1553_p1;
wire   [63:0] empty_31_fu_1557_p2;
wire   [3:0] trunc_ln12_fu_1593_p1;
wire   [3:0] trunc_ln12_1_fu_1597_p1;
wire   [61:0] zext_ln12_3_fu_1617_p1;
wire   [63:0] zext_ln12_2_fu_1632_p1;
wire   [63:0] p_mid136_fu_1635_p2;
wire  signed [31:0] grp_fu_1645_p1;
wire   [63:0] zext_ln13_fu_1649_p1;
wire   [63:0] add_ln16_fu_1652_p2;
wire   [0:0] select_ln12_2_fu_1663_p3;
wire   [61:0] zext_ln16_fu_1673_p1;
wire   [61:0] add_ln17_2_fu_1684_p2;
wire   [63:0] shl_ln1_fu_1688_p3;
wire   [63:0] add_ln17_1_fu_1696_p2;
wire   [61:0] trunc_ln17_1_fu_1701_p4;
wire   [63:0] zext_ln12_1_fu_1750_p1;
wire   [63:0] empty_32_fu_1754_p2;
wire   [61:0] zext_ln12_5_fu_1799_p1;
wire   [63:0] zext_ln12_4_fu_1818_p1;
wire   [63:0] p_mid153_fu_1821_p2;
wire  signed [31:0] grp_fu_1832_p1;
wire   [61:0] zext_ln16_1_fu_1839_p1;
wire   [63:0] add_ln16_1_fu_1842_p2;
wire   [0:0] select_ln12_5_fu_1857_p3;
wire   [61:0] add_ln17_5_fu_1867_p2;
wire   [63:0] shl_ln17_1_fu_1871_p3;
wire   [63:0] add_ln17_3_fu_1879_p2;
wire   [61:0] trunc_ln17_4_fu_1884_p4;
wire   [63:0] zext_ln44_fu_1920_p1;
wire   [63:0] empty_33_fu_1924_p2;
wire   [61:0] zext_ln44_2_fu_1972_p1;
wire   [63:0] zext_ln44_1_fu_1987_p1;
wire   [63:0] p_mid170_fu_1990_p2;
wire  signed [31:0] grp_fu_2000_p1;
wire   [63:0] zext_ln45_fu_2004_p1;
wire   [63:0] add_ln48_fu_2007_p2;
wire   [0:0] select_ln44_2_fu_2017_p3;
wire   [7:0] tmp_3_cast_fu_2027_p3;
wire   [7:0] zext_ln50_fu_2034_p1;
wire   [7:0] add_ln50_2_fu_2037_p2;
wire   [61:0] zext_ln48_fu_2048_p1;
wire   [61:0] add_ln50_fu_2056_p2;
wire   [63:0] shl_ln2_fu_2060_p3;
wire   [63:0] add_ln50_1_fu_2068_p2;
wire   [61:0] trunc_ln3_fu_2073_p4;
reg    grp_fu_1120_ce;
reg    grp_fu_1362_ce;
reg    grp_fu_1645_ce;
reg    grp_fu_1832_ce;
reg    grp_fu_2000_ce;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [119:0] grp_fu_1206_p00;
wire   [119:0] grp_fu_1206_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp3_iter7 = 1'b0;
#0 ap_enable_reg_pp3_iter8 = 1'b0;
#0 ap_enable_reg_pp3_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter7 = 1'b0;
#0 ap_enable_reg_pp2_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 ap_enable_reg_pp1_iter15 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter5 = 1'b0;
#0 ap_enable_reg_pp2_iter6 = 1'b0;
#0 ap_enable_reg_pp2_iter8 = 1'b0;
#0 ap_enable_reg_pp2_iter9 = 1'b0;
#0 ap_enable_reg_pp2_iter10 = 1'b0;
#0 ap_enable_reg_pp2_iter11 = 1'b0;
#0 ap_enable_reg_pp2_iter12 = 1'b0;
#0 ap_enable_reg_pp2_iter13 = 1'b0;
#0 ap_enable_reg_pp2_iter15 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter3 = 1'b0;
#0 ap_enable_reg_pp3_iter4 = 1'b0;
#0 ap_enable_reg_pp3_iter5 = 1'b0;
#0 ap_enable_reg_pp3_iter6 = 1'b0;
#0 ap_enable_reg_pp3_iter9 = 1'b0;
#0 ap_enable_reg_pp3_iter10 = 1'b0;
#0 ap_enable_reg_pp3_iter11 = 1'b0;
#0 ap_enable_reg_pp3_iter12 = 1'b0;
#0 grp_compute_tile_fu_1082_ap_start_reg = 1'b0;
end

kernel_gemm_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .alpha(alpha),
    .beta(beta),
    .ni(ni),
    .nj(nj),
    .nk(nk),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_gemm_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .C(C),
    .A(A),
    .B(B)
);

kernel_gemm_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(gmem0_addr_2_reg_2652),
    .I_AWID(1'd0),
    .I_AWLEN(32'd1),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(gmem0_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

kernel_gemm_gmem1_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem1_ARVALID),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(gmem1_addr_reg_2556),
    .I_ARID(1'd0),
    .I_ARLEN(32'd1),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(gmem1_RREADY),
    .I_RDATA(gmem1_RDATA),
    .I_RID(gmem1_RID),
    .I_RUSER(gmem1_RUSER),
    .I_RRESP(gmem1_RRESP),
    .I_RLAST(gmem1_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(32'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd0),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem1_BRESP),
    .I_BID(gmem1_BID),
    .I_BUSER(gmem1_BUSER)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_0_address0),
    .ce0(buff_A_0_ce0),
    .we0(buff_A_0_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_0_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_1_address0),
    .ce0(buff_A_1_ce0),
    .we0(buff_A_1_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_1_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_2_address0),
    .ce0(buff_A_2_ce0),
    .we0(buff_A_2_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_2_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_3_address0),
    .ce0(buff_A_3_ce0),
    .we0(buff_A_3_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_3_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_4_address0),
    .ce0(buff_A_4_ce0),
    .we0(buff_A_4_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_4_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_5_address0),
    .ce0(buff_A_5_ce0),
    .we0(buff_A_5_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_5_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_6_address0),
    .ce0(buff_A_6_ce0),
    .we0(buff_A_6_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_6_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_7_address0),
    .ce0(buff_A_7_ce0),
    .we0(buff_A_7_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_7_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_8_address0),
    .ce0(buff_A_8_ce0),
    .we0(buff_A_8_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_8_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_9_address0),
    .ce0(buff_A_9_ce0),
    .we0(buff_A_9_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_9_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_10_address0),
    .ce0(buff_A_10_ce0),
    .we0(buff_A_10_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_10_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_11_address0),
    .ce0(buff_A_11_ce0),
    .we0(buff_A_11_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_11_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_12_address0),
    .ce0(buff_A_12_ce0),
    .we0(buff_A_12_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_12_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_13_address0),
    .ce0(buff_A_13_ce0),
    .we0(buff_A_13_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_13_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_14_address0),
    .ce0(buff_A_14_ce0),
    .we0(buff_A_14_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_14_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_A_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_A_15_address0),
    .ce0(buff_A_15_ce0),
    .we0(buff_A_15_we0),
    .d0(ap_phi_mux_cond_i_phi_fu_966_p4),
    .q0(buff_A_15_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_0_address0),
    .ce0(buff_B_0_ce0),
    .we0(buff_B_0_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_0_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_1_address0),
    .ce0(buff_B_1_ce0),
    .we0(buff_B_1_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_1_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_2_address0),
    .ce0(buff_B_2_ce0),
    .we0(buff_B_2_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_2_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_3_address0),
    .ce0(buff_B_3_ce0),
    .we0(buff_B_3_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_3_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_4_address0),
    .ce0(buff_B_4_ce0),
    .we0(buff_B_4_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_4_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_5_address0),
    .ce0(buff_B_5_ce0),
    .we0(buff_B_5_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_5_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_6_address0),
    .ce0(buff_B_6_ce0),
    .we0(buff_B_6_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_6_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_7_address0),
    .ce0(buff_B_7_ce0),
    .we0(buff_B_7_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_7_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_8_address0),
    .ce0(buff_B_8_ce0),
    .we0(buff_B_8_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_8_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_9_address0),
    .ce0(buff_B_9_ce0),
    .we0(buff_B_9_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_9_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_10_address0),
    .ce0(buff_B_10_ce0),
    .we0(buff_B_10_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_10_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_11_address0),
    .ce0(buff_B_11_ce0),
    .we0(buff_B_11_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_11_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_12_address0),
    .ce0(buff_B_12_ce0),
    .we0(buff_B_12_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_12_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_13_address0),
    .ce0(buff_B_13_ce0),
    .we0(buff_B_13_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_13_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_14_address0),
    .ce0(buff_B_14_ce0),
    .we0(buff_B_14_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_14_q0)
);

kernel_gemm_buff_A_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
buff_B_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_B_15_address0),
    .ce0(buff_B_15_ce0),
    .we0(buff_B_15_we0),
    .d0(ap_phi_mux_cond_i28_phi_fu_1026_p4),
    .q0(buff_B_15_q0)
);

kernel_gemm_buff_C #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
buff_C_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(buff_C_address0),
    .ce0(buff_C_ce0),
    .we0(buff_C_we0),
    .d0(buff_C_d0),
    .q0(buff_C_q0),
    .address1(grp_compute_tile_fu_1082_buff_C_address1),
    .ce1(buff_C_ce1),
    .q1(buff_C_q1)
);

kernel_gemm_compute_tile grp_compute_tile_fu_1082(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_compute_tile_fu_1082_ap_start),
    .ap_done(grp_compute_tile_fu_1082_ap_done),
    .ap_idle(grp_compute_tile_fu_1082_ap_idle),
    .ap_ready(grp_compute_tile_fu_1082_ap_ready),
    .buff_A_0_address0(grp_compute_tile_fu_1082_buff_A_0_address0),
    .buff_A_0_ce0(grp_compute_tile_fu_1082_buff_A_0_ce0),
    .buff_A_0_q0(buff_A_0_q0),
    .buff_A_1_address0(grp_compute_tile_fu_1082_buff_A_1_address0),
    .buff_A_1_ce0(grp_compute_tile_fu_1082_buff_A_1_ce0),
    .buff_A_1_q0(buff_A_1_q0),
    .buff_A_2_address0(grp_compute_tile_fu_1082_buff_A_2_address0),
    .buff_A_2_ce0(grp_compute_tile_fu_1082_buff_A_2_ce0),
    .buff_A_2_q0(buff_A_2_q0),
    .buff_A_3_address0(grp_compute_tile_fu_1082_buff_A_3_address0),
    .buff_A_3_ce0(grp_compute_tile_fu_1082_buff_A_3_ce0),
    .buff_A_3_q0(buff_A_3_q0),
    .buff_A_4_address0(grp_compute_tile_fu_1082_buff_A_4_address0),
    .buff_A_4_ce0(grp_compute_tile_fu_1082_buff_A_4_ce0),
    .buff_A_4_q0(buff_A_4_q0),
    .buff_A_5_address0(grp_compute_tile_fu_1082_buff_A_5_address0),
    .buff_A_5_ce0(grp_compute_tile_fu_1082_buff_A_5_ce0),
    .buff_A_5_q0(buff_A_5_q0),
    .buff_A_6_address0(grp_compute_tile_fu_1082_buff_A_6_address0),
    .buff_A_6_ce0(grp_compute_tile_fu_1082_buff_A_6_ce0),
    .buff_A_6_q0(buff_A_6_q0),
    .buff_A_7_address0(grp_compute_tile_fu_1082_buff_A_7_address0),
    .buff_A_7_ce0(grp_compute_tile_fu_1082_buff_A_7_ce0),
    .buff_A_7_q0(buff_A_7_q0),
    .buff_A_8_address0(grp_compute_tile_fu_1082_buff_A_8_address0),
    .buff_A_8_ce0(grp_compute_tile_fu_1082_buff_A_8_ce0),
    .buff_A_8_q0(buff_A_8_q0),
    .buff_A_9_address0(grp_compute_tile_fu_1082_buff_A_9_address0),
    .buff_A_9_ce0(grp_compute_tile_fu_1082_buff_A_9_ce0),
    .buff_A_9_q0(buff_A_9_q0),
    .buff_A_10_address0(grp_compute_tile_fu_1082_buff_A_10_address0),
    .buff_A_10_ce0(grp_compute_tile_fu_1082_buff_A_10_ce0),
    .buff_A_10_q0(buff_A_10_q0),
    .buff_A_11_address0(grp_compute_tile_fu_1082_buff_A_11_address0),
    .buff_A_11_ce0(grp_compute_tile_fu_1082_buff_A_11_ce0),
    .buff_A_11_q0(buff_A_11_q0),
    .buff_A_12_address0(grp_compute_tile_fu_1082_buff_A_12_address0),
    .buff_A_12_ce0(grp_compute_tile_fu_1082_buff_A_12_ce0),
    .buff_A_12_q0(buff_A_12_q0),
    .buff_A_13_address0(grp_compute_tile_fu_1082_buff_A_13_address0),
    .buff_A_13_ce0(grp_compute_tile_fu_1082_buff_A_13_ce0),
    .buff_A_13_q0(buff_A_13_q0),
    .buff_A_14_address0(grp_compute_tile_fu_1082_buff_A_14_address0),
    .buff_A_14_ce0(grp_compute_tile_fu_1082_buff_A_14_ce0),
    .buff_A_14_q0(buff_A_14_q0),
    .buff_A_15_address0(grp_compute_tile_fu_1082_buff_A_15_address0),
    .buff_A_15_ce0(grp_compute_tile_fu_1082_buff_A_15_ce0),
    .buff_A_15_q0(buff_A_15_q0),
    .buff_B_0_address0(grp_compute_tile_fu_1082_buff_B_0_address0),
    .buff_B_0_ce0(grp_compute_tile_fu_1082_buff_B_0_ce0),
    .buff_B_0_q0(buff_B_0_q0),
    .buff_B_1_address0(grp_compute_tile_fu_1082_buff_B_1_address0),
    .buff_B_1_ce0(grp_compute_tile_fu_1082_buff_B_1_ce0),
    .buff_B_1_q0(buff_B_1_q0),
    .buff_B_2_address0(grp_compute_tile_fu_1082_buff_B_2_address0),
    .buff_B_2_ce0(grp_compute_tile_fu_1082_buff_B_2_ce0),
    .buff_B_2_q0(buff_B_2_q0),
    .buff_B_3_address0(grp_compute_tile_fu_1082_buff_B_3_address0),
    .buff_B_3_ce0(grp_compute_tile_fu_1082_buff_B_3_ce0),
    .buff_B_3_q0(buff_B_3_q0),
    .buff_B_4_address0(grp_compute_tile_fu_1082_buff_B_4_address0),
    .buff_B_4_ce0(grp_compute_tile_fu_1082_buff_B_4_ce0),
    .buff_B_4_q0(buff_B_4_q0),
    .buff_B_5_address0(grp_compute_tile_fu_1082_buff_B_5_address0),
    .buff_B_5_ce0(grp_compute_tile_fu_1082_buff_B_5_ce0),
    .buff_B_5_q0(buff_B_5_q0),
    .buff_B_6_address0(grp_compute_tile_fu_1082_buff_B_6_address0),
    .buff_B_6_ce0(grp_compute_tile_fu_1082_buff_B_6_ce0),
    .buff_B_6_q0(buff_B_6_q0),
    .buff_B_7_address0(grp_compute_tile_fu_1082_buff_B_7_address0),
    .buff_B_7_ce0(grp_compute_tile_fu_1082_buff_B_7_ce0),
    .buff_B_7_q0(buff_B_7_q0),
    .buff_B_8_address0(grp_compute_tile_fu_1082_buff_B_8_address0),
    .buff_B_8_ce0(grp_compute_tile_fu_1082_buff_B_8_ce0),
    .buff_B_8_q0(buff_B_8_q0),
    .buff_B_9_address0(grp_compute_tile_fu_1082_buff_B_9_address0),
    .buff_B_9_ce0(grp_compute_tile_fu_1082_buff_B_9_ce0),
    .buff_B_9_q0(buff_B_9_q0),
    .buff_B_10_address0(grp_compute_tile_fu_1082_buff_B_10_address0),
    .buff_B_10_ce0(grp_compute_tile_fu_1082_buff_B_10_ce0),
    .buff_B_10_q0(buff_B_10_q0),
    .buff_B_11_address0(grp_compute_tile_fu_1082_buff_B_11_address0),
    .buff_B_11_ce0(grp_compute_tile_fu_1082_buff_B_11_ce0),
    .buff_B_11_q0(buff_B_11_q0),
    .buff_B_12_address0(grp_compute_tile_fu_1082_buff_B_12_address0),
    .buff_B_12_ce0(grp_compute_tile_fu_1082_buff_B_12_ce0),
    .buff_B_12_q0(buff_B_12_q0),
    .buff_B_13_address0(grp_compute_tile_fu_1082_buff_B_13_address0),
    .buff_B_13_ce0(grp_compute_tile_fu_1082_buff_B_13_ce0),
    .buff_B_13_q0(buff_B_13_q0),
    .buff_B_14_address0(grp_compute_tile_fu_1082_buff_B_14_address0),
    .buff_B_14_ce0(grp_compute_tile_fu_1082_buff_B_14_ce0),
    .buff_B_14_q0(buff_B_14_q0),
    .buff_B_15_address0(grp_compute_tile_fu_1082_buff_B_15_address0),
    .buff_B_15_ce0(grp_compute_tile_fu_1082_buff_B_15_ce0),
    .buff_B_15_q0(buff_B_15_q0),
    .buff_C_address0(grp_compute_tile_fu_1082_buff_C_address0),
    .buff_C_ce0(grp_compute_tile_fu_1082_buff_C_ce0),
    .buff_C_we0(grp_compute_tile_fu_1082_buff_C_we0),
    .buff_C_d0(grp_compute_tile_fu_1082_buff_C_d0),
    .buff_C_address1(grp_compute_tile_fu_1082_buff_C_address1),
    .buff_C_ce1(grp_compute_tile_fu_1082_buff_C_ce1),
    .buff_C_q1(buff_C_q1),
    .alpha(alpha_read_reg_2126),
    .grp_fu_1120_p_din0(grp_compute_tile_fu_1082_grp_fu_1120_p_din0),
    .grp_fu_1120_p_din1(grp_compute_tile_fu_1082_grp_fu_1120_p_din1),
    .grp_fu_1120_p_dout0(grp_compute_tile_fu_1082_grp_fu_1120_p_dout0),
    .grp_fu_1120_p_ce(grp_compute_tile_fu_1082_grp_fu_1120_p_ce)
);

kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U71(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1120_p0),
    .din1(grp_fu_1120_p1),
    .ce(grp_fu_1120_ce),
    .dout(grp_fu_1120_p2)
);

kernel_gemm_mul_29ns_29ns_120_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 29 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 120 ))
mul_29ns_29ns_120_2_1_U72(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1206_p0),
    .din1(grp_fu_1206_p1),
    .ce(1'b1),
    .dout(grp_fu_1206_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U73(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln76_1_reg_2298),
    .din1(grp_fu_1362_p1),
    .ce(grp_fu_1362_ce),
    .dout(grp_fu_1362_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U74(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln12_2_reg_2414),
    .din1(grp_fu_1645_p1),
    .ce(grp_fu_1645_ce),
    .dout(grp_fu_1645_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U75(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln12_3_reg_2498),
    .din1(grp_fu_1832_p1),
    .ce(grp_fu_1832_ce),
    .dout(grp_fu_1832_p2)
);

kernel_gemm_mul_62s_32s_62_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 62 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_62s_32s_62_5_1_U76(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(add_ln44_1_reg_2613),
    .din1(grp_fu_2000_p1),
    .ce(grp_fu_2000_ce),
    .dout(grp_fu_2000_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln71_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end else if (((icmp_ln71_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state27) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((icmp_ln85_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state27)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state27);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter15 <= ap_enable_reg_pp1_iter14;
        end else if (((icmp_ln85_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp1_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b1 == ap_condition_pp2_exit_iter0_state44) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state43)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state44)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state44);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter10 <= ap_enable_reg_pp2_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter11 <= ap_enable_reg_pp2_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter12 <= ap_enable_reg_pp2_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter13 <= ap_enable_reg_pp2_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter14 <= ap_enable_reg_pp2_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter15 <= ap_enable_reg_pp2_iter14;
        end else if ((1'b1 == ap_CS_fsm_state43)) begin
            ap_enable_reg_pp2_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter5 <= ap_enable_reg_pp2_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter6 <= ap_enable_reg_pp2_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter7 <= ap_enable_reg_pp2_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter8 <= ap_enable_reg_pp2_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp2_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter9 <= ap_enable_reg_pp2_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp3_exit_iter0_state62) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((icmp_ln85_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state62)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state62);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter12 <= ap_enable_reg_pp3_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter13 <= ap_enable_reg_pp3_iter12;
        end else if (((icmp_ln85_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
            ap_enable_reg_pp3_iter13 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_compute_tile_fu_1082_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_compute_tile_fu_1082_ap_start_reg <= 1'b1;
        end else if ((grp_compute_tile_fu_1082_ap_ready == 1'b1)) begin
            grp_compute_tile_fu_1082_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln76_reg_2267_pp0_iter1_reg == 1'd0) & (1'd0 == and_ln81_fu_1384_p2))) begin
            ap_phi_reg_pp0_iter3_cond_reg_905 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_cond_reg_905 <= ap_phi_reg_pp0_iter2_cond_reg_905;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1))) begin
        if (((icmp_ln12_reg_2383_pp1_iter1_reg == 1'd0) & (1'd0 == and_ln17_fu_1668_p2))) begin
            ap_phi_reg_pp1_iter3_cond_i_reg_962 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter3_cond_i_reg_962 <= ap_phi_reg_pp1_iter2_cond_i_reg_962;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter6 == 1'b1))) begin
        if (((icmp_ln12_1_reg_2473_pp2_iter5_reg == 1'd0) & (1'd0 == and_ln17_1_fu_1862_p2))) begin
            ap_phi_reg_pp2_iter7_cond_i28_reg_1022 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter7_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter6_cond_i28_reg_1022;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_1_reg_1060 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln44_reg_2582 == 1'd0))) begin
        i_1_reg_1060 <= select_ln44_1_reg_2603;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_2_reg_1000 <= 5'd0;
    end else if (((icmp_ln12_1_reg_2473 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        i_2_reg_1000 <= select_ln12_6_reg_2493;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        i_3_reg_850 <= select_ln42_1_reg_2232;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_3_reg_850 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln12_reg_2383 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i_reg_940 <= select_ln12_3_reg_2409;
    end else if (((icmp_ln85_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        i_reg_940 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_reg_2267 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ii_reg_883 <= select_ln76_1_reg_2288;
    end else if (((icmp_ln71_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        ii_reg_883 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_1567_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indvar_flatten40_reg_929 <= add_ln12_4_fu_1547_p2;
    end else if (((icmp_ln85_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten40_reg_929 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        indvar_flatten57_reg_989 <= 9'd0;
    end else if (((icmp_ln12_1_fu_1765_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        indvar_flatten57_reg_989 <= add_ln12_5_fu_1744_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        indvar_flatten74_reg_1049 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_fu_1934_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        indvar_flatten74_reg_1049 <= add_ln44_2_fu_1914_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        indvar_flatten94_reg_839 <= add_ln71_3_reg_2215;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten94_reg_839 <= 120'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1296_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_872 <= add_ln76_2_fu_1276_p2;
    end else if (((icmp_ln71_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten_reg_872 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_1567_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        j_1_reg_951 <= add_ln13_fu_1626_p2;
    end else if (((icmp_ln85_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        j_1_reg_951 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        j_2_reg_1071 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_fu_1934_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        j_2_reg_1071 <= add_ln45_fu_1981_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        j_3_reg_1011 <= 5'd0;
    end else if (((icmp_ln12_1_fu_1765_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        j_3_reg_1011 <= add_ln13_1_fu_1812_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        j_reg_861 <= add_ln73_fu_2097_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_861 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1296_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        jj_reg_894 <= add_ln77_fu_1343_p2;
    end else if (((icmp_ln71_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        jj_reg_894 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        k_reg_917 <= 64'd0;
    end else if (((1'b1 == ap_CS_fsm_state61) & (grp_compute_tile_fu_1082_ap_done == 1'b1))) begin
        k_reg_917 <= add_ln85_reg_2567;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        A_read_reg_2136 <= A;
        B_read_reg_2131 <= B;
        C_read_reg_2141 <= C;
        alpha_read_reg_2126 <= alpha;
        beta_read_reg_2121 <= beta;
        ni_read_reg_2116 <= ni;
        nj_read_reg_2110 <= nj;
        nk_read_reg_2102 <= nk;
        select_ln71_1_reg_2152 <= select_ln71_1_fu_1192_p3;
        select_ln71_reg_2147 <= select_ln71_fu_1158_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_1_fu_1765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln12_1_reg_2477 <= add_ln12_1_fu_1771_p2;
        add_ln12_3_reg_2498 <= add_ln12_3_fu_1803_p2;
        icmp_ln13_1_reg_2482 <= icmp_ln13_1_fu_1777_p2;
        select_ln12_4_reg_2487 <= select_ln12_4_fu_1783_p3;
        trunc_ln12_2_reg_2503 <= trunc_ln12_2_fu_1808_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_1567_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln12_2_reg_2414 <= add_ln12_2_fu_1621_p2;
        add_ln12_reg_2387 <= add_ln12_fu_1573_p2;
        icmp_ln13_reg_2392 <= icmp_ln13_fu_1579_p2;
        select_ln12_1_reg_2404 <= select_ln12_1_fu_1601_p3;
        select_ln12_reg_2397 <= select_ln12_fu_1585_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_1_reg_2473_pp2_iter4_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        add_ln17_4_reg_2542 <= add_ln17_4_fu_1847_p2;
        icmp_ln17_1_reg_2547 <= icmp_ln17_1_fu_1852_p2;
        mul_ln12_1_reg_2517 <= grp_fu_1832_p2;
        zext_ln13_1_reg_2522[4 : 0] <= zext_ln13_1_fu_1836_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_reg_2383_pp1_iter4_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        add_ln17_reg_2443 <= add_ln17_fu_1676_p2;
        mul_ln12_reg_2438 <= grp_fu_1645_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_fu_1934_p2 == 1'd0))) begin
        add_ln44_1_reg_2613 <= add_ln44_1_fu_1976_p2;
        add_ln44_reg_2586 <= add_ln44_fu_1940_p2;
        icmp_ln45_reg_2591 <= icmp_ln45_fu_1946_p2;
        select_ln44_reg_2596 <= select_ln44_fu_1952_p3;
        trunc_ln50_reg_2608 <= trunc_ln50_fu_1968_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_reg_2582_pp3_iter4_reg == 1'd0))) begin
        add_ln49_reg_2647 <= add_ln49_fu_2051_p2;
        buff_C_addr_1_reg_2642 <= zext_ln50_1_fu_2043_p1;
        mul_ln44_reg_2637 <= grp_fu_2000_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln71_3_reg_2215 <= add_ln71_3_fu_1230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1296_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln76_1_reg_2298 <= add_ln76_1_fu_1338_p2;
        add_ln76_reg_2271 <= add_ln76_fu_1302_p2;
        icmp_ln77_reg_2276 <= icmp_ln77_fu_1308_p2;
        select_ln76_reg_2281 <= select_ln76_fu_1314_p3;
        trunc_ln81_reg_2293 <= trunc_ln81_fu_1330_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2267_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln81_reg_2332 <= add_ln81_fu_1413_p2;
        buff_C_addr_reg_2327 <= zext_ln81_1_fu_1405_p1;
        mul_ln76_reg_2322 <= grp_fu_1362_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        add_ln85_reg_2567 <= add_ln85_fu_1908_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_1_reg_2473_pp2_iter5_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        and_ln17_1_reg_2552 <= and_ln17_1_fu_1862_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        and_ln17_1_reg_2552_pp2_iter10_reg <= and_ln17_1_reg_2552_pp2_iter9_reg;
        and_ln17_1_reg_2552_pp2_iter11_reg <= and_ln17_1_reg_2552_pp2_iter10_reg;
        and_ln17_1_reg_2552_pp2_iter12_reg <= and_ln17_1_reg_2552_pp2_iter11_reg;
        and_ln17_1_reg_2552_pp2_iter13_reg <= and_ln17_1_reg_2552_pp2_iter12_reg;
        and_ln17_1_reg_2552_pp2_iter14_reg <= and_ln17_1_reg_2552_pp2_iter13_reg;
        and_ln17_1_reg_2552_pp2_iter7_reg <= and_ln17_1_reg_2552;
        and_ln17_1_reg_2552_pp2_iter8_reg <= and_ln17_1_reg_2552_pp2_iter7_reg;
        and_ln17_1_reg_2552_pp2_iter9_reg <= and_ln17_1_reg_2552_pp2_iter8_reg;
        cmp3_i18_mid1_reg_2512_pp2_iter2_reg <= cmp3_i18_mid1_reg_2512;
        cmp3_i18_mid1_reg_2512_pp2_iter3_reg <= cmp3_i18_mid1_reg_2512_pp2_iter2_reg;
        cmp3_i18_mid1_reg_2512_pp2_iter4_reg <= cmp3_i18_mid1_reg_2512_pp2_iter3_reg;
        cmp3_i18_mid1_reg_2512_pp2_iter5_reg <= cmp3_i18_mid1_reg_2512_pp2_iter4_reg;
        cmp3_i18_reg_2468_pp2_iter2_reg <= cmp3_i18_reg_2468_pp2_iter1_reg;
        cmp3_i18_reg_2468_pp2_iter3_reg <= cmp3_i18_reg_2468_pp2_iter2_reg;
        cmp3_i18_reg_2468_pp2_iter4_reg <= cmp3_i18_reg_2468_pp2_iter3_reg;
        cmp3_i18_reg_2468_pp2_iter5_reg <= cmp3_i18_reg_2468_pp2_iter4_reg;
        icmp_ln12_1_reg_2473_pp2_iter10_reg <= icmp_ln12_1_reg_2473_pp2_iter9_reg;
        icmp_ln12_1_reg_2473_pp2_iter11_reg <= icmp_ln12_1_reg_2473_pp2_iter10_reg;
        icmp_ln12_1_reg_2473_pp2_iter12_reg <= icmp_ln12_1_reg_2473_pp2_iter11_reg;
        icmp_ln12_1_reg_2473_pp2_iter13_reg <= icmp_ln12_1_reg_2473_pp2_iter12_reg;
        icmp_ln12_1_reg_2473_pp2_iter14_reg <= icmp_ln12_1_reg_2473_pp2_iter13_reg;
        icmp_ln12_1_reg_2473_pp2_iter2_reg <= icmp_ln12_1_reg_2473_pp2_iter1_reg;
        icmp_ln12_1_reg_2473_pp2_iter3_reg <= icmp_ln12_1_reg_2473_pp2_iter2_reg;
        icmp_ln12_1_reg_2473_pp2_iter4_reg <= icmp_ln12_1_reg_2473_pp2_iter3_reg;
        icmp_ln12_1_reg_2473_pp2_iter5_reg <= icmp_ln12_1_reg_2473_pp2_iter4_reg;
        icmp_ln12_1_reg_2473_pp2_iter6_reg <= icmp_ln12_1_reg_2473_pp2_iter5_reg;
        icmp_ln12_1_reg_2473_pp2_iter7_reg <= icmp_ln12_1_reg_2473_pp2_iter6_reg;
        icmp_ln12_1_reg_2473_pp2_iter8_reg <= icmp_ln12_1_reg_2473_pp2_iter7_reg;
        icmp_ln12_1_reg_2473_pp2_iter9_reg <= icmp_ln12_1_reg_2473_pp2_iter8_reg;
        icmp_ln13_1_reg_2482_pp2_iter2_reg <= icmp_ln13_1_reg_2482_pp2_iter1_reg;
        icmp_ln13_1_reg_2482_pp2_iter3_reg <= icmp_ln13_1_reg_2482_pp2_iter2_reg;
        icmp_ln13_1_reg_2482_pp2_iter4_reg <= icmp_ln13_1_reg_2482_pp2_iter3_reg;
        icmp_ln13_1_reg_2482_pp2_iter5_reg <= icmp_ln13_1_reg_2482_pp2_iter4_reg;
        select_ln12_4_reg_2487_pp2_iter2_reg <= select_ln12_4_reg_2487_pp2_iter1_reg;
        select_ln12_4_reg_2487_pp2_iter3_reg <= select_ln12_4_reg_2487_pp2_iter2_reg;
        select_ln12_4_reg_2487_pp2_iter4_reg <= select_ln12_4_reg_2487_pp2_iter3_reg;
        trunc_ln12_2_reg_2503_pp2_iter10_reg <= trunc_ln12_2_reg_2503_pp2_iter9_reg;
        trunc_ln12_2_reg_2503_pp2_iter11_reg <= trunc_ln12_2_reg_2503_pp2_iter10_reg;
        trunc_ln12_2_reg_2503_pp2_iter12_reg <= trunc_ln12_2_reg_2503_pp2_iter11_reg;
        trunc_ln12_2_reg_2503_pp2_iter13_reg <= trunc_ln12_2_reg_2503_pp2_iter12_reg;
        trunc_ln12_2_reg_2503_pp2_iter14_reg <= trunc_ln12_2_reg_2503_pp2_iter13_reg;
        trunc_ln12_2_reg_2503_pp2_iter2_reg <= trunc_ln12_2_reg_2503_pp2_iter1_reg;
        trunc_ln12_2_reg_2503_pp2_iter3_reg <= trunc_ln12_2_reg_2503_pp2_iter2_reg;
        trunc_ln12_2_reg_2503_pp2_iter4_reg <= trunc_ln12_2_reg_2503_pp2_iter3_reg;
        trunc_ln12_2_reg_2503_pp2_iter5_reg <= trunc_ln12_2_reg_2503_pp2_iter4_reg;
        trunc_ln12_2_reg_2503_pp2_iter6_reg <= trunc_ln12_2_reg_2503_pp2_iter5_reg;
        trunc_ln12_2_reg_2503_pp2_iter7_reg <= trunc_ln12_2_reg_2503_pp2_iter6_reg;
        trunc_ln12_2_reg_2503_pp2_iter8_reg <= trunc_ln12_2_reg_2503_pp2_iter7_reg;
        trunc_ln12_2_reg_2503_pp2_iter9_reg <= trunc_ln12_2_reg_2503_pp2_iter8_reg;
        zext_ln13_1_reg_2522_pp2_iter10_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter9_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter11_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter10_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter12_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter11_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter13_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter12_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter14_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter13_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter6_reg[4 : 0] <= zext_ln13_1_reg_2522[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter7_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter6_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter8_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter7_reg[4 : 0];
        zext_ln13_1_reg_2522_pp2_iter9_reg[4 : 0] <= zext_ln13_1_reg_2522_pp2_iter8_reg[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_reg_2383_pp1_iter1_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        and_ln17_reg_2434 <= and_ln17_fu_1668_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        and_ln17_reg_2434_pp1_iter10_reg <= and_ln17_reg_2434_pp1_iter9_reg;
        and_ln17_reg_2434_pp1_iter11_reg <= and_ln17_reg_2434_pp1_iter10_reg;
        and_ln17_reg_2434_pp1_iter12_reg <= and_ln17_reg_2434_pp1_iter11_reg;
        and_ln17_reg_2434_pp1_iter13_reg <= and_ln17_reg_2434_pp1_iter12_reg;
        and_ln17_reg_2434_pp1_iter14_reg <= and_ln17_reg_2434_pp1_iter13_reg;
        and_ln17_reg_2434_pp1_iter3_reg <= and_ln17_reg_2434;
        and_ln17_reg_2434_pp1_iter4_reg <= and_ln17_reg_2434_pp1_iter3_reg;
        and_ln17_reg_2434_pp1_iter5_reg <= and_ln17_reg_2434_pp1_iter4_reg;
        and_ln17_reg_2434_pp1_iter6_reg <= and_ln17_reg_2434_pp1_iter5_reg;
        and_ln17_reg_2434_pp1_iter7_reg <= and_ln17_reg_2434_pp1_iter6_reg;
        and_ln17_reg_2434_pp1_iter8_reg <= and_ln17_reg_2434_pp1_iter7_reg;
        and_ln17_reg_2434_pp1_iter9_reg <= and_ln17_reg_2434_pp1_iter8_reg;
        icmp_ln12_reg_2383_pp1_iter10_reg <= icmp_ln12_reg_2383_pp1_iter9_reg;
        icmp_ln12_reg_2383_pp1_iter11_reg <= icmp_ln12_reg_2383_pp1_iter10_reg;
        icmp_ln12_reg_2383_pp1_iter12_reg <= icmp_ln12_reg_2383_pp1_iter11_reg;
        icmp_ln12_reg_2383_pp1_iter13_reg <= icmp_ln12_reg_2383_pp1_iter12_reg;
        icmp_ln12_reg_2383_pp1_iter14_reg <= icmp_ln12_reg_2383_pp1_iter13_reg;
        icmp_ln12_reg_2383_pp1_iter2_reg <= icmp_ln12_reg_2383_pp1_iter1_reg;
        icmp_ln12_reg_2383_pp1_iter3_reg <= icmp_ln12_reg_2383_pp1_iter2_reg;
        icmp_ln12_reg_2383_pp1_iter4_reg <= icmp_ln12_reg_2383_pp1_iter3_reg;
        icmp_ln12_reg_2383_pp1_iter5_reg <= icmp_ln12_reg_2383_pp1_iter4_reg;
        icmp_ln12_reg_2383_pp1_iter6_reg <= icmp_ln12_reg_2383_pp1_iter5_reg;
        icmp_ln12_reg_2383_pp1_iter7_reg <= icmp_ln12_reg_2383_pp1_iter6_reg;
        icmp_ln12_reg_2383_pp1_iter8_reg <= icmp_ln12_reg_2383_pp1_iter7_reg;
        icmp_ln12_reg_2383_pp1_iter9_reg <= icmp_ln12_reg_2383_pp1_iter8_reg;
        select_ln12_1_reg_2404_pp1_iter10_reg <= select_ln12_1_reg_2404_pp1_iter9_reg;
        select_ln12_1_reg_2404_pp1_iter11_reg <= select_ln12_1_reg_2404_pp1_iter10_reg;
        select_ln12_1_reg_2404_pp1_iter12_reg <= select_ln12_1_reg_2404_pp1_iter11_reg;
        select_ln12_1_reg_2404_pp1_iter13_reg <= select_ln12_1_reg_2404_pp1_iter12_reg;
        select_ln12_1_reg_2404_pp1_iter14_reg <= select_ln12_1_reg_2404_pp1_iter13_reg;
        select_ln12_1_reg_2404_pp1_iter2_reg <= select_ln12_1_reg_2404_pp1_iter1_reg;
        select_ln12_1_reg_2404_pp1_iter3_reg <= select_ln12_1_reg_2404_pp1_iter2_reg;
        select_ln12_1_reg_2404_pp1_iter4_reg <= select_ln12_1_reg_2404_pp1_iter3_reg;
        select_ln12_1_reg_2404_pp1_iter5_reg <= select_ln12_1_reg_2404_pp1_iter4_reg;
        select_ln12_1_reg_2404_pp1_iter6_reg <= select_ln12_1_reg_2404_pp1_iter5_reg;
        select_ln12_1_reg_2404_pp1_iter7_reg <= select_ln12_1_reg_2404_pp1_iter6_reg;
        select_ln12_1_reg_2404_pp1_iter8_reg <= select_ln12_1_reg_2404_pp1_iter7_reg;
        select_ln12_1_reg_2404_pp1_iter9_reg <= select_ln12_1_reg_2404_pp1_iter8_reg;
        select_ln12_reg_2397_pp1_iter2_reg <= select_ln12_reg_2397_pp1_iter1_reg;
        select_ln12_reg_2397_pp1_iter3_reg <= select_ln12_reg_2397_pp1_iter2_reg;
        select_ln12_reg_2397_pp1_iter4_reg <= select_ln12_reg_2397_pp1_iter3_reg;
        trunc_ln17_reg_2448 <= trunc_ln17_fu_1681_p1;
        trunc_ln17_reg_2448_pp1_iter10_reg <= trunc_ln17_reg_2448_pp1_iter9_reg;
        trunc_ln17_reg_2448_pp1_iter11_reg <= trunc_ln17_reg_2448_pp1_iter10_reg;
        trunc_ln17_reg_2448_pp1_iter12_reg <= trunc_ln17_reg_2448_pp1_iter11_reg;
        trunc_ln17_reg_2448_pp1_iter13_reg <= trunc_ln17_reg_2448_pp1_iter12_reg;
        trunc_ln17_reg_2448_pp1_iter14_reg <= trunc_ln17_reg_2448_pp1_iter13_reg;
        trunc_ln17_reg_2448_pp1_iter6_reg <= trunc_ln17_reg_2448;
        trunc_ln17_reg_2448_pp1_iter7_reg <= trunc_ln17_reg_2448_pp1_iter6_reg;
        trunc_ln17_reg_2448_pp1_iter8_reg <= trunc_ln17_reg_2448_pp1_iter7_reg;
        trunc_ln17_reg_2448_pp1_iter9_reg <= trunc_ln17_reg_2448_pp1_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_reg_2582_pp3_iter1_reg == 1'd0))) begin
        and_ln49_reg_2633 <= and_ln49_fu_2022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp3_stage0_11001)) begin
        and_ln49_reg_2633_pp3_iter10_reg <= and_ln49_reg_2633_pp3_iter9_reg;
        and_ln49_reg_2633_pp3_iter11_reg <= and_ln49_reg_2633_pp3_iter10_reg;
        and_ln49_reg_2633_pp3_iter12_reg <= and_ln49_reg_2633_pp3_iter11_reg;
        and_ln49_reg_2633_pp3_iter3_reg <= and_ln49_reg_2633;
        and_ln49_reg_2633_pp3_iter4_reg <= and_ln49_reg_2633_pp3_iter3_reg;
        and_ln49_reg_2633_pp3_iter5_reg <= and_ln49_reg_2633_pp3_iter4_reg;
        and_ln49_reg_2633_pp3_iter6_reg <= and_ln49_reg_2633_pp3_iter5_reg;
        and_ln49_reg_2633_pp3_iter7_reg <= and_ln49_reg_2633_pp3_iter6_reg;
        and_ln49_reg_2633_pp3_iter8_reg <= and_ln49_reg_2633_pp3_iter7_reg;
        and_ln49_reg_2633_pp3_iter9_reg <= and_ln49_reg_2633_pp3_iter8_reg;
        icmp_ln44_reg_2582_pp3_iter2_reg <= icmp_ln44_reg_2582_pp3_iter1_reg;
        icmp_ln44_reg_2582_pp3_iter3_reg <= icmp_ln44_reg_2582_pp3_iter2_reg;
        icmp_ln44_reg_2582_pp3_iter4_reg <= icmp_ln44_reg_2582_pp3_iter3_reg;
        select_ln44_reg_2596_pp3_iter2_reg <= select_ln44_reg_2596_pp3_iter1_reg;
        select_ln44_reg_2596_pp3_iter3_reg <= select_ln44_reg_2596_pp3_iter2_reg;
        select_ln44_reg_2596_pp3_iter4_reg <= select_ln44_reg_2596_pp3_iter3_reg;
        trunc_ln50_reg_2608_pp3_iter2_reg <= trunc_ln50_reg_2608_pp3_iter1_reg;
        trunc_ln50_reg_2608_pp3_iter3_reg <= trunc_ln50_reg_2608_pp3_iter2_reg;
        trunc_ln50_reg_2608_pp3_iter4_reg <= trunc_ln50_reg_2608_pp3_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2267_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln81_reg_2318 <= and_ln81_fu_1384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln81_reg_2318_pp0_iter10_reg <= and_ln81_reg_2318_pp0_iter9_reg;
        and_ln81_reg_2318_pp0_iter11_reg <= and_ln81_reg_2318_pp0_iter10_reg;
        and_ln81_reg_2318_pp0_iter12_reg <= and_ln81_reg_2318_pp0_iter11_reg;
        and_ln81_reg_2318_pp0_iter13_reg <= and_ln81_reg_2318_pp0_iter12_reg;
        and_ln81_reg_2318_pp0_iter14_reg <= and_ln81_reg_2318_pp0_iter13_reg;
        and_ln81_reg_2318_pp0_iter15_reg <= and_ln81_reg_2318_pp0_iter14_reg;
        and_ln81_reg_2318_pp0_iter16_reg <= and_ln81_reg_2318_pp0_iter15_reg;
        and_ln81_reg_2318_pp0_iter17_reg <= and_ln81_reg_2318_pp0_iter16_reg;
        and_ln81_reg_2318_pp0_iter18_reg <= and_ln81_reg_2318_pp0_iter17_reg;
        and_ln81_reg_2318_pp0_iter3_reg <= and_ln81_reg_2318;
        and_ln81_reg_2318_pp0_iter4_reg <= and_ln81_reg_2318_pp0_iter3_reg;
        and_ln81_reg_2318_pp0_iter5_reg <= and_ln81_reg_2318_pp0_iter4_reg;
        and_ln81_reg_2318_pp0_iter6_reg <= and_ln81_reg_2318_pp0_iter5_reg;
        and_ln81_reg_2318_pp0_iter7_reg <= and_ln81_reg_2318_pp0_iter6_reg;
        and_ln81_reg_2318_pp0_iter8_reg <= and_ln81_reg_2318_pp0_iter7_reg;
        and_ln81_reg_2318_pp0_iter9_reg <= and_ln81_reg_2318_pp0_iter8_reg;
        buff_C_addr_reg_2327_pp0_iter10_reg <= buff_C_addr_reg_2327_pp0_iter9_reg;
        buff_C_addr_reg_2327_pp0_iter11_reg <= buff_C_addr_reg_2327_pp0_iter10_reg;
        buff_C_addr_reg_2327_pp0_iter12_reg <= buff_C_addr_reg_2327_pp0_iter11_reg;
        buff_C_addr_reg_2327_pp0_iter13_reg <= buff_C_addr_reg_2327_pp0_iter12_reg;
        buff_C_addr_reg_2327_pp0_iter14_reg <= buff_C_addr_reg_2327_pp0_iter13_reg;
        buff_C_addr_reg_2327_pp0_iter15_reg <= buff_C_addr_reg_2327_pp0_iter14_reg;
        buff_C_addr_reg_2327_pp0_iter16_reg <= buff_C_addr_reg_2327_pp0_iter15_reg;
        buff_C_addr_reg_2327_pp0_iter17_reg <= buff_C_addr_reg_2327_pp0_iter16_reg;
        buff_C_addr_reg_2327_pp0_iter18_reg <= buff_C_addr_reg_2327_pp0_iter17_reg;
        buff_C_addr_reg_2327_pp0_iter6_reg <= buff_C_addr_reg_2327;
        buff_C_addr_reg_2327_pp0_iter7_reg <= buff_C_addr_reg_2327_pp0_iter6_reg;
        buff_C_addr_reg_2327_pp0_iter8_reg <= buff_C_addr_reg_2327_pp0_iter7_reg;
        buff_C_addr_reg_2327_pp0_iter9_reg <= buff_C_addr_reg_2327_pp0_iter8_reg;
        icmp_ln76_reg_2267_pp0_iter10_reg <= icmp_ln76_reg_2267_pp0_iter9_reg;
        icmp_ln76_reg_2267_pp0_iter11_reg <= icmp_ln76_reg_2267_pp0_iter10_reg;
        icmp_ln76_reg_2267_pp0_iter12_reg <= icmp_ln76_reg_2267_pp0_iter11_reg;
        icmp_ln76_reg_2267_pp0_iter13_reg <= icmp_ln76_reg_2267_pp0_iter12_reg;
        icmp_ln76_reg_2267_pp0_iter14_reg <= icmp_ln76_reg_2267_pp0_iter13_reg;
        icmp_ln76_reg_2267_pp0_iter15_reg <= icmp_ln76_reg_2267_pp0_iter14_reg;
        icmp_ln76_reg_2267_pp0_iter16_reg <= icmp_ln76_reg_2267_pp0_iter15_reg;
        icmp_ln76_reg_2267_pp0_iter17_reg <= icmp_ln76_reg_2267_pp0_iter16_reg;
        icmp_ln76_reg_2267_pp0_iter18_reg <= icmp_ln76_reg_2267_pp0_iter17_reg;
        icmp_ln76_reg_2267_pp0_iter2_reg <= icmp_ln76_reg_2267_pp0_iter1_reg;
        icmp_ln76_reg_2267_pp0_iter3_reg <= icmp_ln76_reg_2267_pp0_iter2_reg;
        icmp_ln76_reg_2267_pp0_iter4_reg <= icmp_ln76_reg_2267_pp0_iter3_reg;
        icmp_ln76_reg_2267_pp0_iter5_reg <= icmp_ln76_reg_2267_pp0_iter4_reg;
        icmp_ln76_reg_2267_pp0_iter6_reg <= icmp_ln76_reg_2267_pp0_iter5_reg;
        icmp_ln76_reg_2267_pp0_iter7_reg <= icmp_ln76_reg_2267_pp0_iter6_reg;
        icmp_ln76_reg_2267_pp0_iter8_reg <= icmp_ln76_reg_2267_pp0_iter7_reg;
        icmp_ln76_reg_2267_pp0_iter9_reg <= icmp_ln76_reg_2267_pp0_iter8_reg;
        select_ln76_reg_2281_pp0_iter2_reg <= select_ln76_reg_2281_pp0_iter1_reg;
        select_ln76_reg_2281_pp0_iter3_reg <= select_ln76_reg_2281_pp0_iter2_reg;
        select_ln76_reg_2281_pp0_iter4_reg <= select_ln76_reg_2281_pp0_iter3_reg;
        trunc_ln81_reg_2293_pp0_iter2_reg <= trunc_ln81_reg_2293_pp0_iter1_reg;
        trunc_ln81_reg_2293_pp0_iter3_reg <= trunc_ln81_reg_2293_pp0_iter2_reg;
        trunc_ln81_reg_2293_pp0_iter4_reg <= trunc_ln81_reg_2293_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_cond_reg_905 <= ap_phi_reg_pp0_iter9_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_cond_reg_905 <= ap_phi_reg_pp0_iter10_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_cond_reg_905 <= ap_phi_reg_pp0_iter11_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_cond_reg_905 <= ap_phi_reg_pp0_iter12_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_cond_reg_905 <= ap_phi_reg_pp0_iter13_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_cond_reg_905 <= ap_phi_reg_pp0_iter14_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_cond_reg_905 <= ap_phi_reg_pp0_iter15_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_cond_reg_905 <= ap_phi_reg_pp0_iter16_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_cond_reg_905 <= ap_phi_reg_pp0_iter17_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_cond_reg_905 <= ap_phi_reg_pp0_iter18_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_cond_reg_905 <= ap_phi_reg_pp0_iter0_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_cond_reg_905 <= ap_phi_reg_pp0_iter1_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_cond_reg_905 <= ap_phi_reg_pp0_iter3_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_cond_reg_905 <= ap_phi_reg_pp0_iter4_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_cond_reg_905 <= ap_phi_reg_pp0_iter5_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_cond_reg_905 <= ap_phi_reg_pp0_iter6_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_cond_reg_905 <= ap_phi_reg_pp0_iter7_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_cond_reg_905 <= ap_phi_reg_pp0_iter8_cond_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter9 == 1'b1))) begin
        ap_phi_reg_pp1_iter10_cond_i_reg_962 <= ap_phi_reg_pp1_iter9_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter10 == 1'b1))) begin
        ap_phi_reg_pp1_iter11_cond_i_reg_962 <= ap_phi_reg_pp1_iter10_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter11 == 1'b1))) begin
        ap_phi_reg_pp1_iter12_cond_i_reg_962 <= ap_phi_reg_pp1_iter11_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter12 == 1'b1))) begin
        ap_phi_reg_pp1_iter13_cond_i_reg_962 <= ap_phi_reg_pp1_iter12_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter13 == 1'b1))) begin
        ap_phi_reg_pp1_iter14_cond_i_reg_962 <= ap_phi_reg_pp1_iter13_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter15_cond_i_reg_962 <= ap_phi_reg_pp1_iter14_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter1_cond_i_reg_962 <= ap_phi_reg_pp1_iter0_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_reg_pp1_iter2_cond_i_reg_962 <= ap_phi_reg_pp1_iter1_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter3 == 1'b1))) begin
        ap_phi_reg_pp1_iter4_cond_i_reg_962 <= ap_phi_reg_pp1_iter3_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1))) begin
        ap_phi_reg_pp1_iter5_cond_i_reg_962 <= ap_phi_reg_pp1_iter4_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1))) begin
        ap_phi_reg_pp1_iter6_cond_i_reg_962 <= ap_phi_reg_pp1_iter5_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_reg_pp1_iter7_cond_i_reg_962 <= ap_phi_reg_pp1_iter6_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter8_cond_i_reg_962 <= ap_phi_reg_pp1_iter7_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter8 == 1'b1))) begin
        ap_phi_reg_pp1_iter9_cond_i_reg_962 <= ap_phi_reg_pp1_iter8_cond_i_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter9 == 1'b1))) begin
        ap_phi_reg_pp2_iter10_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter9_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter10 == 1'b1))) begin
        ap_phi_reg_pp2_iter11_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter10_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter11 == 1'b1))) begin
        ap_phi_reg_pp2_iter12_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter11_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter12 == 1'b1))) begin
        ap_phi_reg_pp2_iter13_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter12_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter13 == 1'b1))) begin
        ap_phi_reg_pp2_iter14_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter13_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter15_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter14_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter1_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter0_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_reg_pp2_iter2_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter1_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter2 == 1'b1))) begin
        ap_phi_reg_pp2_iter3_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter2_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter3 == 1'b1))) begin
        ap_phi_reg_pp2_iter4_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter3_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter4 == 1'b1))) begin
        ap_phi_reg_pp2_iter5_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter4_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter5 == 1'b1))) begin
        ap_phi_reg_pp2_iter6_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter5_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        ap_phi_reg_pp2_iter8_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter7_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter8 == 1'b1))) begin
        ap_phi_reg_pp2_iter9_cond_i28_reg_1022 <= ap_phi_reg_pp2_iter8_cond_i28_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_reg_2383_pp1_iter13_reg == 1'd0) & (1'd1 == and_ln17_reg_2434_pp1_iter13_reg) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        bitcast_ln17_reg_2458 <= bitcast_ln17_fu_1721_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bound82_reg_2210 <= grp_fu_1206_p2;
        sext_ln71_1_reg_2182 <= sext_ln71_1_fu_1218_p1;
        sext_ln71_2_reg_2192 <= sext_ln71_2_fu_1221_p1;
        sext_ln71_3_reg_2175 <= sext_ln71_3_fu_1215_p1;
        sext_ln71_4_reg_2205 <= sext_ln71_4_fu_1227_p1;
        sext_ln71_7_reg_2199 <= sext_ln71_7_fu_1224_p1;
        sext_ln71_reg_2167 <= sext_ln71_fu_1212_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp3_iter7 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter6_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        buff_C_load_reg_2658 <= buff_C_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_1_reg_2482 == 1'd1) & (icmp_ln12_1_reg_2473 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cmp3_i18_mid1_reg_2512 <= cmp3_i18_mid1_fu_1827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        cmp3_i18_reg_2468 <= cmp3_i18_fu_1760_p2;
        cmp3_i18_reg_2468_pp2_iter1_reg <= cmp3_i18_reg_2468;
        icmp_ln12_1_reg_2473 <= icmp_ln12_1_fu_1765_p2;
        icmp_ln12_1_reg_2473_pp2_iter1_reg <= icmp_ln12_1_reg_2473;
        icmp_ln13_1_reg_2482_pp2_iter1_reg <= icmp_ln13_1_reg_2482;
        select_ln12_4_reg_2487_pp2_iter1_reg <= select_ln12_4_reg_2487;
        trunc_ln12_2_reg_2503_pp2_iter1_reg <= trunc_ln12_2_reg_2503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln45_reg_2591 == 1'd1) & (icmp_ln44_reg_2582 == 1'd0))) begin
        cmp3_i38_mid1_reg_2623 <= cmp3_i38_mid1_fu_1995_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        cmp3_i38_reg_2577 <= cmp3_i38_fu_1929_p2;
        cmp3_i38_reg_2577_pp3_iter1_reg <= cmp3_i38_reg_2577;
        icmp_ln44_reg_2582 <= icmp_ln44_fu_1934_p2;
        icmp_ln44_reg_2582_pp3_iter1_reg <= icmp_ln44_reg_2582;
        icmp_ln45_reg_2591_pp3_iter1_reg <= icmp_ln45_reg_2591;
        select_ln44_reg_2596_pp3_iter1_reg <= select_ln44_reg_2596;
        trunc_ln50_reg_2608_pp3_iter1_reg <= trunc_ln50_reg_2608;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln13_reg_2392 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln12_reg_2383 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        cmp3_i_mid1_reg_2424 <= cmp3_i_mid1_fu_1640_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        cmp3_i_reg_2378 <= cmp3_i_fu_1562_p2;
        cmp3_i_reg_2378_pp1_iter1_reg <= cmp3_i_reg_2378;
        icmp_ln12_reg_2383 <= icmp_ln12_fu_1567_p2;
        icmp_ln12_reg_2383_pp1_iter1_reg <= icmp_ln12_reg_2383;
        icmp_ln13_reg_2392_pp1_iter1_reg <= icmp_ln13_reg_2392;
        select_ln12_1_reg_2404_pp1_iter1_reg <= select_ln12_1_reg_2404;
        select_ln12_reg_2397_pp1_iter1_reg <= select_ln12_reg_2397;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_reg_2276 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_reg_2267 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp5_mid1_reg_2308 <= cmp5_mid1_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        cmp5_reg_2262 <= cmp5_fu_1291_p2;
        cmp5_reg_2262_pp0_iter1_reg <= cmp5_reg_2262;
        icmp_ln76_reg_2267 <= icmp_ln76_fu_1296_p2;
        icmp_ln76_reg_2267_pp0_iter1_reg <= icmp_ln76_reg_2267;
        icmp_ln77_reg_2276_pp0_iter1_reg <= icmp_ln77_reg_2276;
        select_ln76_reg_2281_pp0_iter1_reg <= select_ln76_reg_2281;
        trunc_ln81_reg_2293_pp0_iter1_reg <= trunc_ln81_reg_2293;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_reg_2383_pp1_iter5_reg == 1'd0) & (1'd1 == and_ln17_reg_2434_pp1_iter5_reg) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        gmem0_addr_1_reg_2452 <= sext_ln17_fu_1711_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln49_reg_2633_pp3_iter5_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_addr_2_reg_2652 <= sext_ln50_fu_2083_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op240_read_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem0_addr_read_reg_2343 <= gmem0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_reg_2267_pp0_iter5_reg == 1'd0) & (1'd1 == and_ln81_reg_2318_pp0_iter5_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        gmem0_addr_reg_2337 <= sext_ln81_fu_1445_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op431_read_state58 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_addr_read_reg_2562 <= gmem1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_1_reg_2473_pp2_iter5_reg == 1'd0) & (1'd1 == and_ln17_1_fu_1862_p2) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_addr_reg_2556 <= sext_ln17_1_fu_1894_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln12_reg_2383 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln17_reg_2429 <= icmp_ln17_fu_1658_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_reg_2582 == 1'd0))) begin
        icmp_ln49_reg_2628 <= icmp_ln49_fu_2012_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_reg_2267 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln81_reg_2313 <= icmp_ln81_fu_1374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (icmp_ln76_reg_2267_pp0_iter17_reg == 1'd0) & (1'd1 == and_ln81_reg_2318_pp0_iter17_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul8_reg_2353 <= grp_fu_1120_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_fu_1567_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        select_ln12_3_reg_2409 <= select_ln12_3_fu_1609_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln12_1_fu_1765_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        select_ln12_6_reg_2493 <= select_ln12_6_fu_1791_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_1236_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln42_1_reg_2232 <= select_ln42_1_fu_1260_p3;
        select_ln42_reg_2224 <= select_ln42_fu_1252_p3;
        trunc_ln42_reg_2243 <= trunc_ln42_fu_1268_p1;
        trunc_ln80_reg_2250 <= trunc_ln80_fu_1272_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln44_fu_1934_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        select_ln44_1_reg_2603 <= select_ln44_1_fu_1960_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln76_fu_1296_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln76_1_reg_2288 <= select_ln76_1_fu_1322_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        sext_ln85_reg_2358[63 : 4] <= sext_ln85_fu_1534_p1[63 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln85_fu_1538_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        trunc_ln16_reg_2367 <= trunc_ln16_fu_1543_p1;
    end
end

always @ (*) begin
    if ((icmp_ln76_fu_1296_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln12_fu_1567_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state27 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state27 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln12_1_fu_1765_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state44 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state44 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln44_fu_1934_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state62 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state62 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter15 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b0) & (ap_enable_reg_pp2_iter7 == 1'b0) & (ap_enable_reg_pp2_iter15 == 1'b0) & (ap_enable_reg_pp2_iter13 == 1'b0) & (ap_enable_reg_pp2_iter12 == 1'b0) & (ap_enable_reg_pp2_iter11 == 1'b0) & (ap_enable_reg_pp2_iter10 == 1'b0) & (ap_enable_reg_pp2_iter9 == 1'b0) & (ap_enable_reg_pp2_iter8 == 1'b0) & (ap_enable_reg_pp2_iter6 == 1'b0) & (ap_enable_reg_pp2_iter5 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b0) & (ap_enable_reg_pp3_iter8 == 1'b0) & (ap_enable_reg_pp3_iter7 == 1'b0) & (ap_enable_reg_pp3_iter12 == 1'b0) & (ap_enable_reg_pp3_iter11 == 1'b0) & (ap_enable_reg_pp3_iter10 == 1'b0) & (ap_enable_reg_pp3_iter9 == 1'b0) & (ap_enable_reg_pp3_iter6 == 1'b0) & (ap_enable_reg_pp3_iter5 == 1'b0) & (ap_enable_reg_pp3_iter4 == 1'b0) & (ap_enable_reg_pp3_iter3 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln12_1_reg_2473_pp2_iter14_reg == 1'd0) & (1'd1 == and_ln17_1_reg_2552_pp2_iter14_reg))) begin
        ap_phi_mux_cond_i28_phi_fu_1026_p4 = bitcast_ln17_1_fu_1904_p1;
    end else begin
        ap_phi_mux_cond_i28_phi_fu_1026_p4 = ap_phi_reg_pp2_iter15_cond_i28_reg_1022;
    end
end

always @ (*) begin
    if (((icmp_ln12_reg_2383_pp1_iter14_reg == 1'd0) & (1'd1 == and_ln17_reg_2434_pp1_iter14_reg))) begin
        ap_phi_mux_cond_i_phi_fu_966_p4 = bitcast_ln17_reg_2458;
    end else begin
        ap_phi_mux_cond_i_phi_fu_966_p4 = ap_phi_reg_pp1_iter15_cond_i_reg_962;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_2267_pp0_iter18_reg == 1'd0) & (1'd1 == and_ln81_reg_2318_pp0_iter18_reg))) begin
        ap_phi_mux_cond_phi_fu_909_p4 = mul8_reg_2353;
    end else begin
        ap_phi_mux_cond_phi_fu_909_p4 = ap_phi_reg_pp0_iter19_cond_reg_905;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln44_reg_2582 == 1'd0))) begin
        ap_phi_mux_i_1_phi_fu_1064_p4 = select_ln44_1_reg_2603;
    end else begin
        ap_phi_mux_i_1_phi_fu_1064_p4 = i_1_reg_1060;
    end
end

always @ (*) begin
    if (((icmp_ln12_1_reg_2473 == 1'd0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        ap_phi_mux_i_2_phi_fu_1004_p4 = select_ln12_6_reg_2493;
    end else begin
        ap_phi_mux_i_2_phi_fu_1004_p4 = i_2_reg_1000;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln12_reg_2383 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_i_phi_fu_944_p4 = select_ln12_3_reg_2409;
    end else begin
        ap_phi_mux_i_phi_fu_944_p4 = i_reg_940;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln76_reg_2267 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_ii_phi_fu_887_p4 = select_ln76_1_reg_2288;
    end else begin
        ap_phi_mux_ii_phi_fu_887_p4 = ii_reg_883;
    end
end

always @ (*) begin
    if (((icmp_ln71_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_0_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_0_address0 = grp_compute_tile_fu_1082_buff_A_0_address0;
    end else begin
        buff_A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_0_ce0 = grp_compute_tile_fu_1082_buff_A_0_ce0;
    end else begin
        buff_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_0_we0 = 1'b1;
    end else begin
        buff_A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_10_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_10_address0 = grp_compute_tile_fu_1082_buff_A_10_address0;
    end else begin
        buff_A_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_10_ce0 = grp_compute_tile_fu_1082_buff_A_10_ce0;
    end else begin
        buff_A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd10) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_10_we0 = 1'b1;
    end else begin
        buff_A_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_11_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_11_address0 = grp_compute_tile_fu_1082_buff_A_11_address0;
    end else begin
        buff_A_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_11_ce0 = grp_compute_tile_fu_1082_buff_A_11_ce0;
    end else begin
        buff_A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd11) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_11_we0 = 1'b1;
    end else begin
        buff_A_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_12_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_12_address0 = grp_compute_tile_fu_1082_buff_A_12_address0;
    end else begin
        buff_A_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_12_ce0 = grp_compute_tile_fu_1082_buff_A_12_ce0;
    end else begin
        buff_A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd12) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_12_we0 = 1'b1;
    end else begin
        buff_A_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_13_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_13_address0 = grp_compute_tile_fu_1082_buff_A_13_address0;
    end else begin
        buff_A_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_13_ce0 = grp_compute_tile_fu_1082_buff_A_13_ce0;
    end else begin
        buff_A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd13) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_13_we0 = 1'b1;
    end else begin
        buff_A_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_14_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_14_address0 = grp_compute_tile_fu_1082_buff_A_14_address0;
    end else begin
        buff_A_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_14_ce0 = grp_compute_tile_fu_1082_buff_A_14_ce0;
    end else begin
        buff_A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd14) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_14_we0 = 1'b1;
    end else begin
        buff_A_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_15_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_15_address0 = grp_compute_tile_fu_1082_buff_A_15_address0;
    end else begin
        buff_A_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_15_ce0 = grp_compute_tile_fu_1082_buff_A_15_ce0;
    end else begin
        buff_A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd15) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_15_we0 = 1'b1;
    end else begin
        buff_A_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_1_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_1_address0 = grp_compute_tile_fu_1082_buff_A_1_address0;
    end else begin
        buff_A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_1_ce0 = grp_compute_tile_fu_1082_buff_A_1_ce0;
    end else begin
        buff_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_1_we0 = 1'b1;
    end else begin
        buff_A_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_2_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_2_address0 = grp_compute_tile_fu_1082_buff_A_2_address0;
    end else begin
        buff_A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_2_ce0 = grp_compute_tile_fu_1082_buff_A_2_ce0;
    end else begin
        buff_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd2) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_2_we0 = 1'b1;
    end else begin
        buff_A_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_3_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_3_address0 = grp_compute_tile_fu_1082_buff_A_3_address0;
    end else begin
        buff_A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_3_ce0 = grp_compute_tile_fu_1082_buff_A_3_ce0;
    end else begin
        buff_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd3) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_3_we0 = 1'b1;
    end else begin
        buff_A_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_4_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_4_address0 = grp_compute_tile_fu_1082_buff_A_4_address0;
    end else begin
        buff_A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_4_ce0 = grp_compute_tile_fu_1082_buff_A_4_ce0;
    end else begin
        buff_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd4) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_4_we0 = 1'b1;
    end else begin
        buff_A_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_5_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_5_address0 = grp_compute_tile_fu_1082_buff_A_5_address0;
    end else begin
        buff_A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_5_ce0 = grp_compute_tile_fu_1082_buff_A_5_ce0;
    end else begin
        buff_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd5) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_5_we0 = 1'b1;
    end else begin
        buff_A_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_6_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_6_address0 = grp_compute_tile_fu_1082_buff_A_6_address0;
    end else begin
        buff_A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_6_ce0 = grp_compute_tile_fu_1082_buff_A_6_ce0;
    end else begin
        buff_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd6) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_6_we0 = 1'b1;
    end else begin
        buff_A_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_7_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_7_address0 = grp_compute_tile_fu_1082_buff_A_7_address0;
    end else begin
        buff_A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_7_ce0 = grp_compute_tile_fu_1082_buff_A_7_ce0;
    end else begin
        buff_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd7) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_7_we0 = 1'b1;
    end else begin
        buff_A_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_8_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_8_address0 = grp_compute_tile_fu_1082_buff_A_8_address0;
    end else begin
        buff_A_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_8_ce0 = grp_compute_tile_fu_1082_buff_A_8_ce0;
    end else begin
        buff_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd8) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_8_we0 = 1'b1;
    end else begin
        buff_A_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_9_address0 = select_ln12_1_cast_fu_1725_p1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_9_address0 = grp_compute_tile_fu_1082_buff_A_9_address0;
    end else begin
        buff_A_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_A_9_ce0 = grp_compute_tile_fu_1082_buff_A_9_ce0;
    end else begin
        buff_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln17_reg_2448_pp1_iter14_reg == 4'd9) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter15 == 1'b1))) begin
        buff_A_9_we0 = 1'b1;
    end else begin
        buff_A_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_0_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_0_address0 = grp_compute_tile_fu_1082_buff_B_0_address0;
    end else begin
        buff_B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_0_ce0 = grp_compute_tile_fu_1082_buff_B_0_ce0;
    end else begin
        buff_B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd0))) begin
        buff_B_0_we0 = 1'b1;
    end else begin
        buff_B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_10_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_10_address0 = grp_compute_tile_fu_1082_buff_B_10_address0;
    end else begin
        buff_B_10_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_10_ce0 = grp_compute_tile_fu_1082_buff_B_10_ce0;
    end else begin
        buff_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd10))) begin
        buff_B_10_we0 = 1'b1;
    end else begin
        buff_B_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_11_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_11_address0 = grp_compute_tile_fu_1082_buff_B_11_address0;
    end else begin
        buff_B_11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_11_ce0 = grp_compute_tile_fu_1082_buff_B_11_ce0;
    end else begin
        buff_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd11))) begin
        buff_B_11_we0 = 1'b1;
    end else begin
        buff_B_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_12_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_12_address0 = grp_compute_tile_fu_1082_buff_B_12_address0;
    end else begin
        buff_B_12_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_12_ce0 = grp_compute_tile_fu_1082_buff_B_12_ce0;
    end else begin
        buff_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd12))) begin
        buff_B_12_we0 = 1'b1;
    end else begin
        buff_B_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_13_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_13_address0 = grp_compute_tile_fu_1082_buff_B_13_address0;
    end else begin
        buff_B_13_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_13_ce0 = grp_compute_tile_fu_1082_buff_B_13_ce0;
    end else begin
        buff_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd13))) begin
        buff_B_13_we0 = 1'b1;
    end else begin
        buff_B_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_14_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_14_address0 = grp_compute_tile_fu_1082_buff_B_14_address0;
    end else begin
        buff_B_14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_14_ce0 = grp_compute_tile_fu_1082_buff_B_14_ce0;
    end else begin
        buff_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd14))) begin
        buff_B_14_we0 = 1'b1;
    end else begin
        buff_B_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_15_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_15_address0 = grp_compute_tile_fu_1082_buff_B_15_address0;
    end else begin
        buff_B_15_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_15_ce0 = grp_compute_tile_fu_1082_buff_B_15_ce0;
    end else begin
        buff_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd15))) begin
        buff_B_15_we0 = 1'b1;
    end else begin
        buff_B_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_1_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_1_address0 = grp_compute_tile_fu_1082_buff_B_1_address0;
    end else begin
        buff_B_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_1_ce0 = grp_compute_tile_fu_1082_buff_B_1_ce0;
    end else begin
        buff_B_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd1))) begin
        buff_B_1_we0 = 1'b1;
    end else begin
        buff_B_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_2_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_2_address0 = grp_compute_tile_fu_1082_buff_B_2_address0;
    end else begin
        buff_B_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_2_ce0 = grp_compute_tile_fu_1082_buff_B_2_ce0;
    end else begin
        buff_B_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd2))) begin
        buff_B_2_we0 = 1'b1;
    end else begin
        buff_B_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_3_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_3_address0 = grp_compute_tile_fu_1082_buff_B_3_address0;
    end else begin
        buff_B_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_3_ce0 = grp_compute_tile_fu_1082_buff_B_3_ce0;
    end else begin
        buff_B_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd3))) begin
        buff_B_3_we0 = 1'b1;
    end else begin
        buff_B_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_4_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_4_address0 = grp_compute_tile_fu_1082_buff_B_4_address0;
    end else begin
        buff_B_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_4_ce0 = grp_compute_tile_fu_1082_buff_B_4_ce0;
    end else begin
        buff_B_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd4))) begin
        buff_B_4_we0 = 1'b1;
    end else begin
        buff_B_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_5_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_5_address0 = grp_compute_tile_fu_1082_buff_B_5_address0;
    end else begin
        buff_B_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_5_ce0 = grp_compute_tile_fu_1082_buff_B_5_ce0;
    end else begin
        buff_B_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd5))) begin
        buff_B_5_we0 = 1'b1;
    end else begin
        buff_B_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_6_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_6_address0 = grp_compute_tile_fu_1082_buff_B_6_address0;
    end else begin
        buff_B_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_6_ce0 = grp_compute_tile_fu_1082_buff_B_6_ce0;
    end else begin
        buff_B_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd6))) begin
        buff_B_6_we0 = 1'b1;
    end else begin
        buff_B_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_7_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_7_address0 = grp_compute_tile_fu_1082_buff_B_7_address0;
    end else begin
        buff_B_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_7_ce0 = grp_compute_tile_fu_1082_buff_B_7_ce0;
    end else begin
        buff_B_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd7))) begin
        buff_B_7_we0 = 1'b1;
    end else begin
        buff_B_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_8_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_8_address0 = grp_compute_tile_fu_1082_buff_B_8_address0;
    end else begin
        buff_B_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_8_ce0 = grp_compute_tile_fu_1082_buff_B_8_ce0;
    end else begin
        buff_B_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd8))) begin
        buff_B_8_we0 = 1'b1;
    end else begin
        buff_B_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_9_address0 = zext_ln13_1_reg_2522_pp2_iter14_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_9_address0 = grp_compute_tile_fu_1082_buff_B_9_address0;
    end else begin
        buff_B_9_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1))) begin
        buff_B_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_B_9_ce0 = grp_compute_tile_fu_1082_buff_B_9_ce0;
    end else begin
        buff_B_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter15 == 1'b1) & (trunc_ln12_2_reg_2503_pp2_iter14_reg == 4'd9))) begin
        buff_B_9_we0 = 1'b1;
    end else begin
        buff_B_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter6 == 1'b1))) begin
        buff_C_address0 = buff_C_addr_1_reg_2642;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        buff_C_address0 = buff_C_addr_reg_2327_pp0_iter18_reg;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_address0 = grp_compute_tile_fu_1082_buff_C_address0;
    end else begin
        buff_C_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter6 == 1'b1)))) begin
        buff_C_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_ce0 = grp_compute_tile_fu_1082_buff_C_ce0;
    end else begin
        buff_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_ce1 = grp_compute_tile_fu_1082_buff_C_ce1;
    end else begin
        buff_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        buff_C_d0 = ap_phi_mux_cond_phi_fu_909_p4;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_d0 = grp_compute_tile_fu_1082_buff_C_d0;
    end else begin
        buff_C_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln76_reg_2267_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        buff_C_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        buff_C_we0 = grp_compute_tile_fu_1082_buff_C_we0;
    end else begin
        buff_C_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op314_readreq_state34 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        gmem0_ARADDR = gmem0_addr_1_reg_2452;
    end else if (((ap_predicate_op233_readreq_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        gmem0_ARADDR = gmem0_addr_reg_2337;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op314_readreq_state34 == 1'b1) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op233_readreq_state12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        gmem0_ARVALID = 1'b1;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter7 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter6_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_AWVALID = 1'b1;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter12_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_BREADY = 1'b1;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op321_read_state41 == 1'b1) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_predicate_op240_read_state19 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        gmem0_RREADY = 1'b1;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter8 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter7_reg) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        gmem0_WVALID = 1'b1;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln12_reg_2383_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'd1 == and_ln17_reg_2434_pp1_iter6_reg) & (1'b0 == ap_block_pp1_stage0)) | ((1'd1 == and_ln81_reg_2318_pp0_iter6_reg) & (icmp_ln76_reg_2267_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter7 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter6_reg) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter12_reg) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((((icmp_ln12_reg_2383_pp1_iter13_reg == 1'd0) & (ap_enable_reg_pp1_iter14 == 1'b1) & (1'd1 == and_ln17_reg_2434_pp1_iter13_reg) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln76_reg_2267_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'd1 == and_ln81_reg_2318_pp0_iter13_reg) & (1'b0 == ap_block_pp0_stage0)))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter8 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter7_reg) & (1'b0 == ap_block_pp3_stage0))) begin
        gmem0_blk_n_W = m_axi_gmem0_WREADY;
    end else begin
        gmem0_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op424_readreq_state51 == 1'b1) & (ap_enable_reg_pp2_iter7 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_ARVALID = 1'b1;
    end else begin
        gmem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op431_read_state58 == 1'b1) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        gmem1_RREADY = 1'b1;
    end else begin
        gmem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln12_1_reg_2473_pp2_iter6_reg == 1'd0) & (ap_enable_reg_pp2_iter7 == 1'b1) & (1'd1 == and_ln17_1_reg_2552) & (1'b0 == ap_block_pp2_stage0))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln12_1_reg_2473_pp2_iter13_reg == 1'd0) & (ap_enable_reg_pp2_iter14 == 1'b1) & (1'd1 == and_ln17_1_reg_2552_pp2_iter13_reg) & (1'b0 == ap_block_pp2_stage0))) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1120_ce = grp_compute_tile_fu_1082_grp_fu_1120_p_ce;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1120_ce = 1'b1;
    end else begin
        grp_fu_1120_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1120_p0 = grp_compute_tile_fu_1082_grp_fu_1120_p_din0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        grp_fu_1120_p0 = bitcast_ln81_fu_1455_p1;
    end else begin
        grp_fu_1120_p0 = bitcast_ln81_fu_1455_p1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state60))) begin
        grp_fu_1120_p1 = grp_compute_tile_fu_1082_grp_fu_1120_p_din1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        grp_fu_1120_p1 = beta_read_reg_2121;
    end else begin
        grp_fu_1120_p1 = beta_read_reg_2121;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1362_ce = 1'b1;
    end else begin
        grp_fu_1362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        grp_fu_1645_ce = 1'b1;
    end else begin
        grp_fu_1645_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        grp_fu_1832_ce = 1'b1;
    end else begin
        grp_fu_1832_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        grp_fu_2000_ce = 1'b1;
    end else begin
        grp_fu_2000_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln71_fu_1236_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln76_fu_1296_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter19 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter19 == 1'b1)) | ((icmp_ln76_fu_1296_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln85_fu_1538_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((icmp_ln12_fu_1567_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)) & ~((ap_enable_reg_pp1_iter14 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter15 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter14 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter15 == 1'b1)) | ((icmp_ln12_fu_1567_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln12_1_fu_1765_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0)) & ~((ap_enable_reg_pp2_iter14 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter15 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter14 == 1'b0) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter15 == 1'b1)) | ((icmp_ln12_1_fu_1765_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (grp_compute_tile_fu_1082_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (icmp_ln44_fu_1934_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter13 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter12 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter13 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter12 == 1'b0)) | ((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (icmp_ln44_fu_1934_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln12_1_fu_1771_p2 = (ap_phi_mux_i_2_phi_fu_1004_p4 + 5'd1);

assign add_ln12_2_fu_1621_p2 = (zext_ln12_3_fu_1617_p1 + trunc_ln42_reg_2243);

assign add_ln12_3_fu_1803_p2 = (zext_ln12_5_fu_1799_p1 + trunc_ln16_reg_2367);

assign add_ln12_4_fu_1547_p2 = (indvar_flatten40_reg_929 + 9'd1);

assign add_ln12_5_fu_1744_p2 = (indvar_flatten57_reg_989 + 9'd1);

assign add_ln12_fu_1573_p2 = (ap_phi_mux_i_phi_fu_944_p4 + 5'd1);

assign add_ln13_1_fu_1812_p2 = (select_ln12_4_fu_1783_p3 + 5'd1);

assign add_ln13_fu_1626_p2 = (select_ln12_fu_1585_p3 + 5'd1);

assign add_ln16_1_fu_1842_p2 = (zext_ln13_1_fu_1836_p1 + select_ln42_reg_2224);

assign add_ln16_fu_1652_p2 = (zext_ln13_fu_1649_p1 + k_reg_917);

assign add_ln17_1_fu_1696_p2 = (shl_ln1_fu_1688_p3 + A_read_reg_2136);

assign add_ln17_2_fu_1684_p2 = (add_ln17_reg_2443 + mul_ln12_reg_2438);

assign add_ln17_3_fu_1879_p2 = (shl_ln17_1_fu_1871_p3 + B_read_reg_2131);

assign add_ln17_4_fu_1847_p2 = (zext_ln16_1_fu_1839_p1 + trunc_ln80_reg_2250);

assign add_ln17_5_fu_1867_p2 = (add_ln17_4_reg_2542 + mul_ln12_1_reg_2517);

assign add_ln17_fu_1676_p2 = (zext_ln16_fu_1673_p1 + trunc_ln16_reg_2367);

assign add_ln44_1_fu_1976_p2 = (zext_ln44_2_fu_1972_p1 + trunc_ln42_reg_2243);

assign add_ln44_2_fu_1914_p2 = (indvar_flatten74_reg_1049 + 9'd1);

assign add_ln44_fu_1940_p2 = (ap_phi_mux_i_1_phi_fu_1064_p4 + 5'd1);

assign add_ln45_fu_1981_p2 = (select_ln44_fu_1952_p3 + 5'd1);

assign add_ln48_fu_2007_p2 = (zext_ln45_fu_2004_p1 + select_ln42_reg_2224);

assign add_ln49_fu_2051_p2 = (zext_ln48_fu_2048_p1 + trunc_ln80_reg_2250);

assign add_ln50_1_fu_2068_p2 = (shl_ln2_fu_2060_p3 + C_read_reg_2141);

assign add_ln50_2_fu_2037_p2 = (tmp_3_cast_fu_2027_p3 + zext_ln50_fu_2034_p1);

assign add_ln50_fu_2056_p2 = (add_ln49_reg_2647 + mul_ln44_reg_2637);

assign add_ln71_1_fu_1138_p2 = ($signed(sext_ln71_6_fu_1128_p1) + $signed(33'd15));

assign add_ln71_2_fu_1172_p2 = ($signed(sext_ln71_5_fu_1124_p1) + $signed(33'd15));

assign add_ln71_3_fu_1230_p2 = (indvar_flatten94_reg_839 + 120'd1);

assign add_ln71_fu_1241_p2 = (i_3_reg_850 + 64'd16);

assign add_ln73_fu_2097_p2 = (select_ln42_reg_2224 + 64'd16);

assign add_ln76_1_fu_1338_p2 = (zext_ln76_2_fu_1334_p1 + trunc_ln42_reg_2243);

assign add_ln76_2_fu_1276_p2 = (indvar_flatten_reg_872 + 9'd1);

assign add_ln76_fu_1302_p2 = (ap_phi_mux_ii_phi_fu_887_p4 + 5'd1);

assign add_ln77_fu_1343_p2 = (select_ln76_fu_1314_p3 + 5'd1);

assign add_ln80_fu_1369_p2 = (zext_ln77_fu_1366_p1 + select_ln42_reg_2224);

assign add_ln81_1_fu_1430_p2 = (shl_ln_fu_1422_p3 + C_read_reg_2141);

assign add_ln81_2_fu_1418_p2 = (add_ln81_reg_2332 + mul_ln76_reg_2322);

assign add_ln81_3_fu_1399_p2 = (tmp_2_cast_fu_1389_p3 + zext_ln81_fu_1396_p1);

assign add_ln81_fu_1413_p2 = (zext_ln80_fu_1410_p1 + trunc_ln80_reg_2250);

assign add_ln85_1_fu_1466_p2 = ($signed(sext_ln71_7_reg_2199) + $signed(33'd15));

assign add_ln85_fu_1908_p2 = (k_reg_917 + 64'd16);

assign and_ln17_1_fu_1862_p2 = (select_ln12_5_fu_1857_p3 & icmp_ln17_1_reg_2547);

assign and_ln17_fu_1668_p2 = (select_ln12_2_fu_1663_p3 & icmp_ln17_reg_2429);

assign and_ln49_fu_2022_p2 = (select_ln44_2_fu_2017_p3 & icmp_ln49_reg_2628);

assign and_ln81_fu_1384_p2 = (select_ln76_2_fu_1379_p3 & icmp_ln81_reg_2313);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd13];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op240_read_state19 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op240_read_state19 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b1)) | ((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_predicate_op321_read_state41 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((1'b1 == ap_block_state34_io) & (ap_enable_reg_pp1_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_predicate_op321_read_state41 == 1'b1) & (gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter14 == 1'b1)) | ((1'b1 == ap_block_state34_io) & (ap_enable_reg_pp1_iter7 == 1'b1)));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = (((ap_predicate_op431_read_state58 == 1'b1) & (gmem1_RVALID == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b1 == ap_block_state51_io) & (ap_enable_reg_pp2_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = (((ap_predicate_op431_read_state58 == 1'b1) & (gmem1_RVALID == 1'b0) & (ap_enable_reg_pp2_iter14 == 1'b1)) | ((1'b1 == ap_block_state51_io) & (ap_enable_reg_pp2_iter7 == 1'b1)));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_01001 = ((gmem0_BVALID == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter12_reg));
end

always @ (*) begin
    ap_block_pp3_stage0_11001 = (((gmem0_BVALID == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter12_reg)) | ((1'b1 == ap_block_state70_io) & (ap_enable_reg_pp3_iter8 == 1'b1)) | ((1'b1 == ap_block_state69_io) & (ap_enable_reg_pp3_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = (((gmem0_BVALID == 1'b0) & (ap_enable_reg_pp3_iter13 == 1'b1) & (1'd1 == and_ln49_reg_2633_pp3_iter12_reg)) | ((1'b1 == ap_block_state70_io) & (ap_enable_reg_pp3_iter8 == 1'b1)) | ((1'b1 == ap_block_state69_io) & (ap_enable_reg_pp3_iter7 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((ap_predicate_op233_readreq_state12 == 1'b1) & (gmem0_ARREADY == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state19_pp0_stage0_iter14 = ((ap_predicate_op240_read_state19 == 1'b1) & (gmem0_RVALID == 1'b0));
end

assign ap_block_state20_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp1_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state34_io = ((ap_predicate_op314_readreq_state34 == 1'b1) & (gmem0_ARREADY == 1'b0));
end

assign ap_block_state34_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp1_stage0_iter14 = ((ap_predicate_op321_read_state41 == 1'b1) & (gmem0_RVALID == 1'b0));
end

assign ap_block_state42_pp1_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp2_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp2_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state51_io = ((ap_predicate_op424_readreq_state51 == 1'b1) & (gmem1_ARREADY == 1'b0));
end

assign ap_block_state51_pp2_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp2_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp2_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp2_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp2_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp2_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp2_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state58_pp2_stage0_iter14 = ((ap_predicate_op431_read_state58 == 1'b1) & (gmem1_RVALID == 1'b0));
end

assign ap_block_state59_pp2_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp3_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp3_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp3_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp3_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state69_io = ((gmem0_AWREADY == 1'b0) & (1'd1 == and_ln49_reg_2633_pp3_iter6_reg));
end

assign ap_block_state69_pp3_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state70_io = ((gmem0_WREADY == 1'b0) & (1'd1 == and_ln49_reg_2633_pp3_iter7_reg));
end

assign ap_block_state70_pp3_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp3_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp3_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp3_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp3_stage0_iter12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state75_pp3_stage0_iter13 = ((gmem0_BVALID == 1'b0) & (1'd1 == and_ln49_reg_2633_pp3_iter12_reg));
end

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_cond_reg_905 = 'bx;

assign ap_phi_reg_pp1_iter0_cond_i_reg_962 = 'bx;

assign ap_phi_reg_pp2_iter0_cond_i28_reg_1022 = 'bx;

always @ (*) begin
    ap_predicate_op233_readreq_state12 = ((1'd1 == and_ln81_reg_2318_pp0_iter6_reg) & (icmp_ln76_reg_2267_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op240_read_state19 = ((icmp_ln76_reg_2267_pp0_iter13_reg == 1'd0) & (1'd1 == and_ln81_reg_2318_pp0_iter13_reg));
end

always @ (*) begin
    ap_predicate_op314_readreq_state34 = ((icmp_ln12_reg_2383_pp1_iter6_reg == 1'd0) & (1'd1 == and_ln17_reg_2434_pp1_iter6_reg));
end

always @ (*) begin
    ap_predicate_op321_read_state41 = ((icmp_ln12_reg_2383_pp1_iter13_reg == 1'd0) & (1'd1 == and_ln17_reg_2434_pp1_iter13_reg));
end

always @ (*) begin
    ap_predicate_op424_readreq_state51 = ((icmp_ln12_1_reg_2473_pp2_iter6_reg == 1'd0) & (1'd1 == and_ln17_1_reg_2552));
end

always @ (*) begin
    ap_predicate_op431_read_state58 = ((icmp_ln12_1_reg_2473_pp2_iter13_reg == 1'd0) & (1'd1 == and_ln17_1_reg_2552_pp2_iter13_reg));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln17_1_fu_1904_p1 = gmem1_addr_read_reg_2562;

assign bitcast_ln17_fu_1721_p1 = gmem0_RDATA;

assign bitcast_ln81_fu_1455_p1 = gmem0_addr_read_reg_2343;

assign cmp3_i18_fu_1760_p2 = (($signed(empty_32_fu_1754_p2) < $signed(sext_ln71_2_reg_2192)) ? 1'b1 : 1'b0);

assign cmp3_i18_mid1_fu_1827_p2 = (($signed(p_mid153_fu_1821_p2) < $signed(sext_ln71_2_reg_2192)) ? 1'b1 : 1'b0);

assign cmp3_i38_fu_1929_p2 = (($signed(empty_33_fu_1924_p2) < $signed(sext_ln71_1_reg_2182)) ? 1'b1 : 1'b0);

assign cmp3_i38_mid1_fu_1995_p2 = (($signed(p_mid170_fu_1990_p2) < $signed(sext_ln71_1_reg_2182)) ? 1'b1 : 1'b0);

assign cmp3_i_fu_1562_p2 = (($signed(empty_31_fu_1557_p2) < $signed(sext_ln71_1_reg_2182)) ? 1'b1 : 1'b0);

assign cmp3_i_mid1_fu_1640_p2 = (($signed(p_mid136_fu_1635_p2) < $signed(sext_ln71_1_reg_2182)) ? 1'b1 : 1'b0);

assign cmp5_fu_1291_p2 = (($signed(empty_30_fu_1286_p2) < $signed(sext_ln71_1_reg_2182)) ? 1'b1 : 1'b0);

assign cmp5_mid1_fu_1357_p2 = (($signed(p_mid16_fu_1352_p2) < $signed(sext_ln71_1_reg_2182)) ? 1'b1 : 1'b0);

assign empty_29_fu_1166_p0 = nj;

assign empty_29_fu_1166_p2 = (($signed(empty_29_fu_1166_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_30_fu_1286_p2 = (zext_ln76_fu_1282_p1 + select_ln42_1_reg_2232);

assign empty_31_fu_1557_p2 = (zext_ln12_fu_1553_p1 + select_ln42_1_reg_2232);

assign empty_32_fu_1754_p2 = (zext_ln12_1_fu_1750_p1 + k_reg_917);

assign empty_33_fu_1924_p2 = (zext_ln44_fu_1920_p1 + select_ln42_1_reg_2232);

assign empty_fu_1132_p0 = ni;

assign empty_fu_1132_p2 = (($signed(empty_fu_1132_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign gmem0_WDATA = buff_C_load_reg_2658;

assign grp_compute_tile_fu_1082_ap_start = grp_compute_tile_fu_1082_ap_start_reg;

assign grp_compute_tile_fu_1082_grp_fu_1120_p_dout0 = grp_fu_1120_p2;

assign grp_fu_1206_p0 = grp_fu_1206_p00;

assign grp_fu_1206_p00 = select_ln71_reg_2147;

assign grp_fu_1206_p1 = grp_fu_1206_p10;

assign grp_fu_1206_p10 = select_ln71_1_reg_2152;

assign grp_fu_1362_p1 = sext_ln71_3_reg_2175;

assign grp_fu_1645_p1 = sext_ln71_4_reg_2205;

assign grp_fu_1832_p1 = sext_ln71_3_reg_2175;

assign grp_fu_2000_p1 = sext_ln71_3_reg_2175;

assign icmp_ln12_1_fu_1765_p2 = ((indvar_flatten57_reg_989 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln12_fu_1567_p2 = ((indvar_flatten40_reg_929 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln13_1_fu_1777_p2 = ((j_3_reg_1011 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_1579_p2 = ((j_1_reg_951 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln17_1_fu_1852_p2 = (($signed(add_ln16_1_fu_1842_p2) < $signed(sext_ln71_reg_2167)) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_1658_p2 = (($signed(add_ln16_fu_1652_p2) < $signed(sext_ln71_2_reg_2192)) ? 1'b1 : 1'b0);

assign icmp_ln44_fu_1934_p2 = ((indvar_flatten74_reg_1049 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_1946_p2 = ((j_2_reg_1071 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2012_p2 = (($signed(add_ln48_fu_2007_p2) < $signed(sext_ln71_reg_2167)) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_1236_p2 = ((indvar_flatten94_reg_839 == bound82_reg_2210) ? 1'b1 : 1'b0);

assign icmp_ln73_fu_1247_p2 = (($signed(j_reg_861) < $signed(sext_ln71_reg_2167)) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_1296_p2 = ((indvar_flatten_reg_872 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1308_p2 = ((jj_reg_894 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_1374_p2 = (($signed(add_ln80_fu_1369_p2) < $signed(sext_ln71_reg_2167)) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_1538_p2 = ((k_reg_917 == sext_ln85_reg_2358) ? 1'b1 : 1'b0);

assign p_lshr_fu_1484_p4 = {{sub_ln85_fu_1479_p2[32:4]}};

assign p_mid136_fu_1635_p2 = (zext_ln12_2_fu_1632_p1 + select_ln42_1_reg_2232);

assign p_mid153_fu_1821_p2 = (zext_ln12_4_fu_1818_p1 + k_reg_917);

assign p_mid16_fu_1352_p2 = (zext_ln76_1_fu_1349_p1 + select_ln42_1_reg_2232);

assign p_mid170_fu_1990_p2 = (zext_ln44_1_fu_1987_p1 + select_ln42_1_reg_2232);

assign select_ln12_1_cast_fu_1725_p1 = select_ln12_1_reg_2404_pp1_iter14_reg;

assign select_ln12_1_fu_1601_p3 = ((icmp_ln13_fu_1579_p2[0:0] == 1'b1) ? trunc_ln12_fu_1593_p1 : trunc_ln12_1_fu_1597_p1);

assign select_ln12_2_fu_1663_p3 = ((icmp_ln13_reg_2392_pp1_iter1_reg[0:0] == 1'b1) ? cmp3_i_mid1_reg_2424 : cmp3_i_reg_2378_pp1_iter1_reg);

assign select_ln12_3_fu_1609_p3 = ((icmp_ln13_fu_1579_p2[0:0] == 1'b1) ? add_ln12_fu_1573_p2 : ap_phi_mux_i_phi_fu_944_p4);

assign select_ln12_4_fu_1783_p3 = ((icmp_ln13_1_fu_1777_p2[0:0] == 1'b1) ? 5'd0 : j_3_reg_1011);

assign select_ln12_5_fu_1857_p3 = ((icmp_ln13_1_reg_2482_pp2_iter5_reg[0:0] == 1'b1) ? cmp3_i18_mid1_reg_2512_pp2_iter5_reg : cmp3_i18_reg_2468_pp2_iter5_reg);

assign select_ln12_6_fu_1791_p3 = ((icmp_ln13_1_fu_1777_p2[0:0] == 1'b1) ? add_ln12_1_fu_1771_p2 : ap_phi_mux_i_2_phi_fu_1004_p4);

assign select_ln12_fu_1585_p3 = ((icmp_ln13_fu_1579_p2[0:0] == 1'b1) ? 5'd0 : j_1_reg_951);

assign select_ln42_1_fu_1260_p3 = ((icmp_ln73_fu_1247_p2[0:0] == 1'b1) ? i_3_reg_850 : add_ln71_fu_1241_p2);

assign select_ln42_fu_1252_p3 = ((icmp_ln73_fu_1247_p2[0:0] == 1'b1) ? j_reg_861 : 64'd0);

assign select_ln44_1_fu_1960_p3 = ((icmp_ln45_fu_1946_p2[0:0] == 1'b1) ? add_ln44_fu_1940_p2 : ap_phi_mux_i_1_phi_fu_1064_p4);

assign select_ln44_2_fu_2017_p3 = ((icmp_ln45_reg_2591_pp3_iter1_reg[0:0] == 1'b1) ? cmp3_i38_mid1_reg_2623 : cmp3_i38_reg_2577_pp3_iter1_reg);

assign select_ln44_fu_1952_p3 = ((icmp_ln45_fu_1946_p2[0:0] == 1'b1) ? 5'd0 : j_2_reg_1071);

assign select_ln71_1_fu_1192_p3 = ((empty_29_fu_1166_p2[0:0] == 1'b1) ? sext_ln71_9_fu_1188_p1 : 60'd0);

assign select_ln71_fu_1158_p3 = ((empty_fu_1132_p2[0:0] == 1'b1) ? sext_ln71_8_fu_1154_p1 : 60'd0);

assign select_ln76_1_fu_1322_p3 = ((icmp_ln77_fu_1308_p2[0:0] == 1'b1) ? add_ln76_fu_1302_p2 : ap_phi_mux_ii_phi_fu_887_p4);

assign select_ln76_2_fu_1379_p3 = ((icmp_ln77_reg_2276_pp0_iter1_reg[0:0] == 1'b1) ? cmp5_mid1_reg_2308 : cmp5_reg_2262_pp0_iter1_reg);

assign select_ln76_fu_1314_p3 = ((icmp_ln77_fu_1308_p2[0:0] == 1'b1) ? 5'd0 : jj_reg_894);

assign select_ln85_1_fu_1518_p3 = ((tmp_3_fu_1459_p3[0:0] == 1'b1) ? 29'd0 : select_ln85_fu_1510_p3);

assign select_ln85_fu_1510_p3 = ((tmp_4_fu_1471_p3[0:0] == 1'b1) ? sub_ln85_1_fu_1494_p2 : tmp_5_fu_1500_p4);

assign sext_ln17_1_fu_1894_p1 = $signed(trunc_ln17_4_fu_1884_p4);

assign sext_ln17_fu_1711_p1 = $signed(trunc_ln17_1_fu_1701_p4);

assign sext_ln50_fu_2083_p1 = $signed(trunc_ln3_fu_2073_p4);

assign sext_ln71_1_fu_1218_p1 = ni_read_reg_2116;

assign sext_ln71_2_fu_1221_p1 = nk_read_reg_2102;

assign sext_ln71_3_fu_1215_p1 = nj_read_reg_2110;

assign sext_ln71_4_fu_1227_p1 = nk_read_reg_2102;

assign sext_ln71_5_fu_1124_p0 = nj;

assign sext_ln71_5_fu_1124_p1 = sext_ln71_5_fu_1124_p0;

assign sext_ln71_6_fu_1128_p0 = ni;

assign sext_ln71_6_fu_1128_p1 = sext_ln71_6_fu_1128_p0;

assign sext_ln71_7_fu_1224_p1 = nk_read_reg_2102;

assign sext_ln71_8_fu_1154_p1 = $signed(tmp_2_fu_1144_p4);

assign sext_ln71_9_fu_1188_p1 = $signed(tmp_fu_1178_p4);

assign sext_ln71_fu_1212_p1 = nj_read_reg_2110;

assign sext_ln81_fu_1445_p1 = $signed(trunc_ln1_fu_1435_p4);

assign sext_ln85_fu_1534_p1 = $signed(tmp_6_fu_1526_p3);

assign shl_ln17_1_fu_1871_p3 = {{add_ln17_5_fu_1867_p2}, {2'd0}};

assign shl_ln1_fu_1688_p3 = {{add_ln17_2_fu_1684_p2}, {2'd0}};

assign shl_ln2_fu_2060_p3 = {{add_ln50_fu_2056_p2}, {2'd0}};

assign shl_ln_fu_1422_p3 = {{add_ln81_2_fu_1418_p2}, {2'd0}};

assign sub_ln85_1_fu_1494_p2 = (29'd0 - p_lshr_fu_1484_p4);

assign sub_ln85_fu_1479_p2 = ($signed(33'd8589934577) - $signed(sext_ln71_7_reg_2199));

assign tmp_2_cast_fu_1389_p3 = {{trunc_ln81_reg_2293_pp0_iter4_reg}, {4'd0}};

assign tmp_2_fu_1144_p4 = {{add_ln71_1_fu_1138_p2[32:4]}};

assign tmp_3_cast_fu_2027_p3 = {{trunc_ln50_reg_2608_pp3_iter4_reg}, {4'd0}};

assign tmp_3_fu_1459_p3 = nk_read_reg_2102[32'd31];

assign tmp_4_fu_1471_p3 = add_ln85_1_fu_1466_p2[32'd32];

assign tmp_5_fu_1500_p4 = {{add_ln85_1_fu_1466_p2[32:4]}};

assign tmp_6_fu_1526_p3 = {{select_ln85_1_fu_1518_p3}, {4'd0}};

assign tmp_fu_1178_p4 = {{add_ln71_2_fu_1172_p2[32:4]}};

assign trunc_ln12_1_fu_1597_p1 = ap_phi_mux_i_phi_fu_944_p4[3:0];

assign trunc_ln12_2_fu_1808_p1 = select_ln12_6_fu_1791_p3[3:0];

assign trunc_ln12_fu_1593_p1 = add_ln12_fu_1573_p2[3:0];

assign trunc_ln16_fu_1543_p1 = k_reg_917[61:0];

assign trunc_ln17_1_fu_1701_p4 = {{add_ln17_1_fu_1696_p2[63:2]}};

assign trunc_ln17_4_fu_1884_p4 = {{add_ln17_3_fu_1879_p2[63:2]}};

assign trunc_ln17_fu_1681_p1 = select_ln12_reg_2397_pp1_iter4_reg[3:0];

assign trunc_ln1_fu_1435_p4 = {{add_ln81_1_fu_1430_p2[63:2]}};

assign trunc_ln3_fu_2073_p4 = {{add_ln50_1_fu_2068_p2[63:2]}};

assign trunc_ln42_fu_1268_p1 = select_ln42_1_fu_1260_p3[61:0];

assign trunc_ln50_fu_1968_p1 = select_ln44_1_fu_1960_p3[3:0];

assign trunc_ln80_fu_1272_p1 = select_ln42_fu_1252_p3[61:0];

assign trunc_ln81_fu_1330_p1 = select_ln76_1_fu_1322_p3[3:0];

assign zext_ln12_1_fu_1750_p1 = ap_phi_mux_i_2_phi_fu_1004_p4;

assign zext_ln12_2_fu_1632_p1 = add_ln12_reg_2387;

assign zext_ln12_3_fu_1617_p1 = select_ln12_3_fu_1609_p3;

assign zext_ln12_4_fu_1818_p1 = add_ln12_1_reg_2477;

assign zext_ln12_5_fu_1799_p1 = select_ln12_6_fu_1791_p3;

assign zext_ln12_fu_1553_p1 = ap_phi_mux_i_phi_fu_944_p4;

assign zext_ln13_1_fu_1836_p1 = select_ln12_4_reg_2487_pp2_iter4_reg;

assign zext_ln13_fu_1649_p1 = select_ln12_reg_2397;

assign zext_ln16_1_fu_1839_p1 = select_ln12_4_reg_2487_pp2_iter4_reg;

assign zext_ln16_fu_1673_p1 = select_ln12_reg_2397_pp1_iter4_reg;

assign zext_ln44_1_fu_1987_p1 = add_ln44_reg_2586;

assign zext_ln44_2_fu_1972_p1 = select_ln44_1_fu_1960_p3;

assign zext_ln44_fu_1920_p1 = ap_phi_mux_i_1_phi_fu_1064_p4;

assign zext_ln45_fu_2004_p1 = select_ln44_reg_2596;

assign zext_ln48_fu_2048_p1 = select_ln44_reg_2596_pp3_iter4_reg;

assign zext_ln50_1_fu_2043_p1 = add_ln50_2_fu_2037_p2;

assign zext_ln50_fu_2034_p1 = select_ln44_reg_2596_pp3_iter4_reg;

assign zext_ln76_1_fu_1349_p1 = add_ln76_reg_2271;

assign zext_ln76_2_fu_1334_p1 = select_ln76_1_fu_1322_p3;

assign zext_ln76_fu_1282_p1 = ap_phi_mux_ii_phi_fu_887_p4;

assign zext_ln77_fu_1366_p1 = select_ln76_reg_2281;

assign zext_ln80_fu_1410_p1 = select_ln76_reg_2281_pp0_iter4_reg;

assign zext_ln81_1_fu_1405_p1 = add_ln81_3_fu_1399_p2;

assign zext_ln81_fu_1396_p1 = select_ln76_reg_2281_pp0_iter4_reg;

always @ (posedge ap_clk) begin
    sext_ln85_reg_2358[3:0] <= 4'b0000;
    zext_ln13_1_reg_2522[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter6_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter7_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter8_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter9_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter10_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter11_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter12_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter13_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln13_1_reg_2522_pp2_iter14_reg[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //kernel_gemm
