#Start recording tcl command: 7/2/2025 15:49:14
#Project Location: /home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL; Project name: pin_setup
prj_project new -name "pin_setup" -impl "pin_setup" -dev LFE5U-25F-6BG256C -synthesis "lse"
prj_project save
prj_run Map -impl pin_setup -task MapTrace
prj_run Map -impl pin_setup -task MapVerilogSimFile
prj_run Map -impl pin_setup -task MapVerilogSimFile
rvl_project new
pwc_command new
pwc_command exit
prj_src add "/home/iwolfs/Work/Projects/electromechanical/acoustic-material-characterization/acoustic-carrier-hw/VHDL/top.v"
#Stop recording: 7/3/2025 19:08:51
