4300: computer architecture final mips pipeline code
Each stage's folder contains the individual modules, the top level module, every module grouped into one file for the final pipeline, testbench, waveform
For example:
decode.v = individual top level module
DECODE.v = combined file with every module for full pipeline
