TimeQuest Timing Analyzer report for control_subsystem
Fri Jan 13 21:06:21 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'ASSERT_CONTROL'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'ASSERT_CONTROL'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'ASSERT_CONTROL'
 30. Fast Model Hold: 'clk'
 31. Fast Model Hold: 'ASSERT_CONTROL'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; control_subsystem                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                         ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; Clock Name     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+
; ASSERT_CONTROL ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ASSERT_CONTROL } ;
; clk            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }            ;
+----------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------+


+------------------------------------------------------+
; Slow Model Fmax Summary                              ;
+------------+-----------------+----------------+------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note ;
+------------+-----------------+----------------+------+
; 101.97 MHz ; 101.97 MHz      ; clk            ;      ;
; 127.65 MHz ; 127.65 MHz      ; ASSERT_CONTROL ;      ;
+------------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------+
; Slow Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -8.886 ; -97.185       ;
; ASSERT_CONTROL ; -7.755 ; -22.280       ;
+----------------+--------+---------------+


+-----------------------------------------+
; Slow Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -1.816 ; -4.705        ;
; ASSERT_CONTROL ; -1.395 ; -3.442        ;
+----------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Slow Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -1.631 ; -1.631        ;
; ASSERT_CONTROL ; -1.469 ; -1.469        ;
+----------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -8.886 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.940     ; 5.194      ;
; -8.807 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -3.361     ; 5.194      ;
; -8.772 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.939     ; 5.081      ;
; -8.765 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.988     ; 5.090      ;
; -8.693 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -3.360     ; 5.081      ;
; -8.686 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -3.409     ; 5.090      ;
; -8.672 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.771     ; 5.149      ;
; -8.651 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.987     ; 4.977      ;
; -8.593 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -3.192     ; 5.149      ;
; -8.572 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -3.408     ; 4.977      ;
; -8.551 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.819     ; 5.045      ;
; -8.472 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -3.240     ; 5.045      ;
; -7.991 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.709     ; 4.549      ;
; -7.982 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.710     ; 4.488      ;
; -7.944 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.541     ; 4.670      ;
; -7.935 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.542     ; 4.609      ;
; -7.912 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -3.130     ; 4.549      ;
; -7.903 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -3.131     ; 4.488      ;
; -7.878 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.710     ; 4.435      ;
; -7.869 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.711     ; 4.374      ;
; -7.865 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -2.962     ; 4.670      ;
; -7.856 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -2.963     ; 4.609      ;
; -7.799 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -3.131     ; 4.435      ;
; -7.790 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -3.132     ; 4.374      ;
; -7.488 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.706     ; 4.033      ;
; -7.441 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -3.117     ; 3.724      ;
; -7.441 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.538     ; 4.154      ;
; -7.409 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -3.127     ; 4.033      ;
; -7.375 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.707     ; 3.919      ;
; -7.362 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.538     ; 3.724      ;
; -7.362 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -2.959     ; 4.154      ;
; -7.296 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -3.128     ; 3.919      ;
; -7.270 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -3.118     ; 3.552      ;
; -7.232 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.940     ; 3.595      ;
; -7.230 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.941     ; 3.597      ;
; -7.227 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.939     ; 3.590      ;
; -7.191 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.539     ; 3.552      ;
; -7.189 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -3.114     ; 3.726      ;
; -7.153 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.361     ; 3.595      ;
; -7.151 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.362     ; 3.597      ;
; -7.148 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.360     ; 3.590      ;
; -7.110 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.535     ; 3.726      ;
; -7.061 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.941     ; 3.423      ;
; -7.059 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.942     ; 3.425      ;
; -7.056 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.940     ; 3.418      ;
; -7.018 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -3.115     ; 3.554      ;
; -6.982 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.362     ; 3.423      ;
; -6.980 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.363     ; 3.425      ;
; -6.977 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.361     ; 3.418      ;
; -6.939 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.536     ; 3.554      ;
; -6.937 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.949     ; 3.388      ;
; -6.913 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.421      ; 6.350      ;
; -6.858 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.370     ; 3.388      ;
; -6.834 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 6.350      ;
; -6.728 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.772     ; 3.259      ;
; -6.726 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.773     ; 3.261      ;
; -6.723 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.771     ; 3.254      ;
; -6.711 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.422      ; 6.149      ;
; -6.685 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -2.946     ; 3.390      ;
; -6.649 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.193     ; 3.259      ;
; -6.647 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.252      ; 6.282      ;
; -6.647 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.194     ; 3.261      ;
; -6.644 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.192     ; 3.254      ;
; -6.632 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.001      ; 6.149      ;
; -6.606 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -3.367     ; 3.390      ;
; -6.568 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.169     ; 6.282      ;
; -6.445 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.253      ; 6.081      ;
; -6.376 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.590      ; 5.982      ;
; -6.366 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.168     ; 6.081      ;
; -6.307 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.229     ; 5.826      ;
; -6.297 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.169      ; 5.982      ;
; -6.194 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.420      ; 5.883      ;
; -6.186 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.277     ; 5.722      ;
; -6.115 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.001     ; 5.883      ;
; -6.110 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.421      ; 5.914      ;
; -6.091 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.230     ; 5.609      ;
; -6.031 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 5.914      ;
; -5.992 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.421      ; 5.682      ;
; -5.970 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.278     ; 5.505      ;
; -5.951 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.233     ; 5.466      ;
; -5.913 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 5.682      ;
; -5.830 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.281     ; 5.362      ;
; -5.657 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.589      ; 5.515      ;
; -5.578 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.168      ; 5.515      ;
; -5.382 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.001      ; 5.150      ;
; -5.373 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 5.089      ;
; -5.166 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 4.933      ;
; -5.157 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.001     ; 4.872      ;
; -5.076 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.046     ; 4.843      ;
; -5.026 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.003     ; 4.790      ;
; -5.017 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.004     ; 4.729      ;
; -4.994 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.127      ; 4.934      ;
; -4.879 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.004      ; 4.634      ;
; -4.663 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.003      ; 4.417      ;
; -4.523 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 4.274      ;
; -4.461 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.130      ; 4.404      ;
; -4.182 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -0.407     ; 3.675      ;
; -4.027 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -0.408     ; 3.519      ;
; -3.973 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -0.230     ; 3.546      ;
; -3.971 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -0.231     ; 3.548      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -7.755 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.421     ; 6.350      ;
; -7.553 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.420     ; 6.149      ;
; -7.489 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.590     ; 6.282      ;
; -7.287 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.589     ; 6.081      ;
; -7.218 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.252     ; 5.982      ;
; -7.036 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.422     ; 5.883      ;
; -6.952 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.421     ; 5.914      ;
; -6.834 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 6.350      ;
; -6.834 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.421     ; 5.682      ;
; -6.632 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.001      ; 6.149      ;
; -6.568 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.169     ; 6.282      ;
; -6.499 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.253     ; 5.515      ;
; -6.366 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.168     ; 6.081      ;
; -6.297 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.169      ; 5.982      ;
; -6.115 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.001     ; 5.883      ;
; -6.031 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 5.914      ;
; -5.913 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 5.682      ;
; -5.578 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.168      ; 5.515      ;
; -4.831 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.711      ; 6.558      ;
; -4.612 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.542      ; 6.537      ;
; -4.582 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.710      ; 6.308      ;
; -4.450 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.707      ; 6.173      ;
; -4.396 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.541      ; 6.320      ;
; -4.256 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.538      ; 6.177      ;
; -4.112 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.710      ; 6.091      ;
; -3.863 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.709      ; 5.841      ;
; -3.731 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.706      ; 5.706      ;
; -0.584 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 5.542      ; 5.509      ;
; -0.355 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.542      ; 5.280      ;
; -0.242 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 5.711      ; 4.969      ;
; -0.199 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.711      ; 4.926      ;
; -0.084 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 1.000        ; 5.542      ; 5.509      ;
; 0.145  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.542      ; 5.280      ;
; 0.258  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 1.000        ; 5.711      ; 4.969      ;
; 0.301  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.711      ; 4.926      ;
; 0.479  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 5.710      ; 4.500      ;
; 0.559  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 5.710      ; 4.420      ;
; 0.979  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 5.710      ; 4.500      ;
; 1.059  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 1.000        ; 5.710      ; 4.420      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -1.816 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 6.132      ; 4.316      ;
; -1.711 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 6.131      ; 4.420      ;
; -1.631 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 6.131      ; 4.500      ;
; -1.316 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 6.132      ; 4.316      ;
; -1.211 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 6.131      ; 4.420      ;
; -1.210 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 6.132      ; 4.922      ;
; -1.178 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 5.963      ; 4.785      ;
; -1.131 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 6.131      ; 4.500      ;
; -0.757 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 5.963      ; 5.206      ;
; -0.710 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 6.132      ; 4.922      ;
; -0.678 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 5.963      ; 4.785      ;
; -0.257 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 5.963      ; 5.206      ;
; 0.315  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.004      ; 3.319      ;
; 0.707  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.128      ; 3.835      ;
; 0.773  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 3.004      ; 3.777      ;
; 0.815  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 3.004      ; 3.319      ;
; 0.839  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.131      ; 3.970      ;
; 0.895  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 2.771      ; 3.666      ;
; 0.987  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.000      ; 3.987      ;
; 1.000  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.132      ; 4.132      ;
; 1.042  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.001      ; 4.043      ;
; 1.140  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 2.771      ; 3.911      ;
; 1.146  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 2.770      ; 3.916      ;
; 1.149  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 2.769      ; 3.918      ;
; 1.177  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.000      ; 1.177      ;
; 1.228  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.228      ;
; 1.232  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 3.000      ; 4.232      ;
; 1.273  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 3.004      ; 3.777      ;
; 1.292  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 3.001      ; 4.293      ;
; 1.347  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.000      ; 1.347      ;
; 1.393  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.393      ;
; 1.395  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; -0.500       ; 2.771      ; 3.666      ;
; 1.447  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.447      ;
; 1.451  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 2.596      ; 4.047      ;
; 1.452  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 2.593      ; 4.045      ;
; 1.461  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.461      ;
; 1.487  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 3.000      ; 3.987      ;
; 1.542  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 3.001      ; 4.043      ;
; 1.543  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.543      ;
; 1.592  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.592      ;
; 1.601  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 2.959      ; 4.560      ;
; 1.603  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.603      ;
; 1.619  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.000        ; 2.723      ; 4.342      ;
; 1.640  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 2.771      ; 3.911      ;
; 1.646  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 2.770      ; 3.916      ;
; 1.649  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 2.769      ; 3.918      ;
; 1.676  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.000        ; 2.771      ; 4.447      ;
; 1.676  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.127      ; 4.803      ;
; 1.732  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 3.000      ; 4.232      ;
; 1.733  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 2.962      ; 4.695      ;
; 1.755  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 1.755      ;
; 1.780  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 1.780      ;
; 1.790  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 2.723      ; 4.513      ;
; 1.792  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 3.001      ; 4.293      ;
; 1.808  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.130      ; 4.938      ;
; 1.859  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.421      ; 1.780      ;
; 1.868  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.004     ; 1.864      ;
; 1.894  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 2.963      ; 4.857      ;
; 1.923  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.169      ; 2.092      ;
; 1.951  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 2.596      ; 4.047      ;
; 1.952  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 2.593      ; 4.045      ;
; 1.969  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 3.131      ; 5.100      ;
; 2.002  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.590      ; 2.092      ;
; 2.119  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; -0.500       ; 2.723      ; 4.342      ;
; 2.176  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; -0.500       ; 2.771      ; 4.447      ;
; 2.290  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; -0.500       ; 2.723      ; 4.513      ;
; 2.701  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 2.701      ;
; 2.780  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.421      ; 2.701      ;
; 2.855  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.001      ; 2.856      ;
; 2.934  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.422      ; 2.856      ;
; 2.951  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 2.951      ;
; 3.030  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.421      ; 2.951      ;
; 3.322  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.168     ; 3.154      ;
; 3.401  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.253      ; 3.154      ;
; 3.481  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.233     ; 3.248      ;
; 3.483  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.048      ; 3.531      ;
; 3.487  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.234     ; 3.253      ;
; 3.490  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.235     ; 3.255      ;
; 3.520  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.001      ; 3.521      ;
; 3.615  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.230     ; 3.385      ;
; 3.618  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.003     ; 3.615      ;
; 3.621  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.231     ; 3.390      ;
; 3.624  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.232     ; 3.392      ;
; 3.746  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.003      ; 3.749      ;
; 3.770  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.229     ; 3.541      ;
; 3.776  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.230     ; 3.546      ;
; 3.779  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.231     ; 3.548      ;
; 3.792  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.408     ; 3.384      ;
; 3.793  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.411     ; 3.382      ;
; 3.926  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.405     ; 3.521      ;
; 3.927  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.408     ; 3.519      ;
; 3.995  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.004      ; 3.999      ;
; 4.081  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.404     ; 3.677      ;
; 4.082  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; -0.407     ; 3.675      ;
; 4.205  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.001     ; 4.204      ;
; 4.274  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.130      ; 4.404      ;
; 4.369  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.168      ; 4.537      ;
; 4.448  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.589      ; 4.537      ;
; 4.627  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.169     ; 4.458      ;
; 4.702  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.001     ; 4.701      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -1.395 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.711      ; 4.316      ;
; -1.290 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.000        ; 5.710      ; 4.420      ;
; -1.210 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.710      ; 4.500      ;
; -0.895 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.711      ; 4.316      ;
; -0.790 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 5.710      ; 4.420      ;
; -0.789 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.000        ; 5.711      ; 4.922      ;
; -0.757 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 5.542      ; 4.785      ;
; -0.710 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.710      ; 4.500      ;
; -0.336 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.000        ; 5.542      ; 5.206      ;
; -0.289 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 5.711      ; 4.922      ;
; -0.257 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 5.542      ; 4.785      ;
; 0.164  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 5.542      ; 5.206      ;
; 1.628  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.707      ; 3.835      ;
; 1.760  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.710      ; 3.970      ;
; 1.780  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 1.780      ;
; 1.921  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.711      ; 4.132      ;
; 1.923  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.169      ; 2.092      ;
; 2.522  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.538      ; 4.560      ;
; 2.597  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.706      ; 4.803      ;
; 2.654  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.541      ; 4.695      ;
; 2.701  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 2.701      ;
; 2.701  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.421     ; 1.780      ;
; 2.729  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.709      ; 4.938      ;
; 2.815  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.542      ; 4.857      ;
; 2.844  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.252     ; 2.092      ;
; 2.855  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.001      ; 2.856      ;
; 2.890  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.710      ; 5.100      ;
; 2.951  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 2.951      ;
; 3.322  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.168     ; 3.154      ;
; 3.622  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.421     ; 2.701      ;
; 3.776  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.420     ; 2.856      ;
; 3.872  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.421     ; 2.951      ;
; 4.243  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.589     ; 3.154      ;
; 4.369  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.168      ; 4.537      ;
; 4.627  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.169     ; 4.458      ;
; 4.702  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.001     ; 4.701      ;
; 5.290  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.253     ; 4.537      ;
; 5.548  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.590     ; 4.458      ;
; 5.623  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.422     ; 4.701      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datac                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datac                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.469 ; 1.000        ; 2.469          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.855  ; 0.855  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 5.554  ; 5.554  ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 9.141  ; 9.141  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 8.407  ; 8.407  ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 9.283  ; 9.283  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 8.761  ; 8.761  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 9.283  ; 9.283  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 9.028  ; 9.028  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 7.186  ; 7.186  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 6.845  ; 6.845  ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 1.084  ; 1.084  ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 4.523  ; 4.523  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; clk            ; 2.928  ; 2.928  ; Rise       ; clk             ;
; END_STATE      ; clk            ; 7.553  ; 7.553  ; Rise       ; clk             ;
; HRQ            ; clk            ; 8.988  ; 8.988  ; Rise       ; clk             ;
; IRQ            ; clk            ; 11.336 ; 11.336 ; Rise       ; clk             ;
; IRQ_ON         ; clk            ; 10.602 ; 10.602 ; Rise       ; clk             ;
; MD_BUS[*]      ; clk            ; 11.478 ; 11.478 ; Rise       ; clk             ;
;  MD_BUS[0]     ; clk            ; 10.956 ; 10.956 ; Rise       ; clk             ;
;  MD_BUS[1]     ; clk            ; 11.478 ; 11.478 ; Rise       ; clk             ;
;  MD_BUS[2]     ; clk            ; 11.223 ; 11.223 ; Rise       ; clk             ;
;  MD_BUS[3]     ; clk            ; 9.384  ; 9.384  ; Rise       ; clk             ;
;  MD_BUS[7]     ; clk            ; 6.700  ; 6.700  ; Rise       ; clk             ;
;  MD_BUS[8]     ; clk            ; 6.517  ; 6.517  ; Rise       ; clk             ;
;  MD_BUS[9]     ; clk            ; 6.533  ; 6.533  ; Rise       ; clk             ;
;  MD_BUS[10]    ; clk            ; 5.817  ; 5.817  ; Rise       ; clk             ;
;  MD_BUS[11]    ; clk            ; 6.292  ; 6.292  ; Rise       ; clk             ;
; NEXT_STATE     ; clk            ; 8.240  ; 8.240  ; Rise       ; clk             ;
; clk            ; clk            ; 2.977  ; 2.977  ; Rise       ; clk             ;
; not_reset      ; clk            ; 7.046  ; 7.046  ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.395  ; 1.395  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -3.250 ; -3.250 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -4.994 ; -4.994 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -4.523 ; -4.523 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -4.035 ; -4.035 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -4.765 ; -4.765 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -4.622 ; -4.622 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -4.035 ; -4.035 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -4.105 ; -4.105 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -3.104 ; -3.104 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 1.290  ; 1.290  ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -2.138 ; -2.138 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; clk            ; 1.816  ; 1.816  ; Rise       ; clk             ;
; END_STATE      ; clk            ; -2.829 ; -2.829 ; Rise       ; clk             ;
; HRQ            ; clk            ; -7.801 ; -7.801 ; Rise       ; clk             ;
; IRQ            ; clk            ; -4.573 ; -4.573 ; Rise       ; clk             ;
; IRQ_ON         ; clk            ; -4.102 ; -4.102 ; Rise       ; clk             ;
; MD_BUS[*]      ; clk            ; -3.614 ; -3.614 ; Rise       ; clk             ;
;  MD_BUS[0]     ; clk            ; -4.344 ; -4.344 ; Rise       ; clk             ;
;  MD_BUS[1]     ; clk            ; -4.201 ; -4.201 ; Rise       ; clk             ;
;  MD_BUS[2]     ; clk            ; -3.614 ; -3.614 ; Rise       ; clk             ;
;  MD_BUS[3]     ; clk            ; -3.684 ; -3.684 ; Rise       ; clk             ;
;  MD_BUS[7]     ; clk            ; -5.502 ; -5.502 ; Rise       ; clk             ;
;  MD_BUS[8]     ; clk            ; -5.668 ; -5.668 ; Rise       ; clk             ;
;  MD_BUS[9]     ; clk            ; -5.336 ; -5.336 ; Rise       ; clk             ;
;  MD_BUS[10]    ; clk            ; -4.717 ; -4.717 ; Rise       ; clk             ;
;  MD_BUS[11]    ; clk            ; -5.100 ; -5.100 ; Rise       ; clk             ;
; NEXT_STATE     ; clk            ; -2.683 ; -2.683 ; Rise       ; clk             ;
; clk            ; clk            ; 1.711  ; 1.711  ; Rise       ; clk             ;
; not_reset      ; clk            ; -1.717 ; -1.717 ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 15.369 ; 15.369 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 15.199 ; 15.199 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 13.817 ; 13.817 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 13.869 ; 13.869 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 14.287 ; 14.287 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_2 ; ASSERT_CONTROL ; 13.955 ; 13.955 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 15.753 ; 15.753 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 14.715 ; 14.715 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 14.605 ; 14.605 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 14.518 ; 14.518 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 15.337 ; 15.337 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 15.299 ; 15.299 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 14.335 ; 14.335 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 15.694 ; 15.694 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 13.816 ; 13.816 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 15.546 ; 15.546 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 12.149 ; 12.149 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 15.896 ; 15.896 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 14.621 ; 14.621 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 14.040 ; 14.040 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 14.352 ; 14.352 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 13.294 ; 13.294 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 14.130 ; 14.130 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 12.453 ; 12.453 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 13.508 ; 13.508 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 13.671 ; 13.671 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 13.470 ; 13.470 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 14.423 ; 14.423 ; Fall       ; ASSERT_CONTROL  ;
; SR_BUS_SEL     ; ASSERT_CONTROL ; 13.955 ; 13.955 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; clk            ; 15.790 ; 15.790 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk            ; 15.620 ; 15.620 ; Rise       ; clk             ;
; ALU_COMP       ; clk            ; 14.238 ; 14.238 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk            ; 14.290 ; 14.290 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk            ; 14.708 ; 14.708 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk            ; 14.376 ; 14.376 ; Rise       ; clk             ;
; ALU_INC        ; clk            ; 16.174 ; 16.174 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk            ; 15.136 ; 15.136 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk            ; 15.026 ; 15.026 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk            ; 14.939 ; 14.939 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk            ; 15.758 ; 15.758 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk            ; 15.720 ; 15.720 ; Rise       ; clk             ;
; HLT_indicator  ; clk            ; 6.263  ; 6.263  ; Rise       ; clk             ;
; LINK_COMP      ; clk            ; 14.756 ; 14.756 ; Rise       ; clk             ;
; LINK_LOAD      ; clk            ; 16.115 ; 16.115 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk            ; 14.237 ; 14.237 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk            ; 15.967 ; 15.967 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk            ; 12.570 ; 12.570 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk            ; 16.317 ; 16.317 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk            ; 15.042 ; 15.042 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk            ; 14.461 ; 14.461 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk            ; 14.773 ; 14.773 ; Rise       ; clk             ;
; MD_LOAD        ; clk            ; 13.715 ; 13.715 ; Rise       ; clk             ;
; MEM_READ       ; clk            ; 14.551 ; 14.551 ; Rise       ; clk             ;
; MEM_WRITE      ; clk            ; 12.874 ; 12.874 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk            ; 13.929 ; 13.929 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk            ; 14.092 ; 14.092 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk            ; 13.891 ; 13.891 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk            ; 14.844 ; 14.844 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk            ; 14.376 ; 14.376 ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 14.081 ; 14.081 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 13.339 ; 13.339 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 13.313 ; 13.313 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 13.332 ; 13.332 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 13.750 ; 13.750 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_2 ; ASSERT_CONTROL ; 13.451 ; 13.451 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 14.298 ; 14.298 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 13.062 ; 13.062 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 13.808 ; 13.808 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 14.014 ; 14.014 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 14.833 ; 14.833 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 14.795 ; 14.795 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 12.049 ; 12.049 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 13.441 ; 13.441 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 13.312 ; 13.312 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 13.328 ; 13.328 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 12.036 ; 12.036 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 14.668 ; 14.668 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 12.813 ; 12.813 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 12.344 ; 12.344 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 13.815 ; 13.815 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 12.336 ; 12.336 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 13.593 ; 13.593 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 11.274 ; 11.274 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 12.341 ; 12.341 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 13.134 ; 13.134 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 11.840 ; 11.840 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 13.186 ; 13.186 ; Fall       ; ASSERT_CONTROL  ;
; SR_BUS_SEL     ; ASSERT_CONTROL ; 13.451 ; 13.451 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; clk            ; 10.496 ; 10.496 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk            ; 11.203 ; 11.203 ; Rise       ; clk             ;
; ALU_COMP       ; clk            ; 9.812  ; 9.812  ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk            ; 9.796  ; 9.796  ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk            ; 10.214 ; 10.214 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk            ; 9.647  ; 9.647  ; Rise       ; clk             ;
; ALU_INC        ; clk            ; 11.589 ; 11.589 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk            ; 8.999  ; 8.999  ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk            ; 10.272 ; 10.272 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk            ; 9.645  ; 9.645  ; Rise       ; clk             ;
; ALU_ROT_1      ; clk            ; 9.396  ; 9.396  ; Rise       ; clk             ;
; ALU_ROT_2      ; clk            ; 9.147  ; 9.147  ; Rise       ; clk             ;
; HLT_indicator  ; clk            ; 6.263  ; 6.263  ; Rise       ; clk             ;
; LINK_COMP      ; clk            ; 9.644  ; 9.644  ; Rise       ; clk             ;
; LINK_LOAD      ; clk            ; 9.070  ; 9.070  ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk            ; 9.812  ; 9.812  ; Rise       ; clk             ;
; MA_CLR_HI      ; clk            ; 10.324 ; 10.324 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk            ; 8.430  ; 8.430  ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk            ; 11.426 ; 11.426 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk            ; 10.599 ; 10.599 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk            ; 9.291  ; 9.291  ; Rise       ; clk             ;
; MD_IN_SEL      ; clk            ; 8.278  ; 8.278  ; Rise       ; clk             ;
; MD_LOAD        ; clk            ; 8.697  ; 8.697  ; Rise       ; clk             ;
; MEM_READ       ; clk            ; 8.056  ; 8.056  ; Rise       ; clk             ;
; MEM_WRITE      ; clk            ; 8.088  ; 8.088  ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk            ; 9.441  ; 9.441  ; Rise       ; clk             ;
; PC_CLR_HI      ; clk            ; 10.784 ; 10.784 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk            ; 9.979  ; 9.979  ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk            ; 10.932 ; 10.932 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk            ; 9.647  ; 9.647  ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.935 ;        ;        ; 11.935 ;
; INC_CARRY     ; LINK_COMP      ; 12.906 ;        ;        ; 12.906 ;
; IRQ           ; ALU_INC        ; 16.168 ;        ;        ; 16.168 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.880 ;        ;        ; 13.880 ;
; IRQ           ; MA_CLR_HI      ; 14.711 ;        ;        ; 14.711 ;
; IRQ           ; MA_CLR_LO      ; 11.310 ;        ;        ; 11.310 ;
; IRQ           ; MD_BUS_SEL     ; 14.644 ;        ;        ; 14.644 ;
; IRQ           ; MD_LOAD        ; 12.450 ;        ;        ; 12.450 ;
; IRQ           ; MEM_WRITE      ; 11.618 ;        ;        ; 11.618 ;
; IRQ           ; PC_LOAD_HI     ; 14.604 ;        ;        ; 14.604 ;
; IRQ           ; PC_LOAD_LO     ; 15.557 ;        ;        ; 15.557 ;
; IRQ_ON        ; ALU_INC        ; 15.668 ;        ;        ; 15.668 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 13.800 ;        ;        ; 13.800 ;
; IRQ_ON        ; MA_CLR_HI      ; 14.631 ;        ;        ; 14.631 ;
; IRQ_ON        ; MA_CLR_LO      ; 11.596 ;        ;        ; 11.596 ;
; IRQ_ON        ; MD_BUS_SEL     ; 14.144 ;        ;        ; 14.144 ;
; IRQ_ON        ; MD_LOAD        ; 12.736 ;        ;        ; 12.736 ;
; IRQ_ON        ; MEM_WRITE      ; 11.538 ;        ;        ; 11.538 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.104 ;        ;        ; 14.104 ;
; IRQ_ON        ; PC_LOAD_LO     ; 15.057 ;        ;        ; 15.057 ;
; IS_AUTO_INDEX ; ALU_INC        ; 14.482 ;        ;        ; 14.482 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 13.511 ;        ;        ; 13.511 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 13.524 ;        ;        ; 13.524 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 13.145 ;        ;        ; 13.145 ;
; IS_ZERO_LAST  ; ALU_INC        ; 13.954 ;        ;        ; 13.954 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.664 ;        ;        ; 13.664 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.427 ;        ;        ; 13.427 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.999 ;        ;        ; 13.999 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 14.275 ;        ;        ; 14.275 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 14.227 ;        ;        ; 14.227 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 15.180 ;        ;        ; 15.180 ;
; MD_BUS[0]     ; AC_LOAD        ; 15.920 ;        ;        ; 15.920 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 14.196 ;        ;        ; 14.196 ;
; MD_BUS[0]     ; ALU_COMP       ; 12.944 ;        ;        ; 12.944 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ;        ; 11.426 ; 11.426 ;        ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 11.905 ;        ;        ; 11.905 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_2 ; 14.123 ;        ;        ; 14.123 ;
; MD_BUS[0]     ; ALU_INC        ; 15.019 ; 14.823 ; 14.823 ; 15.019 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ;        ; 14.942 ; 14.942 ;        ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 14.773 ;        ;        ; 14.773 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 15.069 ;        ;        ; 15.069 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 14.603 ;        ;        ; 14.603 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 14.565 ;        ;        ; 14.565 ;
; MD_BUS[0]     ; LINK_COMP      ; 14.036 ;        ;        ; 14.036 ;
; MD_BUS[0]     ; LINK_LOAD      ; 14.022 ;        ;        ; 14.022 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 12.946 ;        ;        ; 12.946 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 13.162 ; 13.811 ; 13.811 ; 13.162 ;
; MD_BUS[0]     ; MA_LOAD_HI     ;        ; 14.680 ; 14.680 ;        ;
; MD_BUS[0]     ; MA_LOAD_LO     ;        ; 13.405 ; 13.405 ;        ;
; MD_BUS[0]     ; MD_BUS_SEL     ;        ; 12.790 ; 12.790 ;        ;
; MD_BUS[0]     ; MD_IN_SEL      ;        ; 13.521 ; 13.521 ;        ;
; MD_BUS[0]     ; MD_LOAD        ; 12.783 ; 13.046 ; 13.046 ; 12.783 ;
; MD_BUS[0]     ; MEM_READ       ;        ; 13.299 ; 13.299 ;        ;
; MD_BUS[0]     ; MEM_WRITE      ; 13.305 ; 13.305 ; 13.305 ; 13.305 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 15.166 ; 13.624 ; 13.624 ; 15.166 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 11.873 ; 12.203 ; 12.203 ; 11.873 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 15.118 ; 14.296 ; 14.296 ; 15.118 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 16.071 ; 14.868 ; 14.868 ; 16.071 ;
; MD_BUS[0]     ; SR_BUS_SEL     ; 14.123 ;        ;        ; 14.123 ;
; MD_BUS[1]     ; AC_LOAD        ; 16.442 ; 11.781 ; 11.781 ; 16.442 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 14.718 ;        ;        ; 14.718 ;
; MD_BUS[1]     ; ALU_COMP       ; 13.180 ;        ;        ; 13.180 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ;        ; 12.134 ; 12.134 ;        ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ;        ; 12.552 ; 12.552 ;        ;
; MD_BUS[1]     ; ALU_FUNC_SEL_2 ; 14.645 ;        ;        ; 14.645 ;
; MD_BUS[1]     ; ALU_INC        ; 15.541 ; 14.153 ; 14.153 ; 15.541 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 13.888 ; 13.485 ; 13.485 ; 13.888 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 15.295 ; 12.610 ; 12.610 ; 15.295 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 15.591 ;        ;        ; 15.591 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 15.125 ;        ;        ; 15.125 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 15.087 ;        ;        ; 15.087 ;
; MD_BUS[1]     ; LINK_COMP      ; 14.272 ; 12.217 ; 12.217 ; 14.272 ;
; MD_BUS[1]     ; LINK_LOAD      ; 14.258 ; 13.959 ; 13.959 ; 14.258 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 13.182 ;        ;        ; 13.182 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 14.016 ; 13.624 ; 13.624 ; 14.016 ;
; MD_BUS[1]     ; MA_LOAD_HI     ;        ; 15.093 ; 15.093 ;        ;
; MD_BUS[1]     ; MA_LOAD_LO     ;        ; 13.218 ; 13.218 ;        ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 12.141 ; 11.501 ; 11.501 ; 12.141 ;
; MD_BUS[1]     ; MD_IN_SEL      ;        ; 13.380 ; 13.380 ;        ;
; MD_BUS[1]     ; MD_LOAD        ; 12.350 ; 12.350 ; 12.350 ; 12.350 ;
; MD_BUS[1]     ; MEM_READ       ;        ; 13.158 ; 13.158 ;        ;
; MD_BUS[1]     ; MEM_WRITE      ; 12.605 ; 12.605 ; 12.605 ; 12.605 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 15.688 ; 12.606 ; 12.606 ; 15.688 ;
; MD_BUS[1]     ; PC_CLR_HI      ;        ; 13.057 ; 13.057 ;        ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 15.640 ; 12.568 ; 12.568 ; 15.640 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 16.593 ; 13.140 ; 13.140 ; 16.593 ;
; MD_BUS[1]     ; SR_BUS_SEL     ; 14.645 ;        ;        ; 14.645 ;
; MD_BUS[2]     ; AC_LOAD        ; 16.253 ; 12.604 ; 12.604 ; 16.253 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 14.463 ; 13.057 ; 13.057 ; 14.463 ;
; MD_BUS[2]     ; ALU_COMP       ; 13.293 ;        ;        ; 13.293 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ;        ; 11.886 ; 11.886 ;        ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ;        ; 12.304 ; 12.304 ;        ;
; MD_BUS[2]     ; ALU_FUNC_SEL_2 ; 14.390 ;        ;        ; 14.390 ;
; MD_BUS[2]     ; ALU_INC        ; 15.286 ; 13.751 ; 13.751 ; 15.286 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 13.313 ; 13.461 ; 13.461 ; 13.313 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 15.040 ; 12.362 ; 12.362 ; 15.040 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 15.402 ;        ;        ; 15.402 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 14.870 ;        ;        ; 14.870 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 14.832 ;        ;        ; 14.832 ;
; MD_BUS[2]     ; LINK_COMP      ; 14.385 ; 11.969 ; 11.969 ; 14.385 ;
; MD_BUS[2]     ; LINK_LOAD      ; 14.371 ; 13.711 ; 13.711 ; 14.371 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 13.295 ;        ;        ; 13.295 ;
; MD_BUS[2]     ; MA_CLR_HI      ;        ; 13.085 ; 13.085 ;        ;
; MD_BUS[2]     ; MA_LOAD_HI     ;        ; 13.954 ; 13.954 ;        ;
; MD_BUS[2]     ; MA_LOAD_LO     ;        ; 12.679 ; 12.679 ;        ;
; MD_BUS[2]     ; MD_BUS_SEL     ;        ; 11.720 ; 11.720 ;        ;
; MD_BUS[2]     ; MD_IN_SEL      ;        ; 11.937 ; 11.937 ;        ;
; MD_BUS[2]     ; MD_LOAD        ; 11.964 ; 12.173 ; 12.173 ; 11.964 ;
; MD_BUS[2]     ; MEM_READ       ;        ; 11.715 ; 11.715 ;        ;
; MD_BUS[2]     ; MEM_WRITE      ; 12.438 ; 12.438 ; 12.438 ; 12.438 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 15.433 ; 12.552 ; 12.552 ; 15.433 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 12.130 ;        ;        ; 12.130 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 15.385 ; 13.224 ; 13.224 ; 15.385 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 16.338 ; 13.796 ; 13.796 ; 16.338 ;
; MD_BUS[2]     ; SR_BUS_SEL     ; 14.390 ;        ;        ; 14.390 ;
; MD_BUS[3]     ; AC_LOAD        ; 14.584 ; 15.958 ; 15.958 ; 14.584 ;
; MD_BUS[3]     ; ALU_CLEAR      ;        ; 13.641 ; 13.641 ;        ;
; MD_BUS[3]     ; ALU_COMP       ;        ; 12.998 ; 12.998 ;        ;
; MD_BUS[3]     ; ALU_FUNC_SEL_2 ; 13.233 ;        ;        ; 13.233 ;
; MD_BUS[3]     ; ALU_INC        ;        ; 14.466 ; 14.466 ;        ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.883 ;        ;        ; 13.883 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 13.733 ; 15.107 ; 15.107 ; 13.733 ;
; MD_BUS[3]     ; ALU_ROT_1      ;        ; 14.050 ; 14.050 ;        ;
; MD_BUS[3]     ; ALU_ROT_2      ;        ; 14.012 ; 14.012 ;        ;
; MD_BUS[3]     ; LINK_COMP      ;        ; 14.090 ; 14.090 ;        ;
; MD_BUS[3]     ; LINK_LOAD      ;        ; 14.076 ; 14.076 ;        ;
; MD_BUS[3]     ; LINK_OUT_SEL   ;        ; 13.000 ; 13.000 ;        ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 12.843 ;        ;        ; 12.843 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 14.008 ;        ;        ; 14.008 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 13.960 ;        ;        ; 13.960 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 14.913 ;        ;        ; 14.913 ;
; MD_BUS[3]     ; SR_BUS_SEL     ; 13.233 ;        ;        ; 13.233 ;
; MD_BUS[4]     ; AC_LOAD        ; 15.494 ;        ;        ; 15.494 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 13.770 ;        ;        ; 13.770 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 14.643 ;        ;        ; 14.643 ;
; MD_BUS[4]     ; MA_CLR_HI      ; 12.104 ; 13.606 ; 13.606 ; 12.104 ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 14.683 ;        ;        ; 14.683 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 12.647 ;        ;        ; 12.647 ;
; MD_BUS[5]     ; LINK_LOAD      ; 12.819 ;        ;        ; 12.819 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.595 ;        ;        ; 11.595 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 14.021 ;        ;        ; 14.021 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 13.973 ;        ;        ; 13.973 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 14.926 ;        ;        ; 14.926 ;
; MD_BUS[6]     ; AC_LOAD        ; 14.775 ;        ;        ; 14.775 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.815 ;        ;        ; 11.815 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.924 ;        ;        ; 13.924 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 14.650 ;        ;        ; 14.650 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 14.602 ;        ;        ; 14.602 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 15.555 ;        ;        ; 15.555 ;
+---------------+----------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.935 ;        ;        ; 11.935 ;
; INC_CARRY     ; LINK_COMP      ; 12.906 ;        ;        ; 12.906 ;
; IRQ           ; ALU_INC        ; 16.168 ;        ;        ; 16.168 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.880 ;        ;        ; 13.880 ;
; IRQ           ; MA_CLR_HI      ; 14.711 ;        ;        ; 14.711 ;
; IRQ           ; MA_CLR_LO      ; 11.310 ;        ;        ; 11.310 ;
; IRQ           ; MD_BUS_SEL     ; 14.644 ;        ;        ; 14.644 ;
; IRQ           ; MD_LOAD        ; 12.450 ;        ;        ; 12.450 ;
; IRQ           ; MEM_WRITE      ; 11.618 ;        ;        ; 11.618 ;
; IRQ           ; PC_LOAD_HI     ; 14.604 ;        ;        ; 14.604 ;
; IRQ           ; PC_LOAD_LO     ; 15.557 ;        ;        ; 15.557 ;
; IRQ_ON        ; ALU_INC        ; 15.668 ;        ;        ; 15.668 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 13.800 ;        ;        ; 13.800 ;
; IRQ_ON        ; MA_CLR_HI      ; 14.631 ;        ;        ; 14.631 ;
; IRQ_ON        ; MA_CLR_LO      ; 11.596 ;        ;        ; 11.596 ;
; IRQ_ON        ; MD_BUS_SEL     ; 14.144 ;        ;        ; 14.144 ;
; IRQ_ON        ; MD_LOAD        ; 12.736 ;        ;        ; 12.736 ;
; IRQ_ON        ; MEM_WRITE      ; 11.538 ;        ;        ; 11.538 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.104 ;        ;        ; 14.104 ;
; IRQ_ON        ; PC_LOAD_LO     ; 15.057 ;        ;        ; 15.057 ;
; IS_AUTO_INDEX ; ALU_INC        ; 14.482 ;        ;        ; 14.482 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 13.511 ;        ;        ; 13.511 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 13.524 ;        ;        ; 13.524 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 13.145 ;        ;        ; 13.145 ;
; IS_ZERO_LAST  ; ALU_INC        ; 13.954 ;        ;        ; 13.954 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.664 ;        ;        ; 13.664 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.427 ;        ;        ; 13.427 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.999 ;        ;        ; 13.999 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 14.275 ;        ;        ; 14.275 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 14.227 ;        ;        ; 14.227 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 15.180 ;        ;        ; 15.180 ;
; MD_BUS[0]     ; AC_LOAD        ; 11.924 ;        ;        ; 11.924 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 12.895 ;        ;        ; 12.895 ;
; MD_BUS[0]     ; ALU_COMP       ; 12.944 ;        ;        ; 12.944 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ;        ; 11.426 ; 11.426 ;        ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 11.905 ;        ;        ; 11.905 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_2 ; 14.123 ;        ;        ; 14.123 ;
; MD_BUS[0]     ; ALU_INC        ; 15.019 ; 14.810 ; 14.810 ; 15.019 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ;        ; 14.419 ; 14.419 ;        ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 14.773 ;        ;        ; 14.773 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 14.597 ;        ;        ; 14.597 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 14.603 ;        ;        ; 14.603 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 14.565 ;        ;        ; 14.565 ;
; MD_BUS[0]     ; LINK_COMP      ; 11.570 ;        ;        ; 11.570 ;
; MD_BUS[0]     ; LINK_LOAD      ; 13.312 ;        ;        ; 13.312 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 12.946 ;        ;        ; 12.946 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 13.162 ; 13.811 ; 13.811 ; 13.162 ;
; MD_BUS[0]     ; MA_LOAD_HI     ;        ; 14.239 ; 14.239 ;        ;
; MD_BUS[0]     ; MA_LOAD_LO     ;        ; 13.405 ; 13.405 ;        ;
; MD_BUS[0]     ; MD_BUS_SEL     ;        ; 12.196 ; 12.196 ;        ;
; MD_BUS[0]     ; MD_IN_SEL      ;        ; 13.521 ; 13.521 ;        ;
; MD_BUS[0]     ; MD_LOAD        ; 12.783 ; 12.783 ; 12.783 ; 12.783 ;
; MD_BUS[0]     ; MEM_READ       ;        ; 13.299 ; 13.299 ;        ;
; MD_BUS[0]     ; MEM_WRITE      ; 13.305 ; 13.070 ; 13.070 ; 13.305 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 15.166 ; 13.263 ; 13.263 ; 15.166 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 11.873 ; 12.203 ; 12.203 ; 11.873 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 11.961 ; 11.094 ; 11.094 ; 11.961 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 12.227 ; 13.797 ; 13.797 ; 12.227 ;
; MD_BUS[0]     ; SR_BUS_SEL     ; 14.123 ;        ;        ; 14.123 ;
; MD_BUS[1]     ; AC_LOAD        ; 15.684 ; 11.781 ; 11.781 ; 15.684 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 13.429 ;        ;        ; 13.429 ;
; MD_BUS[1]     ; ALU_COMP       ; 13.180 ;        ;        ; 13.180 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ;        ; 12.134 ; 12.134 ;        ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ;        ; 12.552 ; 12.552 ;        ;
; MD_BUS[1]     ; ALU_FUNC_SEL_2 ; 14.645 ;        ;        ; 14.645 ;
; MD_BUS[1]     ; ALU_INC        ; 14.178 ; 14.153 ; 14.153 ; 14.178 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 13.770 ; 13.485 ; 13.485 ; 13.770 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 15.295 ; 12.610 ; 12.610 ; 15.295 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 14.833 ;        ;        ; 14.833 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 15.125 ;        ;        ; 15.125 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 15.087 ;        ;        ; 15.087 ;
; MD_BUS[1]     ; LINK_COMP      ; 14.272 ; 12.217 ; 12.217 ; 14.272 ;
; MD_BUS[1]     ; LINK_LOAD      ; 13.918 ; 13.959 ; 13.959 ; 13.918 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 13.182 ;        ;        ; 13.182 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 14.016 ; 13.624 ; 13.624 ; 14.016 ;
; MD_BUS[1]     ; MA_LOAD_HI     ;        ; 14.493 ; 14.493 ;        ;
; MD_BUS[1]     ; MA_LOAD_LO     ;        ; 13.218 ; 13.218 ;        ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 12.141 ; 11.501 ; 11.501 ; 12.141 ;
; MD_BUS[1]     ; MD_IN_SEL      ;        ; 13.380 ; 13.380 ;        ;
; MD_BUS[1]     ; MD_LOAD        ; 12.129 ; 12.129 ; 12.129 ; 12.129 ;
; MD_BUS[1]     ; MEM_READ       ;        ; 13.158 ; 13.158 ;        ;
; MD_BUS[1]     ; MEM_WRITE      ; 12.425 ; 12.605 ; 12.605 ; 12.425 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 12.979 ; 12.606 ; 12.606 ; 12.979 ;
; MD_BUS[1]     ; PC_CLR_HI      ;        ; 12.394 ; 12.394 ;        ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 13.651 ; 11.629 ; 11.629 ; 13.651 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 14.223 ; 12.748 ; 12.748 ; 14.223 ;
; MD_BUS[1]     ; SR_BUS_SEL     ; 14.645 ;        ;        ; 14.645 ;
; MD_BUS[2]     ; AC_LOAD        ; 15.741 ; 12.604 ; 12.604 ; 15.741 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 14.463 ; 13.057 ; 13.057 ; 14.463 ;
; MD_BUS[2]     ; ALU_COMP       ; 13.293 ;        ;        ; 13.293 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ;        ; 11.886 ; 11.886 ;        ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ;        ; 12.304 ; 12.304 ;        ;
; MD_BUS[2]     ; ALU_FUNC_SEL_2 ; 14.390 ;        ;        ; 14.390 ;
; MD_BUS[2]     ; ALU_INC        ; 13.725 ; 13.751 ; 13.751 ; 13.725 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 13.313 ; 13.313 ; 13.313 ; 13.313 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 15.040 ; 12.362 ; 12.362 ; 15.040 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 14.890 ;        ;        ; 14.890 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 14.870 ;        ;        ; 14.870 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 14.832 ;        ;        ; 14.832 ;
; MD_BUS[2]     ; LINK_COMP      ; 14.385 ; 11.969 ; 11.969 ; 14.385 ;
; MD_BUS[2]     ; LINK_LOAD      ; 14.031 ; 13.711 ; 13.711 ; 14.031 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 13.295 ;        ;        ; 13.295 ;
; MD_BUS[2]     ; MA_CLR_HI      ;        ; 13.085 ; 13.085 ;        ;
; MD_BUS[2]     ; MA_LOAD_HI     ;        ; 13.954 ; 13.954 ;        ;
; MD_BUS[2]     ; MA_LOAD_LO     ;        ; 12.679 ; 12.679 ;        ;
; MD_BUS[2]     ; MD_BUS_SEL     ;        ; 11.322 ; 11.322 ;        ;
; MD_BUS[2]     ; MD_IN_SEL      ;        ; 11.937 ; 11.937 ;        ;
; MD_BUS[2]     ; MD_LOAD        ; 11.964 ; 11.964 ; 11.964 ; 11.964 ;
; MD_BUS[2]     ; MEM_READ       ;        ; 11.715 ; 11.715 ;        ;
; MD_BUS[2]     ; MEM_WRITE      ; 12.438 ; 11.998 ; 11.998 ; 12.438 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 12.178 ; 12.552 ; 12.552 ; 12.178 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 12.130 ;        ;        ; 12.130 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 12.140 ; 13.224 ; 13.224 ; 12.140 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 12.484 ; 13.796 ; 13.796 ; 12.484 ;
; MD_BUS[2]     ; SR_BUS_SEL     ; 14.390 ;        ;        ; 14.390 ;
; MD_BUS[3]     ; AC_LOAD        ; 14.584 ; 15.365 ; 15.365 ; 14.584 ;
; MD_BUS[3]     ; ALU_CLEAR      ;        ; 13.641 ; 13.641 ;        ;
; MD_BUS[3]     ; ALU_COMP       ;        ; 12.998 ; 12.998 ;        ;
; MD_BUS[3]     ; ALU_FUNC_SEL_2 ; 13.233 ;        ;        ; 13.233 ;
; MD_BUS[3]     ; ALU_INC        ;        ; 14.466 ; 14.466 ;        ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.883 ;        ;        ; 13.883 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 13.733 ; 14.514 ; 14.514 ; 13.733 ;
; MD_BUS[3]     ; ALU_ROT_1      ;        ; 14.050 ; 14.050 ;        ;
; MD_BUS[3]     ; ALU_ROT_2      ;        ; 14.012 ; 14.012 ;        ;
; MD_BUS[3]     ; LINK_COMP      ;        ; 14.090 ; 14.090 ;        ;
; MD_BUS[3]     ; LINK_LOAD      ;        ; 13.736 ; 13.736 ;        ;
; MD_BUS[3]     ; LINK_OUT_SEL   ;        ; 13.000 ; 13.000 ;        ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 12.843 ;        ;        ; 12.843 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 14.008 ;        ;        ; 14.008 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 11.657 ;        ;        ; 11.657 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 14.913 ;        ;        ; 14.913 ;
; MD_BUS[3]     ; SR_BUS_SEL     ; 13.233 ;        ;        ; 13.233 ;
; MD_BUS[4]     ; AC_LOAD        ; 15.494 ;        ;        ; 15.494 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 13.770 ;        ;        ; 13.770 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 14.643 ;        ;        ; 14.643 ;
; MD_BUS[4]     ; MA_CLR_HI      ; 12.104 ; 13.606 ; 13.606 ; 12.104 ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 14.683 ;        ;        ; 14.683 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 12.647 ;        ;        ; 12.647 ;
; MD_BUS[5]     ; LINK_LOAD      ; 12.819 ;        ;        ; 12.819 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.595 ;        ;        ; 11.595 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 14.021 ;        ;        ; 14.021 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 13.973 ;        ;        ; 13.973 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 14.926 ;        ;        ; 14.926 ;
; MD_BUS[6]     ; AC_LOAD        ; 14.775 ;        ;        ; 14.775 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.815 ;        ;        ; 11.815 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.924 ;        ;        ; 13.924 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 14.650 ;        ;        ; 14.650 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 14.602 ;        ;        ; 14.602 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 15.555 ;        ;        ; 15.555 ;
+---------------+----------------+--------+--------+--------+--------+


+-----------------------------------------+
; Fast Model Setup Summary                ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -2.743 ; -30.093       ;
; ASSERT_CONTROL ; -2.162 ; -6.192        ;
+----------------+--------+---------------+


+-----------------------------------------+
; Fast Model Hold Summary                 ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -0.949 ; -2.597        ;
; ASSERT_CONTROL ; -0.825 ; -2.225        ;
+----------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------+
; Fast Model Minimum Pulse Width Summary  ;
+----------------+--------+---------------+
; Clock          ; Slack  ; End Point TNS ;
+----------------+--------+---------------+
; clk            ; -1.380 ; -1.380        ;
; ASSERT_CONTROL ; -1.222 ; -1.222        ;
+----------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -2.743 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.163     ; 1.687      ;
; -2.725 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.109     ; 1.723      ;
; -2.725 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.162     ; 1.670      ;
; -2.719 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.191     ; 1.656      ;
; -2.701 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.137     ; 1.692      ;
; -2.701 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.190     ; 1.639      ;
; -2.659 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.211     ; 1.551      ;
; -2.659 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.264     ; 1.498      ;
; -2.643 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.213     ; 1.523      ;
; -2.643 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.266     ; 1.470      ;
; -2.612 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.265     ; 1.450      ;
; -2.596 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.267     ; 1.422      ;
; -2.484 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.208     ; 1.377      ;
; -2.484 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.261     ; 1.324      ;
; -2.437 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.262     ; 1.276      ;
; -2.367 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -1.287     ; 1.687      ;
; -2.349 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -1.233     ; 1.723      ;
; -2.349 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -1.286     ; 1.670      ;
; -2.345 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.225     ; 1.267      ;
; -2.343 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -1.315     ; 1.656      ;
; -2.325 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -1.261     ; 1.692      ;
; -2.325 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -1.314     ; 1.639      ;
; -2.302 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.226     ; 1.223      ;
; -2.283 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.335     ; 1.551      ;
; -2.283 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.388     ; 1.498      ;
; -2.267 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.337     ; 1.523      ;
; -2.267 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.390     ; 1.470      ;
; -2.266 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.164     ; 1.227      ;
; -2.263 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.162     ; 1.224      ;
; -2.263 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.163     ; 1.224      ;
; -2.260 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.223     ; 1.265      ;
; -2.236 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.389     ; 1.450      ;
; -2.223 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.165     ; 1.183      ;
; -2.220 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.163     ; 1.180      ;
; -2.220 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.164     ; 1.180      ;
; -2.220 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.391     ; 1.422      ;
; -2.217 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.224     ; 1.221      ;
; -2.171 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.172     ; 1.146      ;
; -2.108 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.332     ; 1.377      ;
; -2.108 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.385     ; 1.324      ;
; -2.092 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.111     ; 1.106      ;
; -2.089 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.109     ; 1.103      ;
; -2.089 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.110     ; 1.103      ;
; -2.086 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; ASSERT_CONTROL ; clk         ; 0.500        ; -1.170     ; 1.144      ;
; -2.061 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -1.386     ; 1.276      ;
; -1.969 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.349     ; 1.267      ;
; -1.926 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.350     ; 1.223      ;
; -1.914 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.124      ; 2.073      ;
; -1.890 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.288     ; 1.227      ;
; -1.887 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.286     ; 1.224      ;
; -1.887 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.287     ; 1.224      ;
; -1.884 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.347     ; 1.265      ;
; -1.869 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.125      ; 2.029      ;
; -1.847 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.289     ; 1.183      ;
; -1.844 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.287     ; 1.180      ;
; -1.844 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.288     ; 1.180      ;
; -1.841 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.348     ; 1.221      ;
; -1.833 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.070      ; 2.043      ;
; -1.795 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.296     ; 1.146      ;
; -1.788 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.071      ; 1.999      ;
; -1.737 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.178      ; 1.950      ;
; -1.716 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.235     ; 1.106      ;
; -1.713 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.233     ; 1.103      ;
; -1.713 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.234     ; 1.103      ;
; -1.710 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; -1.294     ; 1.144      ;
; -1.701 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.123      ; 1.932      ;
; -1.679 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.124      ; 1.943      ;
; -1.656 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.124      ; 1.888      ;
; -1.538 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 2.073      ;
; -1.524 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.500        ; 0.177      ; 1.809      ;
; -1.493 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.001      ; 2.029      ;
; -1.457 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.054     ; 2.043      ;
; -1.412 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.053     ; 1.999      ;
; -1.361 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.054      ; 1.950      ;
; -1.325 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.001     ; 1.932      ;
; -1.303 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 1.943      ;
; -1.280 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 1.888      ;
; -1.216 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.104      ; 1.927      ;
; -1.192 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.076      ; 1.896      ;
; -1.148 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.053      ; 1.809      ;
; -1.134 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.102      ; 1.843      ;
; -1.129 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.002      ; 1.734      ;
; -1.113 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 1.706      ;
; -1.110 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.074      ; 1.812      ;
; -1.092 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.099      ; 1.798      ;
; -1.068 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.071      ; 1.767      ;
; -1.047 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 1.650      ;
; -1.031 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.002     ; 1.622      ;
; -1.005 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.003     ; 1.605      ;
; -0.992 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; -0.026     ; 1.594      ;
; -0.989 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; -0.005     ; 1.577      ;
; -0.954 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.005      ; 1.560      ;
; -0.946 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.033      ; 1.607      ;
; -0.872 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.003      ; 1.476      ;
; -0.830 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 1.000        ; 0.000      ; 1.431      ;
; -0.767 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.035      ; 1.430      ;
; -0.552 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; 0.041      ; 1.240      ;
; -0.544 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 1.000        ; 0.028      ; 1.179      ;
; -0.502 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; 0.039      ; 1.188      ;
; -0.473 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 1.000        ; 0.102      ; 1.200      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -2.162 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.124     ; 2.073      ;
; -2.117 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.123     ; 2.029      ;
; -2.081 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.178     ; 2.043      ;
; -2.036 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.177     ; 1.999      ;
; -1.985 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.070     ; 1.950      ;
; -1.949 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.125     ; 1.932      ;
; -1.927 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.124     ; 1.943      ;
; -1.904 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.124     ; 1.888      ;
; -1.772 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; -0.071     ; 1.809      ;
; -1.538 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 2.073      ;
; -1.493 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.001      ; 2.029      ;
; -1.457 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.054     ; 2.043      ;
; -1.412 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.053     ; 1.999      ;
; -1.361 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.054      ; 1.950      ;
; -1.325 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; -0.001     ; 1.932      ;
; -1.303 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 1.943      ;
; -1.280 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.000      ; 1.888      ;
; -1.148 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 0.053      ; 1.809      ;
; -0.861 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.267      ; 2.163      ;
; -0.794 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.213      ; 2.147      ;
; -0.785 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.265      ; 2.085      ;
; -0.746 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.262      ; 2.043      ;
; -0.712 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.211      ; 2.063      ;
; -0.670 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.208      ; 2.018      ;
; -0.648 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.266      ; 2.022      ;
; -0.572 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.264      ; 1.944      ;
; -0.533 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 1.261      ; 1.902      ;
; 0.513  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.439      ; 2.066      ;
; 0.585  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.439      ; 1.994      ;
; 0.625  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.493      ; 1.903      ;
; 0.654  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.493      ; 1.874      ;
; 0.873  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.500        ; 2.492      ; 1.727      ;
; 0.896  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.500        ; 2.492      ; 1.704      ;
; 1.013  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 1.000        ; 2.439      ; 2.066      ;
; 1.085  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.439      ; 1.994      ;
; 1.125  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 1.000        ; 2.493      ; 1.903      ;
; 1.154  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.493      ; 1.874      ;
; 1.373  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.000        ; 2.492      ; 1.727      ;
; 1.396  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 1.000        ; 2.492      ; 1.704      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+
; -0.949 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 2.617      ; 1.668      ;
; -0.912 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 2.616      ; 1.704      ;
; -0.889 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 2.616      ; 1.727      ;
; -0.736 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 2.563      ; 1.827      ;
; -0.717 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 2.617      ; 1.900      ;
; -0.597 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 2.563      ; 1.966      ;
; -0.449 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 2.617      ; 1.668      ;
; -0.412 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 2.616      ; 1.704      ;
; -0.389 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 2.616      ; 1.727      ;
; -0.236 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 2.563      ; 1.827      ;
; -0.217 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 2.617      ; 1.900      ;
; -0.098 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.386      ; 1.288      ;
; -0.097 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 2.563      ; 1.966      ;
; -0.036 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.389      ; 1.353      ;
; 0.017  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.391      ; 1.408      ;
; 0.126  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.231      ; 1.357      ;
; 0.137  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 1.330      ; 1.467      ;
; 0.205  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.332      ; 1.537      ;
; 0.214  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.385      ; 1.599      ;
; 0.218  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 1.330      ; 1.548      ;
; 0.219  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 1.329      ; 1.548      ;
; 0.223  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 1.328      ; 1.551      ;
; 0.258  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 1.231      ; 1.489      ;
; 0.267  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.335      ; 1.602      ;
; 0.276  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.388      ; 1.664      ;
; 0.320  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 1.269      ; 1.589      ;
; 0.320  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.337      ; 1.657      ;
; 0.324  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 1.267      ; 1.591      ;
; 0.329  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.390      ; 1.719      ;
; 0.349  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.226      ; 1.575      ;
; 0.362  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.000        ; 1.302      ; 1.664      ;
; 0.365  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; 0.000        ; 1.330      ; 1.695      ;
; 0.371  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 1.228      ; 1.599      ;
; 0.379  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.000      ; 0.379      ;
; 0.408  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.408      ;
; 0.409  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 1.226      ; 1.635      ;
; 0.430  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.000      ; 0.430      ;
; 0.431  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 1.302      ; 1.733      ;
; 0.435  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; 0.000        ; 1.228      ; 1.663      ;
; 0.447  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.447      ;
; 0.470  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.470      ;
; 0.479  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.479      ;
; 0.499  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.499      ;
; 0.508  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.508      ;
; 0.514  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.514      ;
; 0.565  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.000      ; 0.565      ;
; 0.579  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.579      ;
; 0.615  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.054      ; 0.669      ;
; 0.624  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.005     ; 0.619      ;
; 0.626  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 1.231      ; 1.357      ;
; 0.637  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; -0.500       ; 1.330      ; 1.467      ;
; 0.718  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 1.330      ; 1.548      ;
; 0.719  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 1.329      ; 1.548      ;
; 0.723  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 1.328      ; 1.551      ;
; 0.758  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 1.231      ; 1.489      ;
; 0.820  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 1.269      ; 1.589      ;
; 0.824  ; clk                                                                                                                                             ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; -0.500       ; 1.267      ; 1.591      ;
; 0.849  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 1.226      ; 1.575      ;
; 0.862  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; -0.500       ; 1.302      ; 1.664      ;
; 0.865  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; ASSERT_CONTROL ; clk         ; -0.500       ; 1.330      ; 1.695      ;
; 0.871  ; clk                                                                                                                                             ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; -0.500       ; 1.228      ; 1.599      ;
; 0.907  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.907      ;
; 0.909  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 1.226      ; 1.635      ;
; 0.931  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; -0.500       ; 1.302      ; 1.733      ;
; 0.935  ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 1.228      ; 1.663      ;
; 0.950  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.000      ; 0.950      ;
; 0.955  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.124      ; 0.579      ;
; 0.967  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.001      ; 0.968      ;
; 0.980  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.099      ; 1.079      ;
; 0.981  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.098      ; 1.079      ;
; 0.985  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.097      ; 1.082      ;
; 0.991  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.178      ; 0.669      ;
; 1.043  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.102      ; 1.145      ;
; 1.044  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.101      ; 1.145      ;
; 1.048  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.100      ; 1.148      ;
; 1.082  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.038      ; 1.120      ;
; 1.086  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.036      ; 1.122      ;
; 1.087  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.053     ; 1.034      ;
; 1.093  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.104      ; 1.197      ;
; 1.094  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.103      ; 1.197      ;
; 1.098  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.102      ; 1.200      ;
; 1.145  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.041      ; 1.186      ;
; 1.149  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.039      ; 1.188      ;
; 1.151  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.028      ; 1.179      ;
; 1.167  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.002      ; 1.169      ;
; 1.195  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.043      ; 1.238      ;
; 1.199  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; clk            ; clk         ; 0.000        ; 0.041      ; 1.240      ;
; 1.215  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.003     ; 1.212      ;
; 1.246  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.003      ; 1.249      ;
; 1.283  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.124      ; 0.907      ;
; 1.322  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.005      ; 1.327      ;
; 1.326  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.124      ; 0.950      ;
; 1.343  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.125      ; 0.968      ;
; 1.395  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.035      ; 1.430      ;
; 1.397  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.002     ; 1.395      ;
; 1.412  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; 0.053      ; 1.465      ;
; 1.463  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; clk         ; -0.500       ; 0.071      ; 1.034      ;
; 1.534  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.054     ; 1.480      ;
; 1.543  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; clk         ; 0.000        ; -0.001     ; 1.542      ;
; 1.555  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ; clk            ; clk         ; 0.000        ; 0.071      ; 1.626      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ASSERT_CONTROL'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                         ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; -0.825 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.493      ; 1.668      ;
; -0.788 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.000        ; 2.492      ; 1.704      ;
; -0.765 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.492      ; 1.727      ;
; -0.612 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 2.439      ; 1.827      ;
; -0.593 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.000        ; 2.493      ; 1.900      ;
; -0.473 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; 0.000        ; 2.439      ; 1.966      ;
; -0.325 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.493      ; 1.668      ;
; -0.288 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.492      ; 1.704      ;
; -0.265 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.492      ; 1.727      ;
; -0.112 ; ASSERT_CONTROL                                                                                                                                  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.500       ; 2.439      ; 1.827      ;
; -0.093 ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.493      ; 1.900      ;
; 0.027  ; clk                                                                                                                                             ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 2.439      ; 1.966      ;
; 0.526  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.262      ; 1.288      ;
; 0.579  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 0.579      ;
; 0.588  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.265      ; 1.353      ;
; 0.615  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.054      ; 0.669      ;
; 0.641  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.267      ; 1.408      ;
; 0.829  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.208      ; 1.537      ;
; 0.838  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.261      ; 1.599      ;
; 0.891  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.211      ; 1.602      ;
; 0.900  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.264      ; 1.664      ;
; 0.907  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 0.907      ;
; 0.944  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.213      ; 1.657      ;
; 0.950  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.000      ; 0.950      ;
; 0.953  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; 1.266      ; 1.719      ;
; 0.967  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.001      ; 0.968      ;
; 1.087  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.053     ; 1.034      ;
; 1.203  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.124     ; 0.579      ;
; 1.239  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.070     ; 0.669      ;
; 1.412  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; 0.053      ; 1.465      ;
; 1.531  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.124     ; 0.907      ;
; 1.534  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.054     ; 1.480      ;
; 1.543  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.000        ; -0.001     ; 1.542      ;
; 1.574  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.124     ; 0.950      ;
; 1.591  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.123     ; 0.968      ;
; 1.711  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.177     ; 1.034      ;
; 2.036  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.071     ; 1.465      ;
; 2.158  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.178     ; 1.480      ;
; 2.167  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk            ; ASSERT_CONTROL ; -0.500       ; -0.125     ; 1.542      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datac                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datac                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datac                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_5|output~1|datac                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ASSERT_CONTROL'                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock          ; Clock Edge ; Target                                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; ASSERT_CONTROL|combout                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output|combout                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Rise       ; state_generator_0|s_state_generator_0|and_2|output|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|inclk[0]                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|and_2|output~clkctrl|outclk                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_0|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_1|nand_5|output~1|datad                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ASSERT_CONTROL ; Fall       ; state_generator_0|s_state_generator_0|counter|ff_2|nand_5|output~1|datac                                                                        ;
+--------+--------------+----------------+------------------+----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; -0.085 ; -0.085 ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 2.329  ; 2.329  ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 3.572  ; 3.572  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 3.285  ; 3.285  ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 3.521  ; 3.521  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 3.372  ; 3.372  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 3.521  ; 3.521  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 3.430  ; 3.430  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 2.820  ; 2.820  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 2.795  ; 2.795  ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; -0.013 ; -0.013 ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 1.945  ; 1.945  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; clk            ; 0.832  ; 0.832  ; Rise       ; clk             ;
; END_STATE      ; clk            ; 3.236  ; 3.236  ; Rise       ; clk             ;
; HRQ            ; clk            ; 3.633  ; 3.633  ; Rise       ; clk             ;
; IRQ            ; clk            ; 4.484  ; 4.484  ; Rise       ; clk             ;
; IRQ_ON         ; clk            ; 4.197  ; 4.197  ; Rise       ; clk             ;
; MD_BUS[*]      ; clk            ; 4.433  ; 4.433  ; Rise       ; clk             ;
;  MD_BUS[0]     ; clk            ; 4.284  ; 4.284  ; Rise       ; clk             ;
;  MD_BUS[1]     ; clk            ; 4.433  ; 4.433  ; Rise       ; clk             ;
;  MD_BUS[2]     ; clk            ; 4.342  ; 4.342  ; Rise       ; clk             ;
;  MD_BUS[3]     ; clk            ; 3.748  ; 3.748  ; Rise       ; clk             ;
;  MD_BUS[7]     ; clk            ; 2.933  ; 2.933  ; Rise       ; clk             ;
;  MD_BUS[8]     ; clk            ; 2.862  ; 2.862  ; Rise       ; clk             ;
;  MD_BUS[9]     ; clk            ; 2.835  ; 2.835  ; Rise       ; clk             ;
;  MD_BUS[10]    ; clk            ; 2.564  ; 2.564  ; Rise       ; clk             ;
;  MD_BUS[11]    ; clk            ; 2.782  ; 2.782  ; Rise       ; clk             ;
; NEXT_STATE     ; clk            ; 3.628  ; 3.628  ; Rise       ; clk             ;
; clk            ; clk            ; 0.803  ; 0.803  ; Rise       ; clk             ;
; not_reset      ; clk            ; 3.009  ; 3.009  ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.825  ; 0.825  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.566 ; -1.566 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -2.212 ; -2.212 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -2.036 ; -2.036 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.790 ; -1.790 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.031 ; -2.031 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -1.989 ; -1.989 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.790 ; -1.790 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -1.825 ; -1.825 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.562 ; -1.562 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 0.788  ; 0.788  ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -1.178 ; -1.178 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; clk            ; 0.949  ; 0.949  ; Rise       ; clk             ;
; END_STATE      ; clk            ; -1.442 ; -1.442 ; Rise       ; clk             ;
; HRQ            ; clk            ; -3.261 ; -3.261 ; Rise       ; clk             ;
; IRQ            ; clk            ; -2.088 ; -2.088 ; Rise       ; clk             ;
; IRQ_ON         ; clk            ; -1.912 ; -1.912 ; Rise       ; clk             ;
; MD_BUS[*]      ; clk            ; -1.666 ; -1.666 ; Rise       ; clk             ;
;  MD_BUS[0]     ; clk            ; -1.907 ; -1.907 ; Rise       ; clk             ;
;  MD_BUS[1]     ; clk            ; -1.865 ; -1.865 ; Rise       ; clk             ;
;  MD_BUS[2]     ; clk            ; -1.666 ; -1.666 ; Rise       ; clk             ;
;  MD_BUS[3]     ; clk            ; -1.701 ; -1.701 ; Rise       ; clk             ;
;  MD_BUS[7]     ; clk            ; -2.556 ; -2.556 ; Rise       ; clk             ;
;  MD_BUS[8]     ; clk            ; -2.590 ; -2.590 ; Rise       ; clk             ;
;  MD_BUS[9]     ; clk            ; -2.459 ; -2.459 ; Rise       ; clk             ;
;  MD_BUS[10]    ; clk            ; -2.211 ; -2.211 ; Rise       ; clk             ;
;  MD_BUS[11]    ; clk            ; -2.407 ; -2.407 ; Rise       ; clk             ;
; NEXT_STATE     ; clk            ; -1.438 ; -1.438 ; Rise       ; clk             ;
; clk            ; clk            ; 0.912  ; 0.912  ; Rise       ; clk             ;
; not_reset      ; clk            ; -1.054 ; -1.054 ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 6.245 ; 6.245 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 6.128 ; 6.128 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 5.767 ; 5.767 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 5.763 ; 5.763 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 5.870 ; 5.870 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_2 ; ASSERT_CONTROL ; 5.782 ; 5.782 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 6.312 ; 6.312 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 5.929 ; 5.929 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 6.017 ; 6.017 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 5.939 ; 5.939 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 6.135 ; 6.135 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 6.114 ; 6.114 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 5.827 ; 5.827 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 6.284 ; 6.284 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 5.769 ; 5.769 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 6.230 ; 6.230 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 5.109 ; 5.109 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 6.418 ; 6.418 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 5.967 ; 5.967 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 5.718 ; 5.718 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 5.875 ; 5.875 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 5.497 ; 5.497 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 5.770 ; 5.770 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 5.150 ; 5.150 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 5.543 ; 5.543 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 5.611 ; 5.611 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 5.495 ; 5.495 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 5.843 ; 5.843 ; Fall       ; ASSERT_CONTROL  ;
; SR_BUS_SEL     ; ASSERT_CONTROL ; 5.782 ; 5.782 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; clk            ; 6.369 ; 6.369 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk            ; 6.252 ; 6.252 ; Rise       ; clk             ;
; ALU_COMP       ; clk            ; 5.891 ; 5.891 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk            ; 5.887 ; 5.887 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk            ; 5.994 ; 5.994 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk            ; 5.906 ; 5.906 ; Rise       ; clk             ;
; ALU_INC        ; clk            ; 6.436 ; 6.436 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk            ; 6.053 ; 6.053 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk            ; 6.141 ; 6.141 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk            ; 6.063 ; 6.063 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk            ; 6.259 ; 6.259 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk            ; 6.238 ; 6.238 ; Rise       ; clk             ;
; HLT_indicator  ; clk            ; 2.893 ; 2.893 ; Rise       ; clk             ;
; LINK_COMP      ; clk            ; 5.951 ; 5.951 ; Rise       ; clk             ;
; LINK_LOAD      ; clk            ; 6.408 ; 6.408 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk            ; 5.893 ; 5.893 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk            ; 6.354 ; 6.354 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk            ; 5.233 ; 5.233 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk            ; 6.542 ; 6.542 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk            ; 6.091 ; 6.091 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk            ; 5.842 ; 5.842 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk            ; 5.999 ; 5.999 ; Rise       ; clk             ;
; MD_LOAD        ; clk            ; 5.621 ; 5.621 ; Rise       ; clk             ;
; MEM_READ       ; clk            ; 5.894 ; 5.894 ; Rise       ; clk             ;
; MEM_WRITE      ; clk            ; 5.274 ; 5.274 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk            ; 5.667 ; 5.667 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk            ; 5.735 ; 5.735 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk            ; 5.619 ; 5.619 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk            ; 5.967 ; 5.967 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk            ; 5.906 ; 5.906 ; Rise       ; clk             ;
+----------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 5.799 ; 5.799 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 5.515 ; 5.515 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 5.593 ; 5.593 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 5.586 ; 5.586 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 5.693 ; 5.693 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_2 ; ASSERT_CONTROL ; 5.608 ; 5.608 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 5.838 ; 5.838 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 5.369 ; 5.369 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 5.714 ; 5.714 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 5.765 ; 5.765 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 5.961 ; 5.961 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 5.940 ; 5.940 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 5.082 ; 5.082 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 5.531 ; 5.531 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 5.595 ; 5.595 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 5.494 ; 5.494 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 5.062 ; 5.062 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 6.029 ; 6.029 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 5.348 ; 5.348 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 5.167 ; 5.167 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 5.698 ; 5.698 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 5.161 ; 5.161 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 5.593 ; 5.593 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.734 ; 4.734 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 5.161 ; 5.161 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 5.434 ; 5.434 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 4.953 ; 4.953 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 5.440 ; 5.440 ; Fall       ; ASSERT_CONTROL  ;
; SR_BUS_SEL     ; ASSERT_CONTROL ; 5.608 ; 5.608 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; clk            ; 4.264 ; 4.264 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk            ; 4.438 ; 4.438 ; Rise       ; clk             ;
; ALU_COMP       ; clk            ; 4.056 ; 4.056 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk            ; 4.054 ; 4.054 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk            ; 4.161 ; 4.161 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk            ; 4.157 ; 4.157 ; Rise       ; clk             ;
; ALU_INC        ; clk            ; 4.551 ; 4.551 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk            ; 3.675 ; 3.675 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk            ; 4.182 ; 4.182 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk            ; 4.128 ; 4.128 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk            ; 3.978 ; 3.978 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk            ; 3.862 ; 3.862 ; Rise       ; clk             ;
; HLT_indicator  ; clk            ; 2.893 ; 2.893 ; Rise       ; clk             ;
; LINK_COMP      ; clk            ; 3.990 ; 3.990 ; Rise       ; clk             ;
; LINK_LOAD      ; clk            ; 3.900 ; 3.900 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk            ; 4.060 ; 4.060 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk            ; 4.151 ; 4.151 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk            ; 3.485 ; 3.485 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk            ; 4.581 ; 4.581 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk            ; 4.294 ; 4.294 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk            ; 3.754 ; 3.754 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk            ; 3.510 ; 3.510 ; Rise       ; clk             ;
; MD_LOAD        ; clk            ; 3.568 ; 3.568 ; Rise       ; clk             ;
; MEM_READ       ; clk            ; 3.379 ; 3.379 ; Rise       ; clk             ;
; MEM_WRITE      ; clk            ; 3.326 ; 3.326 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk            ; 3.806 ; 3.806 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk            ; 4.292 ; 4.292 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk            ; 3.967 ; 3.967 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk            ; 4.315 ; 4.315 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk            ; 4.157 ; 4.157 ; Rise       ; clk             ;
+----------------+----------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.524 ;       ;       ; 5.524 ;
; INC_CARRY     ; LINK_COMP      ; 5.847 ;       ;       ; 5.847 ;
; IRQ           ; ALU_INC        ; 6.992 ;       ;       ; 6.992 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.210 ;       ;       ; 6.210 ;
; IRQ           ; MA_CLR_HI      ; 6.511 ;       ;       ; 6.511 ;
; IRQ           ; MA_CLR_LO      ; 5.387 ;       ;       ; 5.387 ;
; IRQ           ; MD_BUS_SEL     ; 6.462 ;       ;       ; 6.462 ;
; IRQ           ; MD_LOAD        ; 5.744 ;       ;       ; 5.744 ;
; IRQ           ; MEM_WRITE      ; 5.431 ;       ;       ; 5.431 ;
; IRQ           ; PC_LOAD_HI     ; 6.409 ;       ;       ; 6.409 ;
; IRQ           ; PC_LOAD_LO     ; 6.757 ;       ;       ; 6.757 ;
; IRQ_ON        ; ALU_INC        ; 6.813 ;       ;       ; 6.813 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.125 ;       ;       ; 6.125 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.426 ;       ;       ; 6.426 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.429 ;       ;       ; 5.429 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.283 ;       ;       ; 6.283 ;
; IRQ_ON        ; MD_LOAD        ; 5.786 ;       ;       ; 5.786 ;
; IRQ_ON        ; MEM_WRITE      ; 5.346 ;       ;       ; 5.346 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.230 ;       ;       ; 6.230 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.578 ;       ;       ; 6.578 ;
; IS_AUTO_INDEX ; ALU_INC        ; 6.388 ;       ;       ; 6.388 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 6.025 ;       ;       ; 6.025 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 6.028 ;       ;       ; 6.028 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.905 ;       ;       ; 5.905 ;
; IS_ZERO_LAST  ; ALU_INC        ; 6.274 ;       ;       ; 6.274 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.140 ;       ;       ; 6.140 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 6.049 ;       ;       ; 6.049 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 6.293 ;       ;       ; 6.293 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.284 ;       ;       ; 6.284 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.238 ;       ;       ; 6.238 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.586 ;       ;       ; 6.586 ;
; MD_BUS[0]     ; AC_LOAD        ; 6.922 ;       ;       ; 6.922 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 6.281 ;       ;       ; 6.281 ;
; MD_BUS[0]     ; ALU_COMP       ; 5.965 ;       ;       ; 5.965 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ;       ; 5.436 ; 5.436 ;       ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 5.543 ;       ;       ; 5.543 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_2 ; 6.320 ;       ;       ; 6.320 ;
; MD_BUS[0]     ; ALU_INC        ; 6.559 ; 6.511 ; 6.511 ; 6.559 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ;       ; 6.503 ; 6.503 ;       ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 6.555 ;       ;       ; 6.555 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 6.616 ;       ;       ; 6.616 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 6.382 ;       ;       ; 6.382 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 6.361 ;       ;       ; 6.361 ;
; MD_BUS[0]     ; LINK_COMP      ; 6.196 ;       ;       ; 6.196 ;
; MD_BUS[0]     ; LINK_LOAD      ; 6.193 ;       ;       ; 6.193 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 5.970 ;       ;       ; 5.970 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 5.899 ; 6.128 ; 6.128 ; 5.899 ;
; MD_BUS[0]     ; MA_LOAD_HI     ;       ; 6.496 ; 6.496 ;       ;
; MD_BUS[0]     ; MA_LOAD_LO     ;       ; 6.045 ; 6.045 ;       ;
; MD_BUS[0]     ; MD_BUS_SEL     ;       ; 5.802 ; 5.802 ;       ;
; MD_BUS[0]     ; MD_IN_SEL      ;       ; 6.055 ; 6.055 ;       ;
; MD_BUS[0]     ; MD_LOAD        ; 5.781 ; 5.855 ; 5.855 ; 5.781 ;
; MD_BUS[0]     ; MEM_READ       ;       ; 5.950 ; 5.950 ;       ;
; MD_BUS[0]     ; MEM_WRITE      ; 5.889 ; 5.889 ; 5.889 ; 5.889 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 6.592 ; 6.063 ; 6.063 ; 6.592 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 5.502 ; 5.594 ; 5.594 ; 5.502 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 6.546 ; 6.286 ; 6.286 ; 6.546 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 6.894 ; 6.530 ; 6.530 ; 6.894 ;
; MD_BUS[0]     ; SR_BUS_SEL     ; 6.320 ;       ;       ; 6.320 ;
; MD_BUS[1]     ; AC_LOAD        ; 7.042 ; 5.495 ; 5.495 ; 7.042 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 6.430 ;       ;       ; 6.430 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.043 ;       ;       ; 6.043 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ;       ; 5.664 ; 5.664 ;       ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ;       ; 5.771 ; 5.771 ;       ;
; MD_BUS[1]     ; ALU_FUNC_SEL_2 ; 6.469 ;       ;       ; 6.469 ;
; MD_BUS[1]     ; ALU_INC        ; 6.708 ; 6.237 ; 6.237 ; 6.708 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.118 ; 5.979 ; 5.979 ; 6.118 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 6.704 ; 5.792 ; 5.792 ; 6.704 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 6.736 ;       ;       ; 6.736 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 6.531 ;       ;       ; 6.531 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 6.510 ;       ;       ; 6.510 ;
; MD_BUS[1]     ; LINK_COMP      ; 6.274 ; 5.600 ; 5.600 ; 6.274 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.271 ; 6.185 ; 6.185 ; 6.271 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 6.048 ;       ;       ; 6.048 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.195 ; 6.059 ; 6.059 ; 6.195 ;
; MD_BUS[1]     ; MA_LOAD_HI     ;       ; 6.645 ; 6.645 ;       ;
; MD_BUS[1]     ; MA_LOAD_LO     ;       ; 5.976 ; 5.976 ;       ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 5.542 ; 5.349 ; 5.349 ; 5.542 ;
; MD_BUS[1]     ; MD_IN_SEL      ;       ; 6.035 ; 6.035 ;       ;
; MD_BUS[1]     ; MD_LOAD        ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; MD_BUS[1]     ; MEM_READ       ;       ; 5.930 ; 5.930 ;       ;
; MD_BUS[1]     ; MEM_WRITE      ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 6.741 ; 5.688 ; 5.688 ; 6.741 ;
; MD_BUS[1]     ; PC_CLR_HI      ;       ; 5.890 ; 5.890 ;       ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.695 ; 5.653 ; 5.653 ; 6.695 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 7.043 ; 5.897 ; 5.897 ; 7.043 ;
; MD_BUS[1]     ; SR_BUS_SEL     ; 6.469 ;       ;       ; 6.469 ;
; MD_BUS[2]     ; AC_LOAD        ; 7.037 ; 5.782 ; 5.782 ; 7.037 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 6.339 ; 5.899 ; 5.899 ; 6.339 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.080 ;       ;       ; 6.080 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ;       ; 5.576 ; 5.576 ;       ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ;       ; 5.683 ; 5.683 ;       ;
; MD_BUS[2]     ; ALU_FUNC_SEL_2 ; 6.378 ;       ;       ; 6.378 ;
; MD_BUS[2]     ; ALU_INC        ; 6.617 ; 6.105 ; 6.105 ; 6.617 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 5.918 ; 5.971 ; 5.971 ; 5.918 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 6.613 ; 5.704 ; 5.704 ; 6.613 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 6.731 ;       ;       ; 6.731 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 6.440 ;       ;       ; 6.440 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 6.419 ;       ;       ; 6.419 ;
; MD_BUS[2]     ; LINK_COMP      ; 6.311 ; 5.512 ; 5.512 ; 6.311 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.308 ; 6.097 ; 6.097 ; 6.308 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 6.085 ;       ;       ; 6.085 ;
; MD_BUS[2]     ; MA_CLR_HI      ;       ; 5.865 ; 5.865 ;       ;
; MD_BUS[2]     ; MA_LOAD_HI     ;       ; 6.233 ; 6.233 ;       ;
; MD_BUS[2]     ; MA_LOAD_LO     ;       ; 5.782 ; 5.782 ;       ;
; MD_BUS[2]     ; MD_BUS_SEL     ;       ; 5.401 ; 5.401 ;       ;
; MD_BUS[2]     ; MD_IN_SEL      ;       ; 5.539 ; 5.539 ;       ;
; MD_BUS[2]     ; MD_LOAD        ; 5.480 ; 5.550 ; 5.550 ; 5.480 ;
; MD_BUS[2]     ; MEM_READ       ;       ; 5.434 ; 5.434 ;       ;
; MD_BUS[2]     ; MEM_WRITE      ; 5.593 ; 5.593 ; 5.593 ; 5.593 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 6.650 ; 5.657 ; 5.657 ; 6.650 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 5.549 ;       ;       ; 5.549 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 6.604 ; 5.880 ; 5.880 ; 6.604 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 6.952 ; 6.124 ; 6.124 ; 6.952 ;
; MD_BUS[2]     ; SR_BUS_SEL     ; 6.378 ;       ;       ; 6.378 ;
; MD_BUS[3]     ; AC_LOAD        ; 6.431 ; 6.918 ; 6.918 ; 6.431 ;
; MD_BUS[3]     ; ALU_CLEAR      ;       ; 6.053 ; 6.053 ;       ;
; MD_BUS[3]     ; ALU_COMP       ;       ; 5.961 ; 5.961 ;       ;
; MD_BUS[3]     ; ALU_FUNC_SEL_2 ; 5.987 ;       ;       ; 5.987 ;
; MD_BUS[3]     ; ALU_INC        ;       ; 6.329 ; 6.329 ;       ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.222 ;       ;       ; 6.222 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 6.125 ; 6.612 ; 6.612 ; 6.125 ;
; MD_BUS[3]     ; ALU_ROT_1      ;       ; 6.152 ; 6.152 ;       ;
; MD_BUS[3]     ; ALU_ROT_2      ;       ; 6.131 ; 6.131 ;       ;
; MD_BUS[3]     ; LINK_COMP      ;       ; 6.192 ; 6.192 ;       ;
; MD_BUS[3]     ; LINK_LOAD      ;       ; 6.189 ; 6.189 ;       ;
; MD_BUS[3]     ; LINK_OUT_SEL   ;       ; 5.966 ; 5.966 ;       ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 5.877 ;       ;       ; 5.877 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 6.181 ;       ;       ; 6.181 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 6.135 ;       ;       ; 6.135 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.483 ;       ;       ; 6.483 ;
; MD_BUS[3]     ; SR_BUS_SEL     ; 5.987 ;       ;       ; 5.987 ;
; MD_BUS[4]     ; AC_LOAD        ; 6.708 ;       ;       ; 6.708 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.096 ;       ;       ; 6.096 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.402 ;       ;       ; 6.402 ;
; MD_BUS[4]     ; MA_CLR_HI      ; 5.550 ; 6.031 ; 6.031 ; 5.550 ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.481 ;       ;       ; 6.481 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 5.726 ;       ;       ; 5.726 ;
; MD_BUS[5]     ; LINK_LOAD      ; 5.826 ;       ;       ; 5.826 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.524 ;       ;       ; 5.524 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 6.217 ;       ;       ; 6.217 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 6.171 ;       ;       ; 6.171 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 6.519 ;       ;       ; 6.519 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.559 ;       ;       ; 6.559 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.605 ;       ;       ; 5.605 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.253 ;       ;       ; 6.253 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 6.430 ;       ;       ; 6.430 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.384 ;       ;       ; 6.384 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.732 ;       ;       ; 6.732 ;
+---------------+----------------+-------+-------+-------+-------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.524 ;       ;       ; 5.524 ;
; INC_CARRY     ; LINK_COMP      ; 5.847 ;       ;       ; 5.847 ;
; IRQ           ; ALU_INC        ; 6.992 ;       ;       ; 6.992 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.210 ;       ;       ; 6.210 ;
; IRQ           ; MA_CLR_HI      ; 6.511 ;       ;       ; 6.511 ;
; IRQ           ; MA_CLR_LO      ; 5.387 ;       ;       ; 5.387 ;
; IRQ           ; MD_BUS_SEL     ; 6.462 ;       ;       ; 6.462 ;
; IRQ           ; MD_LOAD        ; 5.744 ;       ;       ; 5.744 ;
; IRQ           ; MEM_WRITE      ; 5.431 ;       ;       ; 5.431 ;
; IRQ           ; PC_LOAD_HI     ; 6.409 ;       ;       ; 6.409 ;
; IRQ           ; PC_LOAD_LO     ; 6.757 ;       ;       ; 6.757 ;
; IRQ_ON        ; ALU_INC        ; 6.813 ;       ;       ; 6.813 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.125 ;       ;       ; 6.125 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.426 ;       ;       ; 6.426 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.429 ;       ;       ; 5.429 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.283 ;       ;       ; 6.283 ;
; IRQ_ON        ; MD_LOAD        ; 5.786 ;       ;       ; 5.786 ;
; IRQ_ON        ; MEM_WRITE      ; 5.346 ;       ;       ; 5.346 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.230 ;       ;       ; 6.230 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.578 ;       ;       ; 6.578 ;
; IS_AUTO_INDEX ; ALU_INC        ; 6.388 ;       ;       ; 6.388 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 6.025 ;       ;       ; 6.025 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 6.028 ;       ;       ; 6.028 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.905 ;       ;       ; 5.905 ;
; IS_ZERO_LAST  ; ALU_INC        ; 6.274 ;       ;       ; 6.274 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.140 ;       ;       ; 6.140 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 6.049 ;       ;       ; 6.049 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 6.293 ;       ;       ; 6.293 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.284 ;       ;       ; 6.284 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.238 ;       ;       ; 6.238 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.586 ;       ;       ; 6.586 ;
; MD_BUS[0]     ; AC_LOAD        ; 5.537 ;       ;       ; 5.537 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 5.850 ;       ;       ; 5.850 ;
; MD_BUS[0]     ; ALU_COMP       ; 5.965 ;       ;       ; 5.965 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ;       ; 5.436 ; 5.436 ;       ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 5.543 ;       ;       ; 5.543 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_2 ; 6.320 ;       ;       ; 6.320 ;
; MD_BUS[0]     ; ALU_INC        ; 6.559 ; 6.501 ; 6.501 ; 6.559 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ;       ; 6.327 ; 6.327 ;       ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 6.555 ;       ;       ; 6.555 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 6.421 ;       ;       ; 6.421 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 6.382 ;       ;       ; 6.382 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 6.361 ;       ;       ; 6.361 ;
; MD_BUS[0]     ; LINK_COMP      ; 5.372 ;       ;       ; 5.372 ;
; MD_BUS[0]     ; LINK_LOAD      ; 5.957 ;       ;       ; 5.957 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 5.970 ;       ;       ; 5.970 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 5.899 ; 6.128 ; 6.128 ; 5.899 ;
; MD_BUS[0]     ; MA_LOAD_HI     ;       ; 6.349 ; 6.349 ;       ;
; MD_BUS[0]     ; MA_LOAD_LO     ;       ; 6.045 ; 6.045 ;       ;
; MD_BUS[0]     ; MD_BUS_SEL     ;       ; 5.589 ; 5.589 ;       ;
; MD_BUS[0]     ; MD_IN_SEL      ;       ; 6.055 ; 6.055 ;       ;
; MD_BUS[0]     ; MD_LOAD        ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; MD_BUS[0]     ; MEM_READ       ;       ; 5.950 ; 5.950 ;       ;
; MD_BUS[0]     ; MEM_WRITE      ; 5.889 ; 5.855 ; 5.855 ; 5.889 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 6.592 ; 5.952 ; 5.952 ; 6.592 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 5.502 ; 5.594 ; 5.594 ; 5.502 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 5.481 ; 5.167 ; 5.167 ; 5.481 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 5.614 ; 6.161 ; 6.161 ; 5.614 ;
; MD_BUS[0]     ; SR_BUS_SEL     ; 6.320 ;       ;       ; 6.320 ;
; MD_BUS[1]     ; AC_LOAD        ; 6.805 ; 5.495 ; 5.495 ; 6.805 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 6.009 ;       ;       ; 6.009 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.043 ;       ;       ; 6.043 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ;       ; 5.664 ; 5.664 ;       ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ;       ; 5.771 ; 5.771 ;       ;
; MD_BUS[1]     ; ALU_FUNC_SEL_2 ; 6.469 ;       ;       ; 6.469 ;
; MD_BUS[1]     ; ALU_INC        ; 6.252 ; 6.237 ; 6.237 ; 6.252 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.067 ; 5.979 ; 5.979 ; 6.067 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 6.704 ; 5.792 ; 5.792 ; 6.704 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 6.499 ;       ;       ; 6.499 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 6.531 ;       ;       ; 6.531 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 6.510 ;       ;       ; 6.510 ;
; MD_BUS[1]     ; LINK_COMP      ; 6.274 ; 5.600 ; 5.600 ; 6.274 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.193 ; 6.185 ; 6.185 ; 6.193 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 6.048 ;       ;       ; 6.048 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.195 ; 6.059 ; 6.059 ; 6.195 ;
; MD_BUS[1]     ; MA_LOAD_HI     ;       ; 6.427 ; 6.427 ;       ;
; MD_BUS[1]     ; MA_LOAD_LO     ;       ; 5.976 ; 5.976 ;       ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 5.542 ; 5.349 ; 5.349 ; 5.542 ;
; MD_BUS[1]     ; MD_IN_SEL      ;       ; 6.035 ; 6.035 ;       ;
; MD_BUS[1]     ; MD_LOAD        ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; MD_BUS[1]     ; MEM_READ       ;       ; 5.930 ; 5.930 ;       ;
; MD_BUS[1]     ; MEM_WRITE      ; 5.596 ; 5.646 ; 5.646 ; 5.596 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 5.804 ; 5.688 ; 5.688 ; 5.804 ;
; MD_BUS[1]     ; PC_CLR_HI      ;       ; 5.650 ; 5.650 ;       ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.027 ; 5.351 ; 5.351 ; 6.027 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 6.271 ; 5.762 ; 5.762 ; 6.271 ;
; MD_BUS[1]     ; SR_BUS_SEL     ; 6.469 ;       ;       ; 6.469 ;
; MD_BUS[2]     ; AC_LOAD        ; 6.822 ; 5.782 ; 5.782 ; 6.822 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 6.339 ; 5.899 ; 5.899 ; 6.339 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.080 ;       ;       ; 6.080 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ;       ; 5.576 ; 5.576 ;       ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ;       ; 5.683 ; 5.683 ;       ;
; MD_BUS[2]     ; ALU_FUNC_SEL_2 ; 6.378 ;       ;       ; 6.378 ;
; MD_BUS[2]     ; ALU_INC        ; 6.112 ; 6.105 ; 6.105 ; 6.112 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 6.613 ; 5.704 ; 5.704 ; 6.613 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 6.516 ;       ;       ; 6.516 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 6.440 ;       ;       ; 6.440 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 6.419 ;       ;       ; 6.419 ;
; MD_BUS[2]     ; LINK_COMP      ; 6.311 ; 5.512 ; 5.512 ; 6.311 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.230 ; 6.097 ; 6.097 ; 6.230 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 6.085 ;       ;       ; 6.085 ;
; MD_BUS[2]     ; MA_CLR_HI      ;       ; 5.865 ; 5.865 ;       ;
; MD_BUS[2]     ; MA_LOAD_HI     ;       ; 6.233 ; 6.233 ;       ;
; MD_BUS[2]     ; MA_LOAD_LO     ;       ; 5.782 ; 5.782 ;       ;
; MD_BUS[2]     ; MD_BUS_SEL     ;       ; 5.279 ; 5.279 ;       ;
; MD_BUS[2]     ; MD_IN_SEL      ;       ; 5.539 ; 5.539 ;       ;
; MD_BUS[2]     ; MD_LOAD        ; 5.480 ; 5.480 ; 5.480 ; 5.480 ;
; MD_BUS[2]     ; MEM_READ       ;       ; 5.434 ; 5.434 ;       ;
; MD_BUS[2]     ; MEM_WRITE      ; 5.593 ; 5.449 ; 5.449 ; 5.593 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 5.563 ; 5.657 ; 5.657 ; 5.563 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 5.549 ;       ;       ; 5.549 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 5.528 ; 5.880 ; 5.880 ; 5.528 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 5.661 ; 6.124 ; 6.124 ; 5.661 ;
; MD_BUS[2]     ; SR_BUS_SEL     ; 6.378 ;       ;       ; 6.378 ;
; MD_BUS[3]     ; AC_LOAD        ; 6.431 ; 6.665 ; 6.665 ; 6.431 ;
; MD_BUS[3]     ; ALU_CLEAR      ;       ; 6.053 ; 6.053 ;       ;
; MD_BUS[3]     ; ALU_COMP       ;       ; 5.961 ; 5.961 ;       ;
; MD_BUS[3]     ; ALU_FUNC_SEL_2 ; 5.987 ;       ;       ; 5.987 ;
; MD_BUS[3]     ; ALU_INC        ;       ; 6.329 ; 6.329 ;       ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.222 ;       ;       ; 6.222 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 6.125 ; 6.359 ; 6.359 ; 6.125 ;
; MD_BUS[3]     ; ALU_ROT_1      ;       ; 6.152 ; 6.152 ;       ;
; MD_BUS[3]     ; ALU_ROT_2      ;       ; 6.131 ; 6.131 ;       ;
; MD_BUS[3]     ; LINK_COMP      ;       ; 6.192 ; 6.192 ;       ;
; MD_BUS[3]     ; LINK_LOAD      ;       ; 6.111 ; 6.111 ;       ;
; MD_BUS[3]     ; LINK_OUT_SEL   ;       ; 5.966 ; 5.966 ;       ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 5.877 ;       ;       ; 5.877 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 6.181 ;       ;       ; 6.181 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 5.342 ;       ;       ; 5.342 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.483 ;       ;       ; 6.483 ;
; MD_BUS[3]     ; SR_BUS_SEL     ; 5.987 ;       ;       ; 5.987 ;
; MD_BUS[4]     ; AC_LOAD        ; 6.708 ;       ;       ; 6.708 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.096 ;       ;       ; 6.096 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.402 ;       ;       ; 6.402 ;
; MD_BUS[4]     ; MA_CLR_HI      ; 5.550 ; 6.031 ; 6.031 ; 5.550 ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.481 ;       ;       ; 6.481 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 5.726 ;       ;       ; 5.726 ;
; MD_BUS[5]     ; LINK_LOAD      ; 5.826 ;       ;       ; 5.826 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.524 ;       ;       ; 5.524 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 6.217 ;       ;       ; 6.217 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 6.171 ;       ;       ; 6.171 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 6.519 ;       ;       ; 6.519 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.559 ;       ;       ; 6.559 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.605 ;       ;       ; 5.605 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.253 ;       ;       ; 6.253 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 6.430 ;       ;       ; 6.430 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.384 ;       ;       ; 6.384 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.732 ;       ;       ; 6.732 ;
+---------------+----------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -8.886   ; -1.816 ; N/A      ; N/A     ; -1.631              ;
;  ASSERT_CONTROL  ; -7.755   ; -1.395 ; N/A      ; N/A     ; -1.469              ;
;  clk             ; -8.886   ; -1.816 ; N/A      ; N/A     ; -1.631              ;
; Design-wide TNS  ; -119.465 ; -8.147 ; 0.0      ; 0.0     ; -3.1                ;
;  ASSERT_CONTROL  ; -22.280  ; -3.442 ; N/A      ; N/A     ; -1.469              ;
;  clk             ; -97.185  ; -4.705 ; N/A      ; N/A     ; -1.631              ;
+------------------+----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0.855  ; 0.855  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; 5.554  ; 5.554  ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; 9.141  ; 9.141  ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; 8.407  ; 8.407  ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; 9.283  ; 9.283  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; 8.761  ; 8.761  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; 9.283  ; 9.283  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; 9.028  ; 9.028  ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; 7.186  ; 7.186  ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; 6.845  ; 6.845  ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 1.084  ; 1.084  ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; 4.523  ; 4.523  ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; clk            ; 2.928  ; 2.928  ; Rise       ; clk             ;
; END_STATE      ; clk            ; 7.553  ; 7.553  ; Rise       ; clk             ;
; HRQ            ; clk            ; 8.988  ; 8.988  ; Rise       ; clk             ;
; IRQ            ; clk            ; 11.336 ; 11.336 ; Rise       ; clk             ;
; IRQ_ON         ; clk            ; 10.602 ; 10.602 ; Rise       ; clk             ;
; MD_BUS[*]      ; clk            ; 11.478 ; 11.478 ; Rise       ; clk             ;
;  MD_BUS[0]     ; clk            ; 10.956 ; 10.956 ; Rise       ; clk             ;
;  MD_BUS[1]     ; clk            ; 11.478 ; 11.478 ; Rise       ; clk             ;
;  MD_BUS[2]     ; clk            ; 11.223 ; 11.223 ; Rise       ; clk             ;
;  MD_BUS[3]     ; clk            ; 9.384  ; 9.384  ; Rise       ; clk             ;
;  MD_BUS[7]     ; clk            ; 6.700  ; 6.700  ; Rise       ; clk             ;
;  MD_BUS[8]     ; clk            ; 6.517  ; 6.517  ; Rise       ; clk             ;
;  MD_BUS[9]     ; clk            ; 6.533  ; 6.533  ; Rise       ; clk             ;
;  MD_BUS[10]    ; clk            ; 5.817  ; 5.817  ; Rise       ; clk             ;
;  MD_BUS[11]    ; clk            ; 6.292  ; 6.292  ; Rise       ; clk             ;
; NEXT_STATE     ; clk            ; 8.240  ; 8.240  ; Rise       ; clk             ;
; clk            ; clk            ; 2.977  ; 2.977  ; Rise       ; clk             ;
; not_reset      ; clk            ; 7.046  ; 7.046  ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 1.395  ; 1.395  ; Fall       ; ASSERT_CONTROL  ;
; END_STATE      ; ASSERT_CONTROL ; -1.566 ; -1.566 ; Fall       ; ASSERT_CONTROL  ;
; IRQ            ; ASSERT_CONTROL ; -2.212 ; -2.212 ; Fall       ; ASSERT_CONTROL  ;
; IRQ_ON         ; ASSERT_CONTROL ; -2.036 ; -2.036 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS[*]      ; ASSERT_CONTROL ; -1.790 ; -1.790 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[0]     ; ASSERT_CONTROL ; -2.031 ; -2.031 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[1]     ; ASSERT_CONTROL ; -1.989 ; -1.989 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[2]     ; ASSERT_CONTROL ; -1.790 ; -1.790 ; Fall       ; ASSERT_CONTROL  ;
;  MD_BUS[3]     ; ASSERT_CONTROL ; -1.825 ; -1.825 ; Fall       ; ASSERT_CONTROL  ;
; NEXT_STATE     ; ASSERT_CONTROL ; -1.562 ; -1.562 ; Fall       ; ASSERT_CONTROL  ;
; clk            ; ASSERT_CONTROL ; 1.290  ; 1.290  ; Fall       ; ASSERT_CONTROL  ;
; not_reset      ; ASSERT_CONTROL ; -1.178 ; -1.178 ; Fall       ; ASSERT_CONTROL  ;
; ASSERT_CONTROL ; clk            ; 1.816  ; 1.816  ; Rise       ; clk             ;
; END_STATE      ; clk            ; -1.442 ; -1.442 ; Rise       ; clk             ;
; HRQ            ; clk            ; -3.261 ; -3.261 ; Rise       ; clk             ;
; IRQ            ; clk            ; -2.088 ; -2.088 ; Rise       ; clk             ;
; IRQ_ON         ; clk            ; -1.912 ; -1.912 ; Rise       ; clk             ;
; MD_BUS[*]      ; clk            ; -1.666 ; -1.666 ; Rise       ; clk             ;
;  MD_BUS[0]     ; clk            ; -1.907 ; -1.907 ; Rise       ; clk             ;
;  MD_BUS[1]     ; clk            ; -1.865 ; -1.865 ; Rise       ; clk             ;
;  MD_BUS[2]     ; clk            ; -1.666 ; -1.666 ; Rise       ; clk             ;
;  MD_BUS[3]     ; clk            ; -1.701 ; -1.701 ; Rise       ; clk             ;
;  MD_BUS[7]     ; clk            ; -2.556 ; -2.556 ; Rise       ; clk             ;
;  MD_BUS[8]     ; clk            ; -2.590 ; -2.590 ; Rise       ; clk             ;
;  MD_BUS[9]     ; clk            ; -2.459 ; -2.459 ; Rise       ; clk             ;
;  MD_BUS[10]    ; clk            ; -2.211 ; -2.211 ; Rise       ; clk             ;
;  MD_BUS[11]    ; clk            ; -2.407 ; -2.407 ; Rise       ; clk             ;
; NEXT_STATE     ; clk            ; -1.438 ; -1.438 ; Rise       ; clk             ;
; clk            ; clk            ; 1.711  ; 1.711  ; Rise       ; clk             ;
; not_reset      ; clk            ; -1.054 ; -1.054 ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------+----------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+----------------+--------+--------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 15.369 ; 15.369 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 15.199 ; 15.199 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 13.817 ; 13.817 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 13.869 ; 13.869 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 14.287 ; 14.287 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_2 ; ASSERT_CONTROL ; 13.955 ; 13.955 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 15.753 ; 15.753 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 14.715 ; 14.715 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 14.605 ; 14.605 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 14.518 ; 14.518 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 15.337 ; 15.337 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 15.299 ; 15.299 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 14.335 ; 14.335 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 15.694 ; 15.694 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 13.816 ; 13.816 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 15.546 ; 15.546 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 12.149 ; 12.149 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 15.896 ; 15.896 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 14.621 ; 14.621 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 14.040 ; 14.040 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 14.352 ; 14.352 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 13.294 ; 13.294 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 14.130 ; 14.130 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 12.453 ; 12.453 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 13.508 ; 13.508 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 13.671 ; 13.671 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 13.470 ; 13.470 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 14.423 ; 14.423 ; Fall       ; ASSERT_CONTROL  ;
; SR_BUS_SEL     ; ASSERT_CONTROL ; 13.955 ; 13.955 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; clk            ; 15.790 ; 15.790 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk            ; 15.620 ; 15.620 ; Rise       ; clk             ;
; ALU_COMP       ; clk            ; 14.238 ; 14.238 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk            ; 14.290 ; 14.290 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk            ; 14.708 ; 14.708 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk            ; 14.376 ; 14.376 ; Rise       ; clk             ;
; ALU_INC        ; clk            ; 16.174 ; 16.174 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk            ; 15.136 ; 15.136 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk            ; 15.026 ; 15.026 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk            ; 14.939 ; 14.939 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk            ; 15.758 ; 15.758 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk            ; 15.720 ; 15.720 ; Rise       ; clk             ;
; HLT_indicator  ; clk            ; 6.263  ; 6.263  ; Rise       ; clk             ;
; LINK_COMP      ; clk            ; 14.756 ; 14.756 ; Rise       ; clk             ;
; LINK_LOAD      ; clk            ; 16.115 ; 16.115 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk            ; 14.237 ; 14.237 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk            ; 15.967 ; 15.967 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk            ; 12.570 ; 12.570 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk            ; 16.317 ; 16.317 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk            ; 15.042 ; 15.042 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk            ; 14.461 ; 14.461 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk            ; 14.773 ; 14.773 ; Rise       ; clk             ;
; MD_LOAD        ; clk            ; 13.715 ; 13.715 ; Rise       ; clk             ;
; MEM_READ       ; clk            ; 14.551 ; 14.551 ; Rise       ; clk             ;
; MEM_WRITE      ; clk            ; 12.874 ; 12.874 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk            ; 13.929 ; 13.929 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk            ; 14.092 ; 14.092 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk            ; 13.891 ; 13.891 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk            ; 14.844 ; 14.844 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk            ; 14.376 ; 14.376 ; Rise       ; clk             ;
+----------------+----------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+----------------+----------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port     ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+----------------+-------+-------+------------+-----------------+
; AC_LOAD        ; ASSERT_CONTROL ; 5.799 ; 5.799 ; Fall       ; ASSERT_CONTROL  ;
; ALU_CLEAR      ; ASSERT_CONTROL ; 5.515 ; 5.515 ; Fall       ; ASSERT_CONTROL  ;
; ALU_COMP       ; ASSERT_CONTROL ; 5.593 ; 5.593 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_0 ; ASSERT_CONTROL ; 5.586 ; 5.586 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_1 ; ASSERT_CONTROL ; 5.693 ; 5.693 ; Fall       ; ASSERT_CONTROL  ;
; ALU_FUNC_SEL_2 ; ASSERT_CONTROL ; 5.608 ; 5.608 ; Fall       ; ASSERT_CONTROL  ;
; ALU_INC        ; ASSERT_CONTROL ; 5.838 ; 5.838 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_0  ; ASSERT_CONTROL ; 5.369 ; 5.369 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_1  ; ASSERT_CONTROL ; 5.714 ; 5.714 ; Fall       ; ASSERT_CONTROL  ;
; ALU_OUT_SEL_2  ; ASSERT_CONTROL ; 5.765 ; 5.765 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_1      ; ASSERT_CONTROL ; 5.961 ; 5.961 ; Fall       ; ASSERT_CONTROL  ;
; ALU_ROT_2      ; ASSERT_CONTROL ; 5.940 ; 5.940 ; Fall       ; ASSERT_CONTROL  ;
; LINK_COMP      ; ASSERT_CONTROL ; 5.082 ; 5.082 ; Fall       ; ASSERT_CONTROL  ;
; LINK_LOAD      ; ASSERT_CONTROL ; 5.531 ; 5.531 ; Fall       ; ASSERT_CONTROL  ;
; LINK_OUT_SEL   ; ASSERT_CONTROL ; 5.595 ; 5.595 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_HI      ; ASSERT_CONTROL ; 5.494 ; 5.494 ; Fall       ; ASSERT_CONTROL  ;
; MA_CLR_LO      ; ASSERT_CONTROL ; 5.062 ; 5.062 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_HI     ; ASSERT_CONTROL ; 6.029 ; 6.029 ; Fall       ; ASSERT_CONTROL  ;
; MA_LOAD_LO     ; ASSERT_CONTROL ; 5.348 ; 5.348 ; Fall       ; ASSERT_CONTROL  ;
; MD_BUS_SEL     ; ASSERT_CONTROL ; 5.167 ; 5.167 ; Fall       ; ASSERT_CONTROL  ;
; MD_IN_SEL      ; ASSERT_CONTROL ; 5.698 ; 5.698 ; Fall       ; ASSERT_CONTROL  ;
; MD_LOAD        ; ASSERT_CONTROL ; 5.161 ; 5.161 ; Fall       ; ASSERT_CONTROL  ;
; MEM_READ       ; ASSERT_CONTROL ; 5.593 ; 5.593 ; Fall       ; ASSERT_CONTROL  ;
; MEM_WRITE      ; ASSERT_CONTROL ; 4.734 ; 4.734 ; Fall       ; ASSERT_CONTROL  ;
; PC_BUS_SEL     ; ASSERT_CONTROL ; 5.161 ; 5.161 ; Fall       ; ASSERT_CONTROL  ;
; PC_CLR_HI      ; ASSERT_CONTROL ; 5.434 ; 5.434 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_HI     ; ASSERT_CONTROL ; 4.953 ; 4.953 ; Fall       ; ASSERT_CONTROL  ;
; PC_LOAD_LO     ; ASSERT_CONTROL ; 5.440 ; 5.440 ; Fall       ; ASSERT_CONTROL  ;
; SR_BUS_SEL     ; ASSERT_CONTROL ; 5.608 ; 5.608 ; Fall       ; ASSERT_CONTROL  ;
; AC_LOAD        ; clk            ; 4.264 ; 4.264 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk            ; 4.438 ; 4.438 ; Rise       ; clk             ;
; ALU_COMP       ; clk            ; 4.056 ; 4.056 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk            ; 4.054 ; 4.054 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk            ; 4.161 ; 4.161 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk            ; 4.157 ; 4.157 ; Rise       ; clk             ;
; ALU_INC        ; clk            ; 4.551 ; 4.551 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk            ; 3.675 ; 3.675 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk            ; 4.182 ; 4.182 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk            ; 4.128 ; 4.128 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk            ; 3.978 ; 3.978 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk            ; 3.862 ; 3.862 ; Rise       ; clk             ;
; HLT_indicator  ; clk            ; 2.893 ; 2.893 ; Rise       ; clk             ;
; LINK_COMP      ; clk            ; 3.990 ; 3.990 ; Rise       ; clk             ;
; LINK_LOAD      ; clk            ; 3.900 ; 3.900 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk            ; 4.060 ; 4.060 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk            ; 4.151 ; 4.151 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk            ; 3.485 ; 3.485 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk            ; 4.581 ; 4.581 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk            ; 4.294 ; 4.294 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk            ; 3.754 ; 3.754 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk            ; 3.510 ; 3.510 ; Rise       ; clk             ;
; MD_LOAD        ; clk            ; 3.568 ; 3.568 ; Rise       ; clk             ;
; MEM_READ       ; clk            ; 3.379 ; 3.379 ; Rise       ; clk             ;
; MEM_WRITE      ; clk            ; 3.326 ; 3.326 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk            ; 3.806 ; 3.806 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk            ; 4.292 ; 4.292 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk            ; 3.967 ; 3.967 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk            ; 4.315 ; 4.315 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk            ; 4.157 ; 4.157 ; Rise       ; clk             ;
+----------------+----------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.935 ;        ;        ; 11.935 ;
; INC_CARRY     ; LINK_COMP      ; 12.906 ;        ;        ; 12.906 ;
; IRQ           ; ALU_INC        ; 16.168 ;        ;        ; 16.168 ;
; IRQ           ; ALU_OUT_SEL_0  ; 13.880 ;        ;        ; 13.880 ;
; IRQ           ; MA_CLR_HI      ; 14.711 ;        ;        ; 14.711 ;
; IRQ           ; MA_CLR_LO      ; 11.310 ;        ;        ; 11.310 ;
; IRQ           ; MD_BUS_SEL     ; 14.644 ;        ;        ; 14.644 ;
; IRQ           ; MD_LOAD        ; 12.450 ;        ;        ; 12.450 ;
; IRQ           ; MEM_WRITE      ; 11.618 ;        ;        ; 11.618 ;
; IRQ           ; PC_LOAD_HI     ; 14.604 ;        ;        ; 14.604 ;
; IRQ           ; PC_LOAD_LO     ; 15.557 ;        ;        ; 15.557 ;
; IRQ_ON        ; ALU_INC        ; 15.668 ;        ;        ; 15.668 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 13.800 ;        ;        ; 13.800 ;
; IRQ_ON        ; MA_CLR_HI      ; 14.631 ;        ;        ; 14.631 ;
; IRQ_ON        ; MA_CLR_LO      ; 11.596 ;        ;        ; 11.596 ;
; IRQ_ON        ; MD_BUS_SEL     ; 14.144 ;        ;        ; 14.144 ;
; IRQ_ON        ; MD_LOAD        ; 12.736 ;        ;        ; 12.736 ;
; IRQ_ON        ; MEM_WRITE      ; 11.538 ;        ;        ; 11.538 ;
; IRQ_ON        ; PC_LOAD_HI     ; 14.104 ;        ;        ; 14.104 ;
; IRQ_ON        ; PC_LOAD_LO     ; 15.057 ;        ;        ; 15.057 ;
; IS_AUTO_INDEX ; ALU_INC        ; 14.482 ;        ;        ; 14.482 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 13.511 ;        ;        ; 13.511 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 13.524 ;        ;        ; 13.524 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 13.145 ;        ;        ; 13.145 ;
; IS_ZERO_LAST  ; ALU_INC        ; 13.954 ;        ;        ; 13.954 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 13.664 ;        ;        ; 13.664 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.427 ;        ;        ; 13.427 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.999 ;        ;        ; 13.999 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 14.275 ;        ;        ; 14.275 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 14.227 ;        ;        ; 14.227 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 15.180 ;        ;        ; 15.180 ;
; MD_BUS[0]     ; AC_LOAD        ; 15.920 ;        ;        ; 15.920 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 14.196 ;        ;        ; 14.196 ;
; MD_BUS[0]     ; ALU_COMP       ; 12.944 ;        ;        ; 12.944 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ;        ; 11.426 ; 11.426 ;        ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 11.905 ;        ;        ; 11.905 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_2 ; 14.123 ;        ;        ; 14.123 ;
; MD_BUS[0]     ; ALU_INC        ; 15.019 ; 14.823 ; 14.823 ; 15.019 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ;        ; 14.942 ; 14.942 ;        ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 14.773 ;        ;        ; 14.773 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 15.069 ;        ;        ; 15.069 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 14.603 ;        ;        ; 14.603 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 14.565 ;        ;        ; 14.565 ;
; MD_BUS[0]     ; LINK_COMP      ; 14.036 ;        ;        ; 14.036 ;
; MD_BUS[0]     ; LINK_LOAD      ; 14.022 ;        ;        ; 14.022 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 12.946 ;        ;        ; 12.946 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 13.162 ; 13.811 ; 13.811 ; 13.162 ;
; MD_BUS[0]     ; MA_LOAD_HI     ;        ; 14.680 ; 14.680 ;        ;
; MD_BUS[0]     ; MA_LOAD_LO     ;        ; 13.405 ; 13.405 ;        ;
; MD_BUS[0]     ; MD_BUS_SEL     ;        ; 12.790 ; 12.790 ;        ;
; MD_BUS[0]     ; MD_IN_SEL      ;        ; 13.521 ; 13.521 ;        ;
; MD_BUS[0]     ; MD_LOAD        ; 12.783 ; 13.046 ; 13.046 ; 12.783 ;
; MD_BUS[0]     ; MEM_READ       ;        ; 13.299 ; 13.299 ;        ;
; MD_BUS[0]     ; MEM_WRITE      ; 13.305 ; 13.305 ; 13.305 ; 13.305 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 15.166 ; 13.624 ; 13.624 ; 15.166 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 11.873 ; 12.203 ; 12.203 ; 11.873 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 15.118 ; 14.296 ; 14.296 ; 15.118 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 16.071 ; 14.868 ; 14.868 ; 16.071 ;
; MD_BUS[0]     ; SR_BUS_SEL     ; 14.123 ;        ;        ; 14.123 ;
; MD_BUS[1]     ; AC_LOAD        ; 16.442 ; 11.781 ; 11.781 ; 16.442 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 14.718 ;        ;        ; 14.718 ;
; MD_BUS[1]     ; ALU_COMP       ; 13.180 ;        ;        ; 13.180 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ;        ; 12.134 ; 12.134 ;        ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ;        ; 12.552 ; 12.552 ;        ;
; MD_BUS[1]     ; ALU_FUNC_SEL_2 ; 14.645 ;        ;        ; 14.645 ;
; MD_BUS[1]     ; ALU_INC        ; 15.541 ; 14.153 ; 14.153 ; 15.541 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 13.888 ; 13.485 ; 13.485 ; 13.888 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 15.295 ; 12.610 ; 12.610 ; 15.295 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 15.591 ;        ;        ; 15.591 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 15.125 ;        ;        ; 15.125 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 15.087 ;        ;        ; 15.087 ;
; MD_BUS[1]     ; LINK_COMP      ; 14.272 ; 12.217 ; 12.217 ; 14.272 ;
; MD_BUS[1]     ; LINK_LOAD      ; 14.258 ; 13.959 ; 13.959 ; 14.258 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 13.182 ;        ;        ; 13.182 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 14.016 ; 13.624 ; 13.624 ; 14.016 ;
; MD_BUS[1]     ; MA_LOAD_HI     ;        ; 15.093 ; 15.093 ;        ;
; MD_BUS[1]     ; MA_LOAD_LO     ;        ; 13.218 ; 13.218 ;        ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 12.141 ; 11.501 ; 11.501 ; 12.141 ;
; MD_BUS[1]     ; MD_IN_SEL      ;        ; 13.380 ; 13.380 ;        ;
; MD_BUS[1]     ; MD_LOAD        ; 12.350 ; 12.350 ; 12.350 ; 12.350 ;
; MD_BUS[1]     ; MEM_READ       ;        ; 13.158 ; 13.158 ;        ;
; MD_BUS[1]     ; MEM_WRITE      ; 12.605 ; 12.605 ; 12.605 ; 12.605 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 15.688 ; 12.606 ; 12.606 ; 15.688 ;
; MD_BUS[1]     ; PC_CLR_HI      ;        ; 13.057 ; 13.057 ;        ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 15.640 ; 12.568 ; 12.568 ; 15.640 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 16.593 ; 13.140 ; 13.140 ; 16.593 ;
; MD_BUS[1]     ; SR_BUS_SEL     ; 14.645 ;        ;        ; 14.645 ;
; MD_BUS[2]     ; AC_LOAD        ; 16.253 ; 12.604 ; 12.604 ; 16.253 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 14.463 ; 13.057 ; 13.057 ; 14.463 ;
; MD_BUS[2]     ; ALU_COMP       ; 13.293 ;        ;        ; 13.293 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ;        ; 11.886 ; 11.886 ;        ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ;        ; 12.304 ; 12.304 ;        ;
; MD_BUS[2]     ; ALU_FUNC_SEL_2 ; 14.390 ;        ;        ; 14.390 ;
; MD_BUS[2]     ; ALU_INC        ; 15.286 ; 13.751 ; 13.751 ; 15.286 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 13.313 ; 13.461 ; 13.461 ; 13.313 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 15.040 ; 12.362 ; 12.362 ; 15.040 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 15.402 ;        ;        ; 15.402 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 14.870 ;        ;        ; 14.870 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 14.832 ;        ;        ; 14.832 ;
; MD_BUS[2]     ; LINK_COMP      ; 14.385 ; 11.969 ; 11.969 ; 14.385 ;
; MD_BUS[2]     ; LINK_LOAD      ; 14.371 ; 13.711 ; 13.711 ; 14.371 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 13.295 ;        ;        ; 13.295 ;
; MD_BUS[2]     ; MA_CLR_HI      ;        ; 13.085 ; 13.085 ;        ;
; MD_BUS[2]     ; MA_LOAD_HI     ;        ; 13.954 ; 13.954 ;        ;
; MD_BUS[2]     ; MA_LOAD_LO     ;        ; 12.679 ; 12.679 ;        ;
; MD_BUS[2]     ; MD_BUS_SEL     ;        ; 11.720 ; 11.720 ;        ;
; MD_BUS[2]     ; MD_IN_SEL      ;        ; 11.937 ; 11.937 ;        ;
; MD_BUS[2]     ; MD_LOAD        ; 11.964 ; 12.173 ; 12.173 ; 11.964 ;
; MD_BUS[2]     ; MEM_READ       ;        ; 11.715 ; 11.715 ;        ;
; MD_BUS[2]     ; MEM_WRITE      ; 12.438 ; 12.438 ; 12.438 ; 12.438 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 15.433 ; 12.552 ; 12.552 ; 15.433 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 12.130 ;        ;        ; 12.130 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 15.385 ; 13.224 ; 13.224 ; 15.385 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 16.338 ; 13.796 ; 13.796 ; 16.338 ;
; MD_BUS[2]     ; SR_BUS_SEL     ; 14.390 ;        ;        ; 14.390 ;
; MD_BUS[3]     ; AC_LOAD        ; 14.584 ; 15.958 ; 15.958 ; 14.584 ;
; MD_BUS[3]     ; ALU_CLEAR      ;        ; 13.641 ; 13.641 ;        ;
; MD_BUS[3]     ; ALU_COMP       ;        ; 12.998 ; 12.998 ;        ;
; MD_BUS[3]     ; ALU_FUNC_SEL_2 ; 13.233 ;        ;        ; 13.233 ;
; MD_BUS[3]     ; ALU_INC        ;        ; 14.466 ; 14.466 ;        ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 13.883 ;        ;        ; 13.883 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 13.733 ; 15.107 ; 15.107 ; 13.733 ;
; MD_BUS[3]     ; ALU_ROT_1      ;        ; 14.050 ; 14.050 ;        ;
; MD_BUS[3]     ; ALU_ROT_2      ;        ; 14.012 ; 14.012 ;        ;
; MD_BUS[3]     ; LINK_COMP      ;        ; 14.090 ; 14.090 ;        ;
; MD_BUS[3]     ; LINK_LOAD      ;        ; 14.076 ; 14.076 ;        ;
; MD_BUS[3]     ; LINK_OUT_SEL   ;        ; 13.000 ; 13.000 ;        ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 12.843 ;        ;        ; 12.843 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 14.008 ;        ;        ; 14.008 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 13.960 ;        ;        ; 13.960 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 14.913 ;        ;        ; 14.913 ;
; MD_BUS[3]     ; SR_BUS_SEL     ; 13.233 ;        ;        ; 13.233 ;
; MD_BUS[4]     ; AC_LOAD        ; 15.494 ;        ;        ; 15.494 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 13.770 ;        ;        ; 13.770 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 14.643 ;        ;        ; 14.643 ;
; MD_BUS[4]     ; MA_CLR_HI      ; 12.104 ; 13.606 ; 13.606 ; 12.104 ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 14.683 ;        ;        ; 14.683 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 12.647 ;        ;        ; 12.647 ;
; MD_BUS[5]     ; LINK_LOAD      ; 12.819 ;        ;        ; 12.819 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.595 ;        ;        ; 11.595 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 14.021 ;        ;        ; 14.021 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 13.973 ;        ;        ; 13.973 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 14.926 ;        ;        ; 14.926 ;
; MD_BUS[6]     ; AC_LOAD        ; 14.775 ;        ;        ; 14.775 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.815 ;        ;        ; 11.815 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.924 ;        ;        ; 13.924 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 14.650 ;        ;        ; 14.650 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 14.602 ;        ;        ; 14.602 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 15.555 ;        ;        ; 15.555 ;
+---------------+----------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.524 ;       ;       ; 5.524 ;
; INC_CARRY     ; LINK_COMP      ; 5.847 ;       ;       ; 5.847 ;
; IRQ           ; ALU_INC        ; 6.992 ;       ;       ; 6.992 ;
; IRQ           ; ALU_OUT_SEL_0  ; 6.210 ;       ;       ; 6.210 ;
; IRQ           ; MA_CLR_HI      ; 6.511 ;       ;       ; 6.511 ;
; IRQ           ; MA_CLR_LO      ; 5.387 ;       ;       ; 5.387 ;
; IRQ           ; MD_BUS_SEL     ; 6.462 ;       ;       ; 6.462 ;
; IRQ           ; MD_LOAD        ; 5.744 ;       ;       ; 5.744 ;
; IRQ           ; MEM_WRITE      ; 5.431 ;       ;       ; 5.431 ;
; IRQ           ; PC_LOAD_HI     ; 6.409 ;       ;       ; 6.409 ;
; IRQ           ; PC_LOAD_LO     ; 6.757 ;       ;       ; 6.757 ;
; IRQ_ON        ; ALU_INC        ; 6.813 ;       ;       ; 6.813 ;
; IRQ_ON        ; ALU_OUT_SEL_0  ; 6.125 ;       ;       ; 6.125 ;
; IRQ_ON        ; MA_CLR_HI      ; 6.426 ;       ;       ; 6.426 ;
; IRQ_ON        ; MA_CLR_LO      ; 5.429 ;       ;       ; 5.429 ;
; IRQ_ON        ; MD_BUS_SEL     ; 6.283 ;       ;       ; 6.283 ;
; IRQ_ON        ; MD_LOAD        ; 5.786 ;       ;       ; 5.786 ;
; IRQ_ON        ; MEM_WRITE      ; 5.346 ;       ;       ; 5.346 ;
; IRQ_ON        ; PC_LOAD_HI     ; 6.230 ;       ;       ; 6.230 ;
; IRQ_ON        ; PC_LOAD_LO     ; 6.578 ;       ;       ; 6.578 ;
; IS_AUTO_INDEX ; ALU_INC        ; 6.388 ;       ;       ; 6.388 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 6.025 ;       ;       ; 6.025 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 6.028 ;       ;       ; 6.028 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.905 ;       ;       ; 5.905 ;
; IS_ZERO_LAST  ; ALU_INC        ; 6.274 ;       ;       ; 6.274 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 6.140 ;       ;       ; 6.140 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 6.049 ;       ;       ; 6.049 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 6.293 ;       ;       ; 6.293 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.284 ;       ;       ; 6.284 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.238 ;       ;       ; 6.238 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.586 ;       ;       ; 6.586 ;
; MD_BUS[0]     ; AC_LOAD        ; 5.537 ;       ;       ; 5.537 ;
; MD_BUS[0]     ; ALU_CLEAR      ; 5.850 ;       ;       ; 5.850 ;
; MD_BUS[0]     ; ALU_COMP       ; 5.965 ;       ;       ; 5.965 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_0 ;       ; 5.436 ; 5.436 ;       ;
; MD_BUS[0]     ; ALU_FUNC_SEL_1 ; 5.543 ;       ;       ; 5.543 ;
; MD_BUS[0]     ; ALU_FUNC_SEL_2 ; 6.320 ;       ;       ; 6.320 ;
; MD_BUS[0]     ; ALU_INC        ; 6.559 ; 6.501 ; 6.501 ; 6.559 ;
; MD_BUS[0]     ; ALU_OUT_SEL_0  ;       ; 6.327 ; 6.327 ;       ;
; MD_BUS[0]     ; ALU_OUT_SEL_1  ; 6.555 ;       ;       ; 6.555 ;
; MD_BUS[0]     ; ALU_OUT_SEL_2  ; 6.421 ;       ;       ; 6.421 ;
; MD_BUS[0]     ; ALU_ROT_1      ; 6.382 ;       ;       ; 6.382 ;
; MD_BUS[0]     ; ALU_ROT_2      ; 6.361 ;       ;       ; 6.361 ;
; MD_BUS[0]     ; LINK_COMP      ; 5.372 ;       ;       ; 5.372 ;
; MD_BUS[0]     ; LINK_LOAD      ; 5.957 ;       ;       ; 5.957 ;
; MD_BUS[0]     ; LINK_OUT_SEL   ; 5.970 ;       ;       ; 5.970 ;
; MD_BUS[0]     ; MA_CLR_HI      ; 5.899 ; 6.128 ; 6.128 ; 5.899 ;
; MD_BUS[0]     ; MA_LOAD_HI     ;       ; 6.349 ; 6.349 ;       ;
; MD_BUS[0]     ; MA_LOAD_LO     ;       ; 6.045 ; 6.045 ;       ;
; MD_BUS[0]     ; MD_BUS_SEL     ;       ; 5.589 ; 5.589 ;       ;
; MD_BUS[0]     ; MD_IN_SEL      ;       ; 6.055 ; 6.055 ;       ;
; MD_BUS[0]     ; MD_LOAD        ; 5.781 ; 5.781 ; 5.781 ; 5.781 ;
; MD_BUS[0]     ; MEM_READ       ;       ; 5.950 ; 5.950 ;       ;
; MD_BUS[0]     ; MEM_WRITE      ; 5.889 ; 5.855 ; 5.855 ; 5.889 ;
; MD_BUS[0]     ; PC_BUS_SEL     ; 6.592 ; 5.952 ; 5.952 ; 6.592 ;
; MD_BUS[0]     ; PC_CLR_HI      ; 5.502 ; 5.594 ; 5.594 ; 5.502 ;
; MD_BUS[0]     ; PC_LOAD_HI     ; 5.481 ; 5.167 ; 5.167 ; 5.481 ;
; MD_BUS[0]     ; PC_LOAD_LO     ; 5.614 ; 6.161 ; 6.161 ; 5.614 ;
; MD_BUS[0]     ; SR_BUS_SEL     ; 6.320 ;       ;       ; 6.320 ;
; MD_BUS[1]     ; AC_LOAD        ; 6.805 ; 5.495 ; 5.495 ; 6.805 ;
; MD_BUS[1]     ; ALU_CLEAR      ; 6.009 ;       ;       ; 6.009 ;
; MD_BUS[1]     ; ALU_COMP       ; 6.043 ;       ;       ; 6.043 ;
; MD_BUS[1]     ; ALU_FUNC_SEL_0 ;       ; 5.664 ; 5.664 ;       ;
; MD_BUS[1]     ; ALU_FUNC_SEL_1 ;       ; 5.771 ; 5.771 ;       ;
; MD_BUS[1]     ; ALU_FUNC_SEL_2 ; 6.469 ;       ;       ; 6.469 ;
; MD_BUS[1]     ; ALU_INC        ; 6.252 ; 6.237 ; 6.237 ; 6.252 ;
; MD_BUS[1]     ; ALU_OUT_SEL_0  ; 6.067 ; 5.979 ; 5.979 ; 6.067 ;
; MD_BUS[1]     ; ALU_OUT_SEL_1  ; 6.704 ; 5.792 ; 5.792 ; 6.704 ;
; MD_BUS[1]     ; ALU_OUT_SEL_2  ; 6.499 ;       ;       ; 6.499 ;
; MD_BUS[1]     ; ALU_ROT_1      ; 6.531 ;       ;       ; 6.531 ;
; MD_BUS[1]     ; ALU_ROT_2      ; 6.510 ;       ;       ; 6.510 ;
; MD_BUS[1]     ; LINK_COMP      ; 6.274 ; 5.600 ; 5.600 ; 6.274 ;
; MD_BUS[1]     ; LINK_LOAD      ; 6.193 ; 6.185 ; 6.185 ; 6.193 ;
; MD_BUS[1]     ; LINK_OUT_SEL   ; 6.048 ;       ;       ; 6.048 ;
; MD_BUS[1]     ; MA_CLR_HI      ; 6.195 ; 6.059 ; 6.059 ; 6.195 ;
; MD_BUS[1]     ; MA_LOAD_HI     ;       ; 6.427 ; 6.427 ;       ;
; MD_BUS[1]     ; MA_LOAD_LO     ;       ; 5.976 ; 5.976 ;       ;
; MD_BUS[1]     ; MD_BUS_SEL     ; 5.542 ; 5.349 ; 5.349 ; 5.542 ;
; MD_BUS[1]     ; MD_IN_SEL      ;       ; 6.035 ; 6.035 ;       ;
; MD_BUS[1]     ; MD_LOAD        ; 5.536 ; 5.536 ; 5.536 ; 5.536 ;
; MD_BUS[1]     ; MEM_READ       ;       ; 5.930 ; 5.930 ;       ;
; MD_BUS[1]     ; MEM_WRITE      ; 5.596 ; 5.646 ; 5.646 ; 5.596 ;
; MD_BUS[1]     ; PC_BUS_SEL     ; 5.804 ; 5.688 ; 5.688 ; 5.804 ;
; MD_BUS[1]     ; PC_CLR_HI      ;       ; 5.650 ; 5.650 ;       ;
; MD_BUS[1]     ; PC_LOAD_HI     ; 6.027 ; 5.351 ; 5.351 ; 6.027 ;
; MD_BUS[1]     ; PC_LOAD_LO     ; 6.271 ; 5.762 ; 5.762 ; 6.271 ;
; MD_BUS[1]     ; SR_BUS_SEL     ; 6.469 ;       ;       ; 6.469 ;
; MD_BUS[2]     ; AC_LOAD        ; 6.822 ; 5.782 ; 5.782 ; 6.822 ;
; MD_BUS[2]     ; ALU_CLEAR      ; 6.339 ; 5.899 ; 5.899 ; 6.339 ;
; MD_BUS[2]     ; ALU_COMP       ; 6.080 ;       ;       ; 6.080 ;
; MD_BUS[2]     ; ALU_FUNC_SEL_0 ;       ; 5.576 ; 5.576 ;       ;
; MD_BUS[2]     ; ALU_FUNC_SEL_1 ;       ; 5.683 ; 5.683 ;       ;
; MD_BUS[2]     ; ALU_FUNC_SEL_2 ; 6.378 ;       ;       ; 6.378 ;
; MD_BUS[2]     ; ALU_INC        ; 6.112 ; 6.105 ; 6.105 ; 6.112 ;
; MD_BUS[2]     ; ALU_OUT_SEL_0  ; 5.918 ; 5.918 ; 5.918 ; 5.918 ;
; MD_BUS[2]     ; ALU_OUT_SEL_1  ; 6.613 ; 5.704 ; 5.704 ; 6.613 ;
; MD_BUS[2]     ; ALU_OUT_SEL_2  ; 6.516 ;       ;       ; 6.516 ;
; MD_BUS[2]     ; ALU_ROT_1      ; 6.440 ;       ;       ; 6.440 ;
; MD_BUS[2]     ; ALU_ROT_2      ; 6.419 ;       ;       ; 6.419 ;
; MD_BUS[2]     ; LINK_COMP      ; 6.311 ; 5.512 ; 5.512 ; 6.311 ;
; MD_BUS[2]     ; LINK_LOAD      ; 6.230 ; 6.097 ; 6.097 ; 6.230 ;
; MD_BUS[2]     ; LINK_OUT_SEL   ; 6.085 ;       ;       ; 6.085 ;
; MD_BUS[2]     ; MA_CLR_HI      ;       ; 5.865 ; 5.865 ;       ;
; MD_BUS[2]     ; MA_LOAD_HI     ;       ; 6.233 ; 6.233 ;       ;
; MD_BUS[2]     ; MA_LOAD_LO     ;       ; 5.782 ; 5.782 ;       ;
; MD_BUS[2]     ; MD_BUS_SEL     ;       ; 5.279 ; 5.279 ;       ;
; MD_BUS[2]     ; MD_IN_SEL      ;       ; 5.539 ; 5.539 ;       ;
; MD_BUS[2]     ; MD_LOAD        ; 5.480 ; 5.480 ; 5.480 ; 5.480 ;
; MD_BUS[2]     ; MEM_READ       ;       ; 5.434 ; 5.434 ;       ;
; MD_BUS[2]     ; MEM_WRITE      ; 5.593 ; 5.449 ; 5.449 ; 5.593 ;
; MD_BUS[2]     ; PC_BUS_SEL     ; 5.563 ; 5.657 ; 5.657 ; 5.563 ;
; MD_BUS[2]     ; PC_CLR_HI      ; 5.549 ;       ;       ; 5.549 ;
; MD_BUS[2]     ; PC_LOAD_HI     ; 5.528 ; 5.880 ; 5.880 ; 5.528 ;
; MD_BUS[2]     ; PC_LOAD_LO     ; 5.661 ; 6.124 ; 6.124 ; 5.661 ;
; MD_BUS[2]     ; SR_BUS_SEL     ; 6.378 ;       ;       ; 6.378 ;
; MD_BUS[3]     ; AC_LOAD        ; 6.431 ; 6.665 ; 6.665 ; 6.431 ;
; MD_BUS[3]     ; ALU_CLEAR      ;       ; 6.053 ; 6.053 ;       ;
; MD_BUS[3]     ; ALU_COMP       ;       ; 5.961 ; 5.961 ;       ;
; MD_BUS[3]     ; ALU_FUNC_SEL_2 ; 5.987 ;       ;       ; 5.987 ;
; MD_BUS[3]     ; ALU_INC        ;       ; 6.329 ; 6.329 ;       ;
; MD_BUS[3]     ; ALU_OUT_SEL_1  ; 6.222 ;       ;       ; 6.222 ;
; MD_BUS[3]     ; ALU_OUT_SEL_2  ; 6.125 ; 6.359 ; 6.359 ; 6.125 ;
; MD_BUS[3]     ; ALU_ROT_1      ;       ; 6.152 ; 6.152 ;       ;
; MD_BUS[3]     ; ALU_ROT_2      ;       ; 6.131 ; 6.131 ;       ;
; MD_BUS[3]     ; LINK_COMP      ;       ; 6.192 ; 6.192 ;       ;
; MD_BUS[3]     ; LINK_LOAD      ;       ; 6.111 ; 6.111 ;       ;
; MD_BUS[3]     ; LINK_OUT_SEL   ;       ; 5.966 ; 5.966 ;       ;
; MD_BUS[3]     ; MA_LOAD_HI     ; 5.877 ;       ;       ; 5.877 ;
; MD_BUS[3]     ; PC_BUS_SEL     ; 6.181 ;       ;       ; 6.181 ;
; MD_BUS[3]     ; PC_LOAD_HI     ; 5.342 ;       ;       ; 5.342 ;
; MD_BUS[3]     ; PC_LOAD_LO     ; 6.483 ;       ;       ; 6.483 ;
; MD_BUS[3]     ; SR_BUS_SEL     ; 5.987 ;       ;       ; 5.987 ;
; MD_BUS[4]     ; AC_LOAD        ; 6.708 ;       ;       ; 6.708 ;
; MD_BUS[4]     ; ALU_CLEAR      ; 6.096 ;       ;       ; 6.096 ;
; MD_BUS[4]     ; ALU_OUT_SEL_2  ; 6.402 ;       ;       ; 6.402 ;
; MD_BUS[4]     ; MA_CLR_HI      ; 5.550 ; 6.031 ; 6.031 ; 5.550 ;
; MD_BUS[4]     ; MA_LOAD_HI     ; 6.481 ;       ;       ; 6.481 ;
; MD_BUS[4]     ; PC_CLR_HI      ; 5.726 ;       ;       ; 5.726 ;
; MD_BUS[5]     ; LINK_LOAD      ; 5.826 ;       ;       ; 5.826 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.524 ;       ;       ; 5.524 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 6.217 ;       ;       ; 6.217 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 6.171 ;       ;       ; 6.171 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 6.519 ;       ;       ; 6.519 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.559 ;       ;       ; 6.559 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.605 ;       ;       ; 5.605 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.253 ;       ;       ; 6.253 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 6.430 ;       ;       ; 6.430 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.384 ;       ;       ; 6.384 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.732 ;       ;       ; 6.732 ;
+---------------+----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------+
; Setup Transfers                                                             ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0        ; 0        ; 13       ; 200      ;
; clk            ; ASSERT_CONTROL ; 0        ; 0        ; 366      ; 5        ;
; ASSERT_CONTROL ; clk            ; 18       ; 277      ; 0        ; 0        ;
; clk            ; clk            ; 540      ; 16       ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------+
; Hold Transfers                                                              ;
+----------------+----------------+----------+----------+----------+----------+
; From Clock     ; To Clock       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+----------------+----------+----------+----------+----------+
; ASSERT_CONTROL ; ASSERT_CONTROL ; 0        ; 0        ; 13       ; 200      ;
; clk            ; ASSERT_CONTROL ; 0        ; 0        ; 366      ; 5        ;
; ASSERT_CONTROL ; clk            ; 18       ; 277      ; 0        ; 0        ;
; clk            ; clk            ; 540      ; 16       ; 0        ; 0        ;
+----------------+----------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 229   ; 229  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 363   ; 363  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Jan 13 21:06:20 2017
Info: Command: quartus_sta control_subsystem -c control_subsystem
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 13 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'control_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ASSERT_CONTROL ASSERT_CONTROL
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_0|nand_1|output~4|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~5|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~1|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_3_3|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_1|nand_1|output~5|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~5|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~5|dataa"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~9|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~9|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~8|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~8|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|counter|ff_2|nand_1|output~9|datab"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.886       -97.185 clk 
    Info (332119):    -7.755       -22.280 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -1.816
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.816        -4.705 clk 
    Info (332119):    -1.395        -3.442 ASSERT_CONTROL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -1.631 clk 
    Info (332119):    -1.469        -1.469 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.743
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.743       -30.093 clk 
    Info (332119):    -2.162        -6.192 ASSERT_CONTROL 
Info (332146): Worst-case hold slack is -0.949
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.949        -2.597 clk 
    Info (332119):    -0.825        -2.225 ASSERT_CONTROL 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -1.380 clk 
    Info (332119):    -1.222        -1.222 ASSERT_CONTROL 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Fri Jan 13 21:06:21 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


