Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6052a4e9dc1446338d5a7b1fa563d569 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SEQDET_SHIFT_tb_behav xil_defaultlib.SEQDET_SHIFT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SEQDET_SHIFT
Compiling module xil_defaultlib.SEQDET_SHIFT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SEQDET_SHIFT_tb_behav
