;redcode
;assert 1
	SPL 0, <-52
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-20
	CMP @127, 106
	SUB -7, <-20
	SUB 101, <-1
	SUB 101, <-1
	JMP <127, 100
	SUB 52, @210
	SUB @-127, 100
	CMP @127, 106
	SPL 0, <-52
	SPL 0, <-52
	SUB @127, 106
	SUB #12, <208
	SUB 12, @10
	MOV -7, <-20
	SUB -7, <-120
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	ADD #12, @200
	SUB @121, 103
	ADD 52, @10
	SUB -7, <-120
	ADD 210, 60
	SUB @-127, 100
	SUB #72, @200
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <-52
	MOV -1, <-20
	SUB @121, 106
	SUB -7, <-120
	SUB 0, @2
	MOV -1, <-20
	JMP 12, #10
	JMN -1, @-20
	JMN -1, @-20
	SPL 0, <400
	SPL 0, <400
	SUB -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	SUB -7, <-20
	SUB -7, <-20
