 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: T-2022.03
Date   : Tue Jan 30 16:10:32 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: Cost[1] (input port clocked by CLK)
  Endpoint: temp_cost_reg[9]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (fall edge)                                   5.00       5.00
  clock network delay (ideal)                             0.50       5.50
  input external delay                                    0.00       5.50 f
  Cost[1] (in)                                            0.00       5.50 f
  add_85/B[1] (JAM_DW01_add_0_DW01_add_2)                 0.00       5.50 f
  add_85/U1_1/CO (ADDFXL)                                 0.69       6.19 f
  add_85/U1_2/CO (ADDFXL)                                 0.53       6.72 f
  add_85/U1_3/CO (ADDFXL)                                 0.53       7.25 f
  add_85/U1_4/CO (ADDFXL)                                 0.53       7.77 f
  add_85/U1_5/CO (ADDFXL)                                 0.53       8.30 f
  add_85/U1_6/CO (ADDFXL)                                 0.62       8.92 f
  add_85/U7/Y (AND2X2)                                    0.33       9.25 f
  add_85/U2/Y (AND2X2)                                    0.22       9.47 f
  add_85/U6/Y (XOR2X1)                                    0.22       9.69 r
  add_85/SUM[9] (JAM_DW01_add_0_DW01_add_2)               0.00       9.69 r
  U811/Y (OAI2BB2XL)                                      0.33      10.02 r
  temp_cost_reg[9]/D (DFFRX1)                             0.00      10.02 r
  data arrival time                                                 10.02

  clock CLK (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  temp_cost_reg[9]/CK (DFFRX1)                            0.00      10.40 r
  library setup time                                     -0.29      10.11
  data required time                                                10.11
  --------------------------------------------------------------------------
  data required time                                                10.11
  data arrival time                                                -10.02
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
