Reading OpenROAD database at '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/39-openroad-repairantennas/1-diodeinsertion/top.odb'…
Reading library file at '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ly0xjc8f0gmgmckxcrs0bw8vqc9gf9bk-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 831750 842470 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     45266
Number of terminals:      40
Number of snets:          2
Number of nets:           34700

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
[INFO DRT-0164] Number of unique instances = 563.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 981128.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 111644.
[INFO DRT-0033] via shape region query size = 9060.
[INFO DRT-0033] met2 shape region query size = 5451.
[INFO DRT-0033] via2 shape region query size = 7248.
[INFO DRT-0033] met3 shape region query size = 5459.
[INFO DRT-0033] via3 shape region query size = 7248.
[INFO DRT-0033] met4 shape region query size = 1908.
[INFO DRT-0033] via4 shape region query size = 72.
[INFO DRT-0033] met5 shape region query size = 96.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0077]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2244 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0081]   Complete 557 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0084]   Complete 20491 groups.
#scanned instances     = 45266
#unique  instances     = 563
#stdCellGenAp          = 16783
#stdCellValidPlanarAp  = 117
#stdCellValidViaAp     = 12750
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 112016
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:45, elapsed time = 00:00:34, memory = 335.65 (MB), peak = 353.83 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

Number of guides:     223545

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 120 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 122 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 80827.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 60958.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 30400.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2653.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1131.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 4.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 112358 vertical wires in 3 frboxes and 63615 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 10790 vertical wires in 3 frboxes and 18402 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:06, memory = 754.23 (MB), peak = 801.85 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.23 (MB), peak = 801.85 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:15, memory = 1177.73 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:27, memory = 1399.07 (MB).
    Completing 30% with 4269 violations.
    elapsed time = 00:00:41, memory = 1520.54 (MB).
    Completing 40% with 4269 violations.
    elapsed time = 00:00:57, memory = 1593.50 (MB).
    Completing 50% with 4269 violations.
    elapsed time = 00:01:16, memory = 1587.61 (MB).
    Completing 60% with 9008 violations.
    elapsed time = 00:01:36, memory = 1647.55 (MB).
    Completing 70% with 9008 violations.
    elapsed time = 00:01:50, memory = 1662.74 (MB).
    Completing 80% with 13476 violations.
    elapsed time = 00:02:07, memory = 1731.56 (MB).
    Completing 90% with 13476 violations.
    elapsed time = 00:02:23, memory = 1725.92 (MB).
    Completing 100% with 18207 violations.
    elapsed time = 00:02:47, memory = 1712.74 (MB).
[INFO DRT-0199]   Number of violations = 21230.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     24      0      2      0      0      0
Metal Spacing      337      0   3465      0    494     16      0
Min Hole             0      0     27      0      1      0      0
Recheck              3      0   1994      0    931     62     33
Short                0      0  12519      8   1312      2      0
[INFO DRT-0267] cpu time = 00:29:20, elapsed time = 00:02:48, memory = 1950.74 (MB), peak = 1950.74 (MB)
Total wire length = 1239255 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 504598 um.
Total wire length on LAYER met2 = 502989 um.
Total wire length on LAYER met3 = 93298 um.
Total wire length on LAYER met4 = 137944 um.
Total wire length on LAYER met5 = 423 um.
Total number of vias = 225536.
Up-via summary (total 225536):.

-------------------------
 FR_MASTERSLICE         0
            li1    111217
           met1    108404
           met2      3769
           met3      2140
           met4         6
-------------------------
                   225536


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 21230 violations.
    elapsed time = 00:00:14, memory = 1990.21 (MB).
    Completing 20% with 21230 violations.
    elapsed time = 00:00:31, memory = 2008.45 (MB).
    Completing 30% with 19617 violations.
    elapsed time = 00:00:45, memory = 2042.48 (MB).
    Completing 40% with 19617 violations.
    elapsed time = 00:01:02, memory = 2049.72 (MB).
    Completing 50% with 19617 violations.
    elapsed time = 00:01:19, memory = 2055.39 (MB).
    Completing 60% with 17496 violations.
    elapsed time = 00:01:36, memory = 2081.15 (MB).
    Completing 70% with 17496 violations.
    elapsed time = 00:01:55, memory = 2082.70 (MB).
    Completing 80% with 15289 violations.
    elapsed time = 00:02:10, memory = 2083.21 (MB).
    Completing 90% with 15289 violations.
    elapsed time = 00:02:25, memory = 2084.50 (MB).
    Completing 100% with 13040 violations.
    elapsed time = 00:02:54, memory = 2088.36 (MB).
[INFO DRT-0199]   Number of violations = 13042.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     47      0      0      0      0
Metal Spacing        0      0   2174    250     10      1
Recheck              1      0      1      0      0      0
Short                0      0   9923    625      4      6
[INFO DRT-0267] cpu time = 00:30:35, elapsed time = 00:02:55, memory = 2097.29 (MB), peak = 2097.29 (MB)
Total wire length = 1233678 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 501992 um.
Total wire length on LAYER met2 = 500012 um.
Total wire length on LAYER met3 = 93681 um.
Total wire length on LAYER met4 = 137583 um.
Total wire length on LAYER met5 = 408 um.
Total number of vias = 224764.
Up-via summary (total 224764):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    107683
           met2      3854
           met3      2115
           met4         6
-------------------------
                   224764


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 13042 violations.
    elapsed time = 00:00:13, memory = 2121.83 (MB).
    Completing 20% with 13042 violations.
    elapsed time = 00:00:28, memory = 2122.60 (MB).
    Completing 30% with 13065 violations.
    elapsed time = 00:00:39, memory = 2155.19 (MB).
    Completing 40% with 13065 violations.
    elapsed time = 00:01:04, memory = 2124.64 (MB).
    Completing 50% with 13065 violations.
    elapsed time = 00:01:21, memory = 2130.16 (MB).
    Completing 60% with 12740 violations.
    elapsed time = 00:01:35, memory = 2130.18 (MB).
    Completing 70% with 12740 violations.
    elapsed time = 00:01:49, memory = 2152.24 (MB).
    Completing 80% with 12718 violations.
    elapsed time = 00:02:08, memory = 2153.37 (MB).
    Completing 90% with 12718 violations.
    elapsed time = 00:02:21, memory = 2153.37 (MB).
    Completing 100% with 12194 violations.
    elapsed time = 00:02:42, memory = 2156.20 (MB).
[INFO DRT-0199]   Number of violations = 12198.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing         52      0      0      0      0
Metal Spacing        0   1934    302      6      1
Min Hole             0      5      0      0      0
Recheck              0      4      0      0      0
Short                0   9287    604      0      3
[INFO DRT-0267] cpu time = 00:29:11, elapsed time = 00:02:43, memory = 2105.82 (MB), peak = 2165.38 (MB)
Total wire length = 1231817 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 501176 um.
Total wire length on LAYER met2 = 499156 um.
Total wire length on LAYER met3 = 93621 um.
Total wire length on LAYER met4 = 137452 um.
Total wire length on LAYER met5 = 409 um.
Total number of vias = 224351.
Up-via summary (total 224351):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    107309
           met2      3838
           met3      2092
           met4         6
-------------------------
                   224351


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 12198 violations.
    elapsed time = 00:00:10, memory = 2105.82 (MB).
    Completing 20% with 12198 violations.
    elapsed time = 00:00:25, memory = 2109.81 (MB).
    Completing 30% with 9867 violations.
    elapsed time = 00:00:41, memory = 2122.62 (MB).
    Completing 40% with 9867 violations.
    elapsed time = 00:00:54, memory = 2134.21 (MB).
    Completing 50% with 9867 violations.
    elapsed time = 00:01:37, memory = 2126.43 (MB).
    Completing 60% with 7270 violations.
    elapsed time = 00:01:51, memory = 2128.97 (MB).
    Completing 70% with 7270 violations.
    elapsed time = 00:02:02, memory = 2129.21 (MB).
    Completing 80% with 4523 violations.
    elapsed time = 00:02:24, memory = 2132.74 (MB).
    Completing 90% with 4523 violations.
    elapsed time = 00:02:36, memory = 2132.74 (MB).
    Completing 100% with 1672 violations.
    elapsed time = 00:02:58, memory = 2137.24 (MB).
[INFO DRT-0199]   Number of violations = 1672.
Viol/Layer        mcon   met1   met2   met4
Cut Spacing          4      0      0      0
Metal Spacing        0    504     77      0
Min Hole             0      1      1      0
Short                0   1040     44      1
[INFO DRT-0267] cpu time = 00:26:54, elapsed time = 00:02:58, memory = 2137.24 (MB), peak = 2171.26 (MB)
Total wire length = 1231554 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 470831 um.
Total wire length on LAYER met2 = 500804 um.
Total wire length on LAYER met3 = 121374 um.
Total wire length on LAYER met4 = 138134 um.
Total wire length on LAYER met5 = 409 um.
Total number of vias = 230787.
Up-via summary (total 230787):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    110465
           met2      7039
           met3      2171
           met4         6
-------------------------
                   230787


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1672 violations.
    elapsed time = 00:00:00, memory = 2137.24 (MB).
    Completing 20% with 1672 violations.
    elapsed time = 00:00:03, memory = 2140.07 (MB).
    Completing 30% with 1213 violations.
    elapsed time = 00:00:08, memory = 2140.07 (MB).
    Completing 40% with 1213 violations.
    elapsed time = 00:00:10, memory = 2140.29 (MB).
    Completing 50% with 1213 violations.
    elapsed time = 00:00:16, memory = 2140.29 (MB).
    Completing 60% with 843 violations.
    elapsed time = 00:00:17, memory = 2140.29 (MB).
    Completing 70% with 843 violations.
    elapsed time = 00:00:19, memory = 2140.29 (MB).
    Completing 80% with 477 violations.
    elapsed time = 00:00:26, memory = 2166.59 (MB).
    Completing 90% with 477 violations.
    elapsed time = 00:00:27, memory = 2200.36 (MB).
    Completing 100% with 125 violations.
    elapsed time = 00:00:41, memory = 2176.20 (MB).
[INFO DRT-0199]   Number of violations = 125.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     38      6
Short                0     80      0
[INFO DRT-0267] cpu time = 00:05:23, elapsed time = 00:00:41, memory = 2140.20 (MB), peak = 2207.91 (MB)
Total wire length = 1231477 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 468760 um.
Total wire length on LAYER met2 = 500842 um.
Total wire length on LAYER met3 = 123197 um.
Total wire length on LAYER met4 = 138267 um.
Total wire length on LAYER met5 = 409 um.
Total number of vias = 231020.
Up-via summary (total 231020):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    110553
           met2      7184
           met3      2171
           met4         6
-------------------------
                   231020


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 125 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 20% with 125 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 30% with 118 violations.
    elapsed time = 00:00:01, memory = 2140.20 (MB).
    Completing 40% with 118 violations.
    elapsed time = 00:00:01, memory = 2140.20 (MB).
    Completing 50% with 118 violations.
    elapsed time = 00:00:05, memory = 2140.20 (MB).
    Completing 60% with 81 violations.
    elapsed time = 00:00:05, memory = 2140.20 (MB).
    Completing 70% with 81 violations.
    elapsed time = 00:00:05, memory = 2140.20 (MB).
    Completing 80% with 43 violations.
    elapsed time = 00:00:10, memory = 2140.20 (MB).
    Completing 90% with 43 violations.
    elapsed time = 00:00:10, memory = 2140.20 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:12, memory = 2140.20 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:13, memory = 2140.20 (MB), peak = 2207.91 (MB)
Total wire length = 1231439 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 468601 um.
Total wire length on LAYER met2 = 500808 um.
Total wire length on LAYER met3 = 123335 um.
Total wire length on LAYER met4 = 138285 um.
Total wire length on LAYER met5 = 409 um.
Total number of vias = 231031.
Up-via summary (total 231031):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    110540
           met2      7206
           met3      2173
           met4         6
-------------------------
                   231031


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2140.20 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 2140.20 (MB), peak = 2207.91 (MB)
Total wire length = 1231438 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 468604 um.
Total wire length on LAYER met2 = 500806 um.
Total wire length on LAYER met3 = 123332 um.
Total wire length on LAYER met4 = 138285 um.
Total wire length on LAYER met5 = 409 um.
Total number of vias = 231026.
Up-via summary (total 231026):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    110537
           met2      7204
           met3      2173
           met4         6
-------------------------
                   231026


[INFO DRT-0198] Complete detail routing.
Total wire length = 1231438 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 468604 um.
Total wire length on LAYER met2 = 500806 um.
Total wire length on LAYER met3 = 123332 um.
Total wire length on LAYER met4 = 138285 um.
Total wire length on LAYER met5 = 409 um.
Total number of vias = 231026.
Up-via summary (total 231026):.

-------------------------
 FR_MASTERSLICE         0
            li1    111106
           met1    110537
           met2      7204
           met3      2173
           met4         6
-------------------------
                   231026


[INFO DRT-0267] cpu time = 02:02:14, elapsed time = 00:12:21, memory = 2140.20 (MB), peak = 2207.91 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/41-openroad-detailedrouting/top.odb'…
Writing netlist to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/41-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/41-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/41-openroad-detailedrouting/top.def'…
Writing timing constraints to '/mnt/d/APIC/FIR_Openlane/All/runs/RUN_2024-06-17_08-49-04/41-openroad-detailedrouting/top.sdc'…
