// Seed: 1861348778
`define pp_4 0
module module_0 (
    input  id_0,
    output id_1,
    input  id_2
    , id_4,
    output id_3
);
  assign id_3 = id_0;
  logic id_5;
  logic id_6;
  type_10(
      id_0, id_0
  );
  logic id_7;
  assign id_5 = 1;
  assign id_5 = id_5 ? 1 : 1'b0;
  logic id_8;
endmodule
