// Seed: 1303665941
module module_0 ();
  bit id_1 = -1, id_2;
  assign module_1.id_3 = 0;
  always_comb @(id_2) id_1 <= -1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3
);
  assign id_0 = -1;
  wire id_5;
  integer id_6 (id_3);
  assign id_5 = id_5;
  logic [7:0][1] id_7, id_8, id_9 = 1'd0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7 (1'b0),
        .id_8 (id_9),
        .id_10(id_7)
    ),
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always id_1 = -1;
  module_0 modCall_1 ();
endmodule
