$date
	Tue Jul  1 17:21:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pop $end
$var wire 4 ! count [3:0] $end
$var reg 8 " in [7:0] $end
$scope module uut $end
$var wire 8 # in [7:0] $end
$var wire 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
b100100 #
b100100 "
b10 !
$end
#10
b11 !
b11 $
b11000001 "
b11000001 #
#20
b100 !
b100 $
b11001001 "
b11001001 #
#30
b101 !
b101 $
b11100011 "
b11100011 #
#40
b11 !
b11 $
b1101 "
b1101 #
#60
b101 !
b101 $
b11100101 "
b11100101 #
#70
b100 !
b100 $
b11010010 "
b11010010 #
#80
b1 !
b1 $
b1 "
b1 #
#90
b11 !
b11 $
b1101 "
b1101 #
#100
