Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 12:37:33 2025
| Host         : SOUMYAJIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file music_timing_summary_routed.rpt -pb music_timing_summary_routed.pb -rpx music_timing_summary_routed.rpx -warn_on_violation
| Design       : music
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  77          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  158          inf        0.000                      0                  158           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.958ns (68.399%)  route 1.829ns (31.601%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  buzzer_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  buzzer_reg/Q
                         net (fo=2, routed)           1.829     2.285    buzzer_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.502     5.787 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     5.787    buzzer
    N14                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 1.792ns (36.327%)  route 3.141ns (63.673%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          1.116     4.933    count2[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 1.792ns (36.327%)  route 3.141ns (63.673%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          1.116     4.933    count2[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 1.792ns (36.327%)  route 3.141ns (63.673%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          1.116     4.933    count2[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.933ns  (logic 1.792ns (36.327%)  route 3.141ns (63.673%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          1.116     4.933    count2[0]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 1.792ns (37.395%)  route 3.000ns (62.605%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          0.975     4.792    count2[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 1.792ns (37.395%)  route 3.000ns (62.605%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          0.975     4.792    count2[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 1.792ns (37.395%)  route 3.000ns (62.605%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          0.975     4.792    count2[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.792ns  (logic 1.792ns (37.395%)  route 3.000ns (62.605%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          0.975     4.792    count2[0]_i_1_n_0
    SLICE_X2Y36          FDRE                                         r  count2_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count2_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count2_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.641ns  (logic 1.792ns (38.610%)  route 2.849ns (61.390%))
  Logic Levels:           6  (CARRY4=3 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE                         0.000     0.000 r  count2_reg[11]/C
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  count2_reg[11]/Q
                         net (fo=3, routed)           1.216     1.734    count2_reg[11]
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.124     1.858 r  count2[0]_i_28/O
                         net (fo=1, routed)           0.000     1.858    count2[0]_i_28_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.408 r  count2_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.408    count2_reg[0]_i_12_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.522 r  count2_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.522    count2_reg[0]_i_6_n_0
    SLICE_X3Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.679 r  count2_reg[0]_i_3/CO[1]
                         net (fo=2, routed)           0.809     3.488    count2_reg[0]_i_3_n_2
    SLICE_X3Y41          LUT3 (Prop_lut3_I0_O)        0.329     3.817 r  count2[0]_i_1/O
                         net (fo=27, routed)          0.825     4.641    count2[0]_i_1_n_0
    SLICE_X2Y37          FDRE                                         r  count2_reg[10]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            half_period_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.987%)  route 0.158ns (49.013%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.158     0.322    p_0_in
    SLICE_X5Y38          FDRE                                         r  half_period_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            half_period_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.987%)  route 0.158ns (49.013%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.158     0.322    p_0_in
    SLICE_X5Y38          FDRE                                         r  half_period_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            half_period_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.987%)  route 0.158ns (49.013%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.158     0.322    p_0_in
    SLICE_X5Y38          FDRE                                         r  half_period_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            half_period_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.987%)  route 0.158ns (49.013%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.158     0.322    p_0_in
    SLICE_X5Y38          FDRE                                         r  half_period_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            half_period_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.987%)  route 0.158ns (49.013%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.158     0.322    p_0_in
    SLICE_X5Y38          FDRE                                         r  half_period_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            half_period_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.987%)  route 0.158ns (49.013%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.158     0.322    p_0_in
    SLICE_X5Y38          FDRE                                         r  half_period_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[4]_inv/C
                            (rising edge-triggered cell FDSE)
  Destination:            stay_time_reg[25]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.164ns (50.802%)  route 0.159ns (49.198%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDSE                         0.000     0.000 r  state_reg[4]_inv/C
    SLICE_X6Y38          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  state_reg[4]_inv/Q
                         net (fo=20, routed)          0.159     0.323    p_0_in
    SLICE_X5Y39          FDRE                                         r  stay_time_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzer_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzer_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE                         0.000     0.000 r  buzzer_reg/C
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  buzzer_reg/Q
                         net (fo=2, routed)           0.168     0.309    buzzer_OBUF
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  buzzer_i_1/O
                         net (fo=1, routed)           0.000     0.354    buzzer_i_1_n_0
    SLICE_X3Y41          FDRE                                         r  buzzer_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  count1_reg[2]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count1_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    count1_reg_n_0_[2]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  count1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.373    count1_reg[0]_i_2_n_5
    SLICE_X4Y36          FDRE                                         r  count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count1_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  count1_reg[6]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  count1_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    count1_reg_n_0_[6]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  count1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    count1_reg[4]_i_1_n_5
    SLICE_X4Y37          FDRE                                         r  count1_reg[6]/D
  -------------------------------------------------------------------    -------------------





