# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do etapa_mcd_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/tipos_constantes_pkg/retardos_componentes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_componentes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_3/mcd/control/CODIGO/estado_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package estado_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes_pkg/componentes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/tipos_constantes_pkg/interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_3/mcd/componentes_mcd_pkg/componentes_mcd_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_mcd_1_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_3/mcd/control/CODIGO/proc_func_control_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling package proc_func_control_pkg
# -- Compiling package body proc_func_control_pkg
# -- Loading package proc_func_control_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/REGISTROS/CODIGO/rd_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package retardos_componentes_pkg
# -- Compiling entity RD_1
# -- Compiling architecture comportamiento of RD_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/REGISTROS/CODIGO/rd_n_pe.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Compiling entity RD_N_pe
# -- Compiling architecture comportamiento of RD_N_pe
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/MUX/CODIGO/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Compiling entity mux2
# -- Compiling architecture comportamiento of mux2
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/REGISTROS/CODIGO/rd_1_pe.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package retardos_componentes_pkg
# -- Compiling entity RD_1_pe
# -- Compiling architecture comportamiento of RD_1_pe
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/MUX/CODIGO/mux2_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Compiling entity mux2_1
# -- Compiling architecture comportamiento of mux2_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/menor/CODIGO/menqu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Compiling entity menqu
# -- Compiling architecture comport of menqu
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/sumador/CODIGO/sumador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Compiling entity sumador
# -- Compiling architecture compor of sumador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_1/mcd/camino/componentes/igual_cero/CODIGO/igual_cero.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Compiling entity igual_cero
# -- Compiling architecture comport of igual_cero
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/interfaces/registro_con_guarda/componentes_reg_con_guarda_pkg/componentes_reg_con_guarda_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package interface_pkg
# -- Compiling package componentes_reg_con_guarda_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/interfaces/registro_con_guarda_pkg/registro_con_guarda_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package interface_pkg
# -- Compiling package registro_con_guarda_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/interfaces/registro_con_guarda/regguarda/CODIGO/reg_guarda.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package interface_pkg
# -- Compiling entity reg_guarda
# -- Compiling architecture estruc of reg_guarda
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/interfaces/registro_con_guarda/regcabeza/CODIGO/reg_cabeza.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package interface_pkg
# -- Compiling entity reg_cabeza
# -- Compiling architecture estruc of reg_cabeza
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_3/mcd/ensamblado/CODIGO/mcd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_pkg
# -- Loading package componentes_mcd_1_pkg
# -- Compiling entity mcd
# -- Compiling architecture estruc of mcd
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_3/mcd/camino/ensamblado/CODIGO/camino_mcd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_pkg
# -- Compiling entity camino_mcd
# -- Compiling architecture estruc of camino_mcd
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_3/mcd/control/CODIGO/control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_componentes_pkg
# -- Loading package estado_pkg
# -- Loading package proc_func_control_pkg
# -- Compiling entity control
# -- Compiling architecture funcional of control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/mcd_interface/CODIGO/etapa_mcd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_pkg
# -- Loading package componentes_mcd_1_pkg
# -- Loading package interface_pkg
# -- Loading package registro_con_guarda_pkg
# -- Compiling entity etapa_mcd
# -- Compiling architecture estruc of etapa_mcd
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/interfaces/registro_con_guarda/ensamblado_reg_guarda/CODIGO/reg_con_guarda.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package interface_pkg
# -- Loading package componentes_reg_con_guarda_pkg
# -- Compiling entity reg_con_guarda
# -- Compiling architecture estruc of reg_con_guarda
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/mcd_interface/QUARTUS/../PRUEBAS/procedimientos_prueba_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling package procedimientos_prueba_pkg
# -- Compiling package body procedimientos_prueba_pkg
# -- Loading package procedimientos_prueba_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/mcd_interface/QUARTUS/../PRUEBAS/prueba_etapa_mcd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package estado_pkg
# -- Loading package procedimientos_prueba_pkg
# -- Loading package interface_pkg
# -- Compiling entity prueba_etapa_mcd
# -- Compiling architecture prueba of prueba_etapa_mcd
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_etapa_mcd
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_etapa_mcd 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.param_disenyo_pkg
# Loading work.estado_pkg
# Loading work.procedimientos_prueba_pkg(body)
# Loading work.interface_pkg
# Loading work.prueba_etapa_mcd(prueba)
# Loading work.componentes_pkg
# Loading work.componentes_mcd_1_pkg
# Loading work.registro_con_guarda_pkg
# Loading work.etapa_mcd(estruc)
# Loading work.componentes_reg_con_guarda_pkg
# Loading work.reg_con_guarda(estruc)
# Loading work.reg_guarda(estruc)
# Loading work.retardos_componentes_pkg
# Loading work.rd_1(comportamiento)
# Loading work.rd_n_pe(comportamiento)
# Loading work.mux2(comportamiento)
# Loading work.rd_1_pe(comportamiento)
# Loading work.mux2_1(comportamiento)
# Loading work.reg_cabeza(estruc)
# Loading work.mcd(estruc)
# Loading work.camino_mcd(estruc)
# Loading work.menqu(comport)
# Loading work.sumador(compor)
# Loading work.igual_cero(comport)
# Loading work.proc_func_control_pkg(body)
# Loading work.control(funcional)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB1/LAB1/Secuencial/proyecto_4/mcd_interface/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# do wave.do
# onerror {resume}
# quietly virtual signal -install /prueba_etapa_mcd { (context /prueba_etapa_mcd )(pet_dv.val & pet_l.listo )} val_lista_pro_mcd
# quietly virtual signal -install /prueba_etapa_mcd { (context /prueba_etapa_mcd )(resp_dv.val & resp_l.listo )} val_lista_mcd_Consu
# quietly virtual signal -install /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua { (context /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua )(rdv_e.val & rl_s.listo )} VAL_LISTO_RG
# quietly virtual signal -install /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab { (context /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab )(rdv_s.val & rl_s.listo )} val_listo_CAB
# quietly virtual signal -install /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rl_e.listo  } lista_mcd
# quietly virtual signal -install /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab { (context /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab )(rdv_e.val & rl_e.listo )} val_listo_RD
# quietly virtual signal -install /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua { (context /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua )(rdv_s.val & rl_e.listo )} val_listo_RG_RD
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_etapa_mcd/ciclo
# add wave -noupdate /prueba_etapa_mcd/reloj
# add wave -noupdate /prueba_etapa_mcd/pcero
# add wave -noupdate /prueba_etapa_mcd/inicio
# add wave -noupdate -divider {Flujo de informacion}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pet_dv.dat_a
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pet_dv.dat_b
# add wave -noupdate -divider {Interface Pro-mcd}
# add wave -noupdate /prueba_etapa_mcd/val_lista_pro_mcd
# add wave -noupdate -divider {Estados automata y salida mcd}
# add wave -noupdate /prueba_etapa_mcd/pr_mcd/pr_mcd/cnt/estado
# add wave -noupdate /prueba_etapa_mcd/pr_mcd/pr_mcd/cnt/prxestado
# add wave -noupdate -radix unsigned -childformat {{/prueba_etapa_mcd/resp_dv.dat(7) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(6) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(5) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(4) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(3) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(2) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(1) -radix unsigned} {/prueba_etapa_mcd/resp_dv.dat(0) -radix unsigned}} -subitemconfig {/prueba_etapa_mcd/resp_dv.dat(7) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(6) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(5) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(4) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(3) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(2) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(1) {-height 16 -radix unsigned} /prueba_etapa_mcd/resp_dv.dat(0) {-height 16 -radix unsigned}} /prueba_etapa_mcd/resp_dv.dat
# add wave -noupdate -divider {Reg. Internos}
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pr_mcd/pr_mcd/cam/reg_a
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pr_mcd/pr_mcd/cam/reg_b
# add wave -noupdate -divider {Interface mcd-Consu}
# add wave -noupdate /prueba_etapa_mcd/val_lista_mcd_Consu
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/DATextraido
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/DATprocesado
# add wave -noupdate -divider {Detalle registro con guarda}
# add wave -noupdate -divider {registro de guarda (entrada)}
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua/rdv_e.dat
# add wave -noupdate -expand /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua/VAL_LISTO_RG
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua/rdv_s.dat
# add wave -noupdate -expand /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_gua/val_listo_RG_RD
# add wave -noupdate -divider {registro de cabeza}
# add wave -noupdate -radix unsigned /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_e.dat
# add wave -noupdate -expand /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/val_listo_RD
# add wave -noupdate -radix unsigned -childformat {{/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(7) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(6) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(5) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(4) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(3) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(2) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(1) -radix unsigned} {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(0) -radix unsigned}} -subitemconfig {/prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(7) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(6) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(5) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(4) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(3) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(2) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(1) {-height 16 -radix unsigned} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat(0) {-height 16 -radix unsigned}} /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/rdv_s.dat
# add wave -noupdate -expand /prueba_etapa_mcd/pr_mcd/r_c_gua_a/reg_cab/val_listo_CAB
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 412
# configure wave -valuecolwidth 44
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 20000
# configure wave -gridperiod 40000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {1722 ns}
# run -all
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /prueba_etapa_mcd/pr_mcd/pr_mcd/cam/menor
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /prueba_etapa_mcd/pr_mcd/pr_mcd/cam/menor
# ** Note: 
# 
# produccion. Ciclo: 3   Valor a: 3   Valor b: 9
#    Time: 120 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Consume UF. Ciclo: 4   Valor a: 3   Valor b: 9
#    Time: 140 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# produccion. Ciclo: 4   Valor a: 7   Valor b: 14
#    Time: 160 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Consume UF. Ciclo: 5   Valor a: 7   Valor b: 14
#    Time: 180 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# produccion. Ciclo: 5   Valor a: 0   Valor b: 3
#    Time: 200 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Extraccion. Ciclo: 8   Valor: 3
#    Time: 300 ns  Iteration: 2  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Finalizacion del consumo del dato. Ciclo: 8   Valor: 3
#    Time: 320 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Consume UF. Ciclo: 9   Valor a: 0   Valor b: 3
#    Time: 340 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# produccion. Ciclo: 9   Valor a: 0   Valor b: 65
#    Time: 360 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Extraccion. Ciclo: 11   Valor: 7
#    Time: 420 ns  Iteration: 2  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Consume UF. Ciclo: 12   Valor a: 0   Valor b: 65
#    Time: 460 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Finalizacion del consumo del dato. Ciclo: 12   Valor: 7
#    Time: 480 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# produccion. Ciclo: 12   Valor a: 8   Valor b: 24
#    Time: 480 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Extraccion. Ciclo: 13   Valor: 3
#    Time: 500 ns  Iteration: 2  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Consume UF. Ciclo: 14   Valor a: 8   Valor b: 24
#    Time: 540 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# productor ha finalizado.
#    Time: 540 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Finalizacion del consumo del dato. Ciclo: 15   Valor: 3
#    Time: 600 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Extraccion. Ciclo: 16   Valor: 65
#    Time: 620 ns  Iteration: 2  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Finalizacion del consumo del dato. Ciclo: 16   Valor: 65
#    Time: 640 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Extraccion. Ciclo: 20   Valor: 8
#    Time: 780 ns  Iteration: 2  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Finalizacion del consumo del dato. Ciclo: 20   Valor: 8
#    Time: 800 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# consumidor ha finalizado.
#    Time: 800 ns  Iteration: 1  Instance: /prueba_etapa_mcd
# ** Note: 
# 
# Comprobacion finalizada.
#    Time: 840 ns  Iteration: 0  Instance: /prueba_etapa_mcd
step -over -current
