// Seed: 3514707365
module module_0 (
    access,
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_0
);
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(1 + id_6, id_3 or 1 == 1) begin : LABEL_0
    #1;
    id_17 <= id_1 < 1;
    id_12 <= 1;
    assume #1  (id_1 & 1) $display(1);
    id_7  <= 1;
    id_15 <= 1'd0;
  end
  assign id_20[1] = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_15;
  tri  id_16 = 1;
  always @(posedge id_15 or id_10)
    if (1'h0 && id_12 != id_12) begin : LABEL_0
      id_8 <= 0 ? "" >> 1 : id_2;
    end else id_3 <= id_9[1];
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15,
      id_5,
      id_10,
      id_10,
      id_2,
      id_4,
      id_15,
      id_16,
      id_16,
      id_3,
      id_14,
      id_11,
      id_2,
      id_10,
      id_3,
      id_14,
      id_14,
      id_9,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_17, id_18;
endmodule
