<stg><name>forward_layer<4, 2>_Pipeline_ACCUM_O</name>


<trans_list>

<trans id="453" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %o = alloca i32 1

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %b3_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3_3

]]></Node>
<StgValue><ssdm name="b3_3_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %tmp_33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_33_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_34

]]></Node>
<StgValue><ssdm name="tmp_34_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %b2_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2_3

]]></Node>
<StgValue><ssdm name="b2_3_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %tmp_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_31_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %tmp_32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_32_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %b1_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1_3

]]></Node>
<StgValue><ssdm name="b1_3_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %tmp_29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_29_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %tmp_30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_30_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %b0_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0_3

]]></Node>
<StgValue><ssdm name="b0_3_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %tmp_27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_27_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %tmp_28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_28_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %b3_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3_2

]]></Node>
<StgValue><ssdm name="b3_2_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %tmp_25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_25_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %tmp_26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_26_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %b2_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2_2

]]></Node>
<StgValue><ssdm name="b2_2_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %tmp_23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_23_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %tmp_24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_24_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %b1_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1_2

]]></Node>
<StgValue><ssdm name="b1_2_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %tmp_21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_21_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %tmp_22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_22_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %b0_2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0_2

]]></Node>
<StgValue><ssdm name="b0_2_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %tmp_19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="tmp_19_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %tmp_20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_20_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %b3_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3_1

]]></Node>
<StgValue><ssdm name="b3_1_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %tmp_17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_17_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %tmp_18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="tmp_18_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %b2_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2_1

]]></Node>
<StgValue><ssdm name="b2_1_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %tmp_15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_15_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %tmp_16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_16_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %b1_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1_1

]]></Node>
<StgValue><ssdm name="b1_1_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %tmp_13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_13_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %tmp_14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="tmp_14_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %b0_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0_1

]]></Node>
<StgValue><ssdm name="b0_1_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %tmp_11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_11_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %tmp_12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_12_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %b3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b3

]]></Node>
<StgValue><ssdm name="b3_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %tmp_7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_7_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %tmp_10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_10_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %b2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b2

]]></Node>
<StgValue><ssdm name="b2_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %tmp_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_3_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %tmp_5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_5_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %b1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b1

]]></Node>
<StgValue><ssdm name="b1_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %tmp_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_1_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %b0_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b0

]]></Node>
<StgValue><ssdm name="b0_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %tmp_8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_8_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %tmp_9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_9_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:49 %tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:50 %tmp_2 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_12

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:51 %tmp_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_11

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:52 %tmp_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty_10

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:53 %k_3_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k_3

]]></Node>
<StgValue><ssdm name="k_3_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:54 %k_2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k_2

]]></Node>
<StgValue><ssdm name="k_2_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:55 %k_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k_1

]]></Node>
<StgValue><ssdm name="k_1_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:56 %k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:57 %store_ln53 = store i2 0, i2 %o

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:58 %br_ln0 = br void %ACCUM_I

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
ACCUM_I:0 %o_1 = load i2 %o

]]></Node>
<StgValue><ssdm name="o_1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ACCUM_I:1 %icmp_ln53 = icmp_eq  i2 %o_1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ACCUM_I:2 %add_ln53 = add i2 %o_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ACCUM_I:3 %br_ln53 = br i1 %icmp_ln53, void %ACCUM_I.split, void %for.end92.exitStub

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ACCUM_I.split:3 %icmp_ln65 = icmp_eq  i2 %o_1, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ACCUM_I.split:4 %icmp_ln75 = icmp_eq  i2 %o_1, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:5 %select_ln75 = select i1 %icmp_ln75, i32 %tmp_9_read, i32 %tmp_8_read

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:6 %mul = fmul i32 %select_ln75, i32 %b0_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:7 %select_ln75_1 = select i1 %icmp_ln75, i32 %tmp_1_read, i32 %tmp_read

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:8 %mul1 = fmul i32 %select_ln75_1, i32 %b1_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ACCUM_I.split:54 %br_ln65 = br i1 %icmp_ln65, void %arrayidx894.case.1, void %arrayidx894.case.0

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.1:0 %store_ln65 = store i3 %k_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_0

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.1:1 %store_ln65 = store i3 %k_1_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.1:2 %store_ln65 = store i3 %k_2_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.1:3 %store_ln65 = store i3 %k_3_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_1_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.1:4 %store_ln66 = store i8 %tmp_6, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_0

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.1:5 %store_ln66 = store i8 %tmp_4, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.1:6 %store_ln66 = store i8 %tmp_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.1:7 %store_ln66 = store i8 %tmp, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_1_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.0:0 %store_ln65 = store i3 %k_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_0

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.0:1 %store_ln65 = store i3 %k_1_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_1

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.0:2 %store_ln65 = store i3 %k_2_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_2

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayidx894.case.0:3 %store_ln65 = store i3 %k_3_read, i3 %eclair_float_const_float_float_const_ap_uint_2_C_k_0_3

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.0:4 %store_ln66 = store i8 %tmp_6, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_0

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.0:5 %store_ln66 = store i8 %tmp_4, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.0:6 %store_ln66 = store i8 %tmp_2, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_2

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
<literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx894.case.0:7 %store_ln66 = store i8 %tmp, i8 %eclair_float_const_float_float_const_ap_uint_2_C_u_index_0_3

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx894.exit:0 %store_ln53 = store i2 %add_ln53, i2 %o

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
arrayidx894.exit:1 %br_ln53 = br void %ACCUM_I

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="130" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:6 %mul = fmul i32 %select_ln75, i32 %b0_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:8 %mul1 = fmul i32 %select_ln75_1, i32 %b1_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="132" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:6 %mul = fmul i32 %select_ln75, i32 %b0_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:8 %mul1 = fmul i32 %select_ln75_1, i32 %b1_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="134" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:6 %mul = fmul i32 %select_ln75, i32 %b0_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:8 %mul1 = fmul i32 %select_ln75_1, i32 %b1_read

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="136" st_id="5" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:9 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="137" st_id="6" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:9 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:10 %select_ln75_2 = select i1 %icmp_ln75, i32 %tmp_5_read, i32 %tmp_3_read

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:11 %mul2 = fmul i32 %select_ln75_2, i32 %b2_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:16 %select_ln75_4 = select i1 %icmp_ln75, i32 %tmp_12_read, i32 %tmp_11_read

]]></Node>
<StgValue><ssdm name="select_ln75_4"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:17 %mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read

]]></Node>
<StgValue><ssdm name="mul41_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:18 %select_ln75_5 = select i1 %icmp_ln75, i32 %tmp_14_read, i32 %tmp_13_read

]]></Node>
<StgValue><ssdm name="select_ln75_5"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:19 %mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="144" st_id="7" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:9 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:11 %mul2 = fmul i32 %select_ln75_2, i32 %b2_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:17 %mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read

]]></Node>
<StgValue><ssdm name="mul41_1"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:19 %mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="148" st_id="8" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:9 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:11 %mul2 = fmul i32 %select_ln75_2, i32 %b2_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:17 %mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read

]]></Node>
<StgValue><ssdm name="mul41_1"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:19 %mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="152" st_id="9" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:9 %add = fadd i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:11 %mul2 = fmul i32 %select_ln75_2, i32 %b2_read

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:17 %mul41_1 = fmul i32 %select_ln75_4, i32 %b0_1_read

]]></Node>
<StgValue><ssdm name="mul41_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:19 %mul50_1 = fmul i32 %select_ln75_5, i32 %b1_1_read

]]></Node>
<StgValue><ssdm name="mul50_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="156" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:12 %add1 = fadd i32 %add, i32 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:20 %add51_1 = fadd i32 %mul41_1, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="158" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:12 %add1 = fadd i32 %add, i32 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:13 %select_ln75_3 = select i1 %icmp_ln75, i32 %tmp_10_read, i32 %tmp_7_read

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:14 %mul3 = fmul i32 %select_ln75_3, i32 %b3_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:20 %add51_1 = fadd i32 %mul41_1, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:21 %select_ln75_6 = select i1 %icmp_ln75, i32 %tmp_16_read, i32 %tmp_15_read

]]></Node>
<StgValue><ssdm name="select_ln75_6"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:22 %mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read

]]></Node>
<StgValue><ssdm name="mul60_1"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:27 %select_ln75_8 = select i1 %icmp_ln75, i32 %tmp_20_read, i32 %tmp_19_read

]]></Node>
<StgValue><ssdm name="select_ln75_8"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:28 %mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read

]]></Node>
<StgValue><ssdm name="mul41_2"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:29 %select_ln75_9 = select i1 %icmp_ln75, i32 %tmp_22_read, i32 %tmp_21_read

]]></Node>
<StgValue><ssdm name="select_ln75_9"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:30 %mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="168" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:12 %add1 = fadd i32 %add, i32 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:14 %mul3 = fmul i32 %select_ln75_3, i32 %b3_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:20 %add51_1 = fadd i32 %mul41_1, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:22 %mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read

]]></Node>
<StgValue><ssdm name="mul60_1"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:28 %mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read

]]></Node>
<StgValue><ssdm name="mul41_2"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:30 %mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="174" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:12 %add1 = fadd i32 %add, i32 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:14 %mul3 = fmul i32 %select_ln75_3, i32 %b3_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:20 %add51_1 = fadd i32 %mul41_1, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:22 %mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read

]]></Node>
<StgValue><ssdm name="mul60_1"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:28 %mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read

]]></Node>
<StgValue><ssdm name="mul41_2"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:30 %mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="180" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:12 %add1 = fadd i32 %add, i32 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:14 %mul3 = fmul i32 %select_ln75_3, i32 %b3_read

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:20 %add51_1 = fadd i32 %mul41_1, i32 %mul50_1

]]></Node>
<StgValue><ssdm name="add51_1"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:22 %mul60_1 = fmul i32 %select_ln75_6, i32 %b2_1_read

]]></Node>
<StgValue><ssdm name="mul60_1"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:28 %mul41_2 = fmul i32 %select_ln75_8, i32 %b0_2_read

]]></Node>
<StgValue><ssdm name="mul41_2"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:30 %mul50_2 = fmul i32 %select_ln75_9, i32 %b1_2_read

]]></Node>
<StgValue><ssdm name="mul50_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="186" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:15 %add2 = fadd i32 %add1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:23 %add61_1 = fadd i32 %add51_1, i32 %mul60_1

]]></Node>
<StgValue><ssdm name="add61_1"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:31 %add51_2 = fadd i32 %mul41_2, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="189" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:15 %add2 = fadd i32 %add1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:23 %add61_1 = fadd i32 %add51_1, i32 %mul60_1

]]></Node>
<StgValue><ssdm name="add61_1"/></StgValue>
</operation>

<operation id="191" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:24 %select_ln75_7 = select i1 %icmp_ln75, i32 %tmp_18_read, i32 %tmp_17_read

]]></Node>
<StgValue><ssdm name="select_ln75_7"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:25 %mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read

]]></Node>
<StgValue><ssdm name="mul70_1"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:31 %add51_2 = fadd i32 %mul41_2, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="194" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:32 %select_ln75_10 = select i1 %icmp_ln75, i32 %tmp_24_read, i32 %tmp_23_read

]]></Node>
<StgValue><ssdm name="select_ln75_10"/></StgValue>
</operation>

<operation id="195" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:33 %mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read

]]></Node>
<StgValue><ssdm name="mul60_2"/></StgValue>
</operation>

<operation id="196" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:38 %select_ln75_12 = select i1 %icmp_ln75, i32 %tmp_28_read, i32 %tmp_27_read

]]></Node>
<StgValue><ssdm name="select_ln75_12"/></StgValue>
</operation>

<operation id="197" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:39 %mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read

]]></Node>
<StgValue><ssdm name="mul41_3"/></StgValue>
</operation>

<operation id="198" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:40 %select_ln75_13 = select i1 %icmp_ln75, i32 %tmp_30_read, i32 %tmp_29_read

]]></Node>
<StgValue><ssdm name="select_ln75_13"/></StgValue>
</operation>

<operation id="199" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:41 %mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="200" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:15 %add2 = fadd i32 %add1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:23 %add61_1 = fadd i32 %add51_1, i32 %mul60_1

]]></Node>
<StgValue><ssdm name="add61_1"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:25 %mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read

]]></Node>
<StgValue><ssdm name="mul70_1"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:31 %add51_2 = fadd i32 %mul41_2, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:33 %mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read

]]></Node>
<StgValue><ssdm name="mul60_2"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:39 %mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read

]]></Node>
<StgValue><ssdm name="mul41_3"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:41 %mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="207" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:15 %add2 = fadd i32 %add1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:23 %add61_1 = fadd i32 %add51_1, i32 %mul60_1

]]></Node>
<StgValue><ssdm name="add61_1"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:25 %mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read

]]></Node>
<StgValue><ssdm name="mul70_1"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:31 %add51_2 = fadd i32 %mul41_2, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:33 %mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read

]]></Node>
<StgValue><ssdm name="mul60_2"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:39 %mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read

]]></Node>
<StgValue><ssdm name="mul41_3"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:41 %mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="214" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:15 %add2 = fadd i32 %add1, i32 %mul3

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:23 %add61_1 = fadd i32 %add51_1, i32 %mul60_1

]]></Node>
<StgValue><ssdm name="add61_1"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:25 %mul70_1 = fmul i32 %select_ln75_7, i32 %b3_1_read

]]></Node>
<StgValue><ssdm name="mul70_1"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:31 %add51_2 = fadd i32 %mul41_2, i32 %mul50_2

]]></Node>
<StgValue><ssdm name="add51_2"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:33 %mul60_2 = fmul i32 %select_ln75_10, i32 %b2_2_read

]]></Node>
<StgValue><ssdm name="mul60_2"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:39 %mul41_3 = fmul i32 %select_ln75_12, i32 %b0_3_read

]]></Node>
<StgValue><ssdm name="mul41_3"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:41 %mul50_3 = fmul i32 %select_ln75_13, i32 %b1_3_read

]]></Node>
<StgValue><ssdm name="mul50_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="221" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:26 %add71_1 = fadd i32 %add61_1, i32 %mul70_1

]]></Node>
<StgValue><ssdm name="add71_1"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:34 %add61_2 = fadd i32 %add51_2, i32 %mul60_2

]]></Node>
<StgValue><ssdm name="add61_2"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:42 %add51_3 = fadd i32 %mul41_3, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:49 %o_sum = fadd i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="o_sum"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="225" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:26 %add71_1 = fadd i32 %add61_1, i32 %mul70_1

]]></Node>
<StgValue><ssdm name="add71_1"/></StgValue>
</operation>

<operation id="226" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:34 %add61_2 = fadd i32 %add51_2, i32 %mul60_2

]]></Node>
<StgValue><ssdm name="add61_2"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:35 %select_ln75_11 = select i1 %icmp_ln75, i32 %tmp_26_read, i32 %tmp_25_read

]]></Node>
<StgValue><ssdm name="select_ln75_11"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:36 %mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read

]]></Node>
<StgValue><ssdm name="mul70_2"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:42 %add51_3 = fadd i32 %mul41_3, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:43 %select_ln75_14 = select i1 %icmp_ln75, i32 %tmp_32_read, i32 %tmp_31_read

]]></Node>
<StgValue><ssdm name="select_ln75_14"/></StgValue>
</operation>

<operation id="231" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:44 %mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read

]]></Node>
<StgValue><ssdm name="mul60_3"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:49 %o_sum = fadd i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="o_sum"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="233" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:26 %add71_1 = fadd i32 %add61_1, i32 %mul70_1

]]></Node>
<StgValue><ssdm name="add71_1"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:34 %add61_2 = fadd i32 %add51_2, i32 %mul60_2

]]></Node>
<StgValue><ssdm name="add61_2"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:36 %mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read

]]></Node>
<StgValue><ssdm name="mul70_2"/></StgValue>
</operation>

<operation id="236" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:42 %add51_3 = fadd i32 %mul41_3, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:44 %mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read

]]></Node>
<StgValue><ssdm name="mul60_3"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:49 %o_sum = fadd i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="o_sum"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="239" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:26 %add71_1 = fadd i32 %add61_1, i32 %mul70_1

]]></Node>
<StgValue><ssdm name="add71_1"/></StgValue>
</operation>

<operation id="240" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:34 %add61_2 = fadd i32 %add51_2, i32 %mul60_2

]]></Node>
<StgValue><ssdm name="add61_2"/></StgValue>
</operation>

<operation id="241" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:36 %mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read

]]></Node>
<StgValue><ssdm name="mul70_2"/></StgValue>
</operation>

<operation id="242" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:42 %add51_3 = fadd i32 %mul41_3, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="243" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:44 %mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read

]]></Node>
<StgValue><ssdm name="mul60_3"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:49 %o_sum = fadd i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="o_sum"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="245" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:26 %add71_1 = fadd i32 %add61_1, i32 %mul70_1

]]></Node>
<StgValue><ssdm name="add71_1"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:34 %add61_2 = fadd i32 %add51_2, i32 %mul60_2

]]></Node>
<StgValue><ssdm name="add61_2"/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:36 %mul70_2 = fmul i32 %select_ln75_11, i32 %b3_2_read

]]></Node>
<StgValue><ssdm name="mul70_2"/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:42 %add51_3 = fadd i32 %mul41_3, i32 %mul50_3

]]></Node>
<StgValue><ssdm name="add51_3"/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:44 %mul60_3 = fmul i32 %select_ln75_14, i32 %b2_3_read

]]></Node>
<StgValue><ssdm name="mul60_3"/></StgValue>
</operation>

<operation id="250" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:49 %o_sum = fadd i32 %add2, i32 0

]]></Node>
<StgValue><ssdm name="o_sum"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="251" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:37 %add71_2 = fadd i32 %add61_2, i32 %mul70_2

]]></Node>
<StgValue><ssdm name="add71_2"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:45 %add61_3 = fadd i32 %add51_3, i32 %mul60_3

]]></Node>
<StgValue><ssdm name="add61_3"/></StgValue>
</operation>

<operation id="253" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:50 %o_sum_1 = fadd i32 %o_sum, i32 %add71_1

]]></Node>
<StgValue><ssdm name="o_sum_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="254" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:37 %add71_2 = fadd i32 %add61_2, i32 %mul70_2

]]></Node>
<StgValue><ssdm name="add71_2"/></StgValue>
</operation>

<operation id="255" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:45 %add61_3 = fadd i32 %add51_3, i32 %mul60_3

]]></Node>
<StgValue><ssdm name="add61_3"/></StgValue>
</operation>

<operation id="256" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ACCUM_I.split:46 %select_ln75_15 = select i1 %icmp_ln75, i32 %tmp_34_read, i32 %tmp_33_read

]]></Node>
<StgValue><ssdm name="select_ln75_15"/></StgValue>
</operation>

<operation id="257" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:47 %mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read

]]></Node>
<StgValue><ssdm name="mul70_3"/></StgValue>
</operation>

<operation id="258" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:50 %o_sum_1 = fadd i32 %o_sum, i32 %add71_1

]]></Node>
<StgValue><ssdm name="o_sum_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="259" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:37 %add71_2 = fadd i32 %add61_2, i32 %mul70_2

]]></Node>
<StgValue><ssdm name="add71_2"/></StgValue>
</operation>

<operation id="260" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:45 %add61_3 = fadd i32 %add51_3, i32 %mul60_3

]]></Node>
<StgValue><ssdm name="add61_3"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:47 %mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read

]]></Node>
<StgValue><ssdm name="mul70_3"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:50 %o_sum_1 = fadd i32 %o_sum, i32 %add71_1

]]></Node>
<StgValue><ssdm name="o_sum_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="263" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:37 %add71_2 = fadd i32 %add61_2, i32 %mul70_2

]]></Node>
<StgValue><ssdm name="add71_2"/></StgValue>
</operation>

<operation id="264" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:45 %add61_3 = fadd i32 %add51_3, i32 %mul60_3

]]></Node>
<StgValue><ssdm name="add61_3"/></StgValue>
</operation>

<operation id="265" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:47 %mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read

]]></Node>
<StgValue><ssdm name="mul70_3"/></StgValue>
</operation>

<operation id="266" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:50 %o_sum_1 = fadd i32 %o_sum, i32 %add71_1

]]></Node>
<StgValue><ssdm name="o_sum_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="267" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:37 %add71_2 = fadd i32 %add61_2, i32 %mul70_2

]]></Node>
<StgValue><ssdm name="add71_2"/></StgValue>
</operation>

<operation id="268" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:45 %add61_3 = fadd i32 %add51_3, i32 %mul60_3

]]></Node>
<StgValue><ssdm name="add61_3"/></StgValue>
</operation>

<operation id="269" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:47 %mul70_3 = fmul i32 %select_ln75_15, i32 %b3_3_read

]]></Node>
<StgValue><ssdm name="mul70_3"/></StgValue>
</operation>

<operation id="270" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:50 %o_sum_1 = fadd i32 %o_sum, i32 %add71_1

]]></Node>
<StgValue><ssdm name="o_sum_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="271" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:48 %add71_3 = fadd i32 %add61_3, i32 %mul70_3

]]></Node>
<StgValue><ssdm name="add71_3"/></StgValue>
</operation>

<operation id="272" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:51 %o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2

]]></Node>
<StgValue><ssdm name="o_sum_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="273" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:48 %add71_3 = fadd i32 %add61_3, i32 %mul70_3

]]></Node>
<StgValue><ssdm name="add71_3"/></StgValue>
</operation>

<operation id="274" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:51 %o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2

]]></Node>
<StgValue><ssdm name="o_sum_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="275" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:48 %add71_3 = fadd i32 %add61_3, i32 %mul70_3

]]></Node>
<StgValue><ssdm name="add71_3"/></StgValue>
</operation>

<operation id="276" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:51 %o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2

]]></Node>
<StgValue><ssdm name="o_sum_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="277" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:48 %add71_3 = fadd i32 %add61_3, i32 %mul70_3

]]></Node>
<StgValue><ssdm name="add71_3"/></StgValue>
</operation>

<operation id="278" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:51 %o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2

]]></Node>
<StgValue><ssdm name="o_sum_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="279" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:48 %add71_3 = fadd i32 %add61_3, i32 %mul70_3

]]></Node>
<StgValue><ssdm name="add71_3"/></StgValue>
</operation>

<operation id="280" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:51 %o_sum_2 = fadd i32 %o_sum_1, i32 %add71_2

]]></Node>
<StgValue><ssdm name="o_sum_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="281" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:52 %o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3

]]></Node>
<StgValue><ssdm name="o_sum_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="282" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:52 %o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3

]]></Node>
<StgValue><ssdm name="o_sum_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="283" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:52 %o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3

]]></Node>
<StgValue><ssdm name="o_sum_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="284" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:52 %o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3

]]></Node>
<StgValue><ssdm name="o_sum_3"/></StgValue>
</operation>

<operation id="294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0">
<![CDATA[
for.end92.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="285" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ACCUM_I.split:0 %specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln54"/></StgValue>
</operation>

<operation id="286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ACCUM_I.split:1 %speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="287" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ACCUM_I.split:2 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="288" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ACCUM_I.split:52 %o_sum_3 = fadd i32 %o_sum_2, i32 %add71_3

]]></Node>
<StgValue><ssdm name="o_sum_3"/></StgValue>
</operation>

<operation id="289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
ACCUM_I.split:53 %bitcast_ln84 = bitcast i32 %o_sum_3

]]></Node>
<StgValue><ssdm name="bitcast_ln84"/></StgValue>
</operation>

<operation id="290" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx894.case.1:8 %write_ln84 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_1, i32 %bitcast_ln84

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="291" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
arrayidx894.case.1:9 %br_ln84 = br void %arrayidx894.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="292" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx894.case.0:8 %write_ln84 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_0, i32 %bitcast_ln84

]]></Node>
<StgValue><ssdm name="write_ln84"/></StgValue>
</operation>

<operation id="293" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
arrayidx894.case.0:9 %br_ln84 = br void %arrayidx894.exit

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
