verilog xil_defaultlib --include "../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Lab09p2b.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../Lab09p2b.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/22f8/BaudRateGenerator.v" \
"../../../bd/design_1/ipshared/22f8/ClockedOneShot.v" \
"../../../bd/design_1/ipshared/22f8/bbfifo_16x8.v" \
"../../../bd/design_1/ipshared/22f8/kcuart_rx.v" \
"../../../bd/design_1/ipshared/22f8/kcuart_tx.v" \
"../../../bd/design_1/ipshared/22f8/uart_rx.v" \
"../../../bd/design_1/ipshared/22f8/uart_tx.v" \
"../../../bd/design_1/ipshared/22f8/UARTmodule2020.v" \
"../../../bd/design_1/ip/design_1_UARTmodule2020_0_0/sim/design_1_UARTmodule2020_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
