#********** START OF run-me-first-from-eagle-sch.ulp ULP Version 4.4.5 12-03-2019 :10:33:16 LOG **********#
    Conversion completed with no Messages
#********** END OF run-me-first-from-eagle-sch.ulp ULP Version 4.4.5 12-03-2019 :10:33:16 LOG **********#

#********** START OF fix_via_hack.ulp ULP Version 4.8.1 12-03-2019 :10:33:37 LOG **********#
VIA	ViaCount=1		Net=N$8				(X=2540.000000 Y=77470.000000)	LayerStart=1	LayerEnd=16
VIA	ViaCount=2		Net=N$10				(X=48260.000000 Y=77470.000000)	LayerStart=1	LayerEnd=16
VIA	ViaCount=3		Net=N$12				(X=48260.000000 Y=2540.000000)	LayerStart=1	LayerEnd=16
VIA	ViaCount=4		Net=N$13				(X=2540.000000 Y=2540.000000)	LayerStart=1	LayerEnd=16
#********** END OF fix_via_hack.ulp ULP Version 4.8.1 12-03-2019 :10:33:37 LOG **********#

#********** START OF eagle6xx-sch-to-kicad-sch.ulp 2.2 12-03-2019 :10:34:09 LOG **********#
    Conversion completed with no Messages
#********** END OF eagle6xx-sch-to-kicad-sch.ulp 2.2 12-03-2019 :10:34:09 LOG **********#

#********** START OF exp-lbrs.ulp 6.81 12-03-2019 :10:34:18 LOG **********#
OK: Eagle library export from SCH/PCB successful
    Conversion completed with no messages
#********** END OF exp-lbrs.ulp 6.81 12-03-2019 :10:34:18 LOG **********#


#********** START OF eagle-lbr2kicad-1.0.ulp 3.1 12-03-2019 :10:37:07 LOG **********#
Missing Prefix Part =DIL				DIL08					midi2dmx		M
Missing Prefix Part =''				TEENSY_3.0-3.2&LC_ALL_PINS					midi2dmx		M
#********** END OF eagle-lbr2kicad-1.0.ulp 3.1 12-03-2019 :10:37:07 LOG **********#

