
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version U-2022.12-SP7 for linux64 - Oct 10, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Tue Dec 10 02:32:54 2024
Hostname:           cadpc17
CPU Model:          11th Gen Intel(R) Core(TM) i9-11900 @ 2.50GHz
CPU Details:        Cores = 16 : Sockets = 1 : Cache Size = 16384 KB : Freq = 3.60 GHz
OS:                 Linux 4.18.0-553.30.1.el8_10.x86_64
RAM:                 62 GB (Free  38 GB)
Swap:                31 GB (Free  31 GB)
Work Filesystem:    /homes mounted to auto.homes
Tmp Filesystem:     /tmp mounted to tmpfs
Work Disk:          20450 GB (Free 9654 GB)
Tmp Disk:            31 GB (Free  31 GB)

CPU Load: 58%, Ram Free: 38 GB, Swap Free: 31 GB, Work Disk Free: 9654 GB, Tmp Disk Free: 31 GB
#########################################
# TCL script for Design Compiler        #
# MS 2015                               #
#########################################
#########################################
# READ Design and Library               #
#########################################
set top_level FIFO_N
FIFO_N
source -verbose "../common_script/common.tcl"
. /tools4/syn2007.12/libraries/syn/
dw_foundation.sldb
* /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db ../../mem_comp/rf1shd/bin/RF1SHD_tt_1p2v_25c_syn.db dw_foundation.sldb
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
read_verilog "../../RTL/$top_level.v"
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall24/zy2665/4823project/mem_comp/rf1shd/bin/RF1SHD_tt_1p2v_25c_syn.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/syn/U-2022.12-SP7/libraries/syn/standard.sldb'
  Loading link library 'scx3_cmos8rf_lpvt_tt_1p2v_25c'
  Loading link library 'USERLIB'
  Loading link library 'gtech'
Loading verilog file '/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v
Warning:  /homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v:99: Port number of type input is being assigned.  (VER-1005)
Warning:  /homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v:152: Port number of type input is being assigned.  (VER-1005)

Inferred memory devices in process
	in routine FIFO_N line 26 in file
		'/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_wrptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_N line 35 in file
		'/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_rdptr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_N line 53 in file
		'/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| r_rdptr_gray_d0_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_rdptr_gray_d1_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine FIFO_N line 65 in file
		'/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| r_wrptr_gray_d0_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| r_wrptr_gray_d1_reg | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ram line 128 in file
		'/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dual_ram_reg     | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ram line 138 in file
		'/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     r_rdata_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.db:FIFO_N'
Loaded 2 designs.
Current design is 'FIFO_N'.
FIFO_N ram
set set_fix_multiple_port_nets "true"
true
list_designs
FIFO_N (*)      ram
1
if { [check_error -v] == 1 } { exit 1 }
#########################################
# Design Constraints                    #
#########################################
current_design $top_level
Current design is 'FIFO_N'.
{FIFO_N}
link

  Linking design 'FIFO_N'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library) /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall24/zy2665/4823project/mem_comp/rf1shd/bin/RF1SHD_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library) /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Tue Dec 10 02:32:55 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'FIFO_N', cell 'C136' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_N', cell 'C144' does not drive any nets. (LINT-1)
1
source -verbose "./FIFO.tcl"
10.000
10.000
0
0.010
0.05
0.05
0.005
1
1
1
1
1
1
1
1
Warning: Design rule attributes from the driving cell will be set on the port 'i_wrclk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wrstn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wren'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_wdata[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_rdclk'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_rdrstn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'i_rden'. (UID-401)
1
1
1
1
1
1
1
1
set_max_capacitance 0.005 [all_inputs]
1
set_max_fanout 4 $top_level
1
set_max_fanout 4 [all_inputs]
1
set_max_area 0 
1
set_fix_multiple_port_nets -all -buffer_constants
1
#########################################
# Compile                               #
#########################################
check_design
 
****************************************
check_design summary:
Version:     U-2022.12-SP7
Date:        Tue Dec 10 02:32:55 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               2
    Cells do not drive (LINT-1)                                     2
--------------------------------------------------------------------------------

Warning: In design 'FIFO_N', cell 'C136' does not drive any nets. (LINT-1)
Warning: In design 'FIFO_N', cell 'C144' does not drive any nets. (LINT-1)
1
#uniquify
current_design $top_level
Current design is 'FIFO_N'.
{FIFO_N}
link

  Linking design 'FIFO_N'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /homes/user/stud/fall24/zy2665/4823project/RTL/FIFO_N.db, etc
  scx3_cmos8rf_lpvt_tt_1p2v_25c (library)
                              /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db
  USERLIB (library)           /homes/user/stud/fall24/zy2665/4823project/mem_comp/rf1shd/bin/RF1SHD_tt_1p2v_25c_syn.db
  dw_foundation.sldb (library)
                              /tools/synopsys/syn/U-2022.12-SP7/libraries/syn/dw_foundation.sldb

1
compile_ultra
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 58%, Ram Free: 38 GB, Swap Free: 31 GB, Work Disk Free: 9654 GB, Tmp Disk Free: 31 GB
Analyzing: "/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | U-2022.12-DWBB_202212.5 |     *     |
| Licensed DW Building Blocks        | U-2022.12-DWBB_202212.5 |     *     |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                                               |
| Command Line | compile_ultra                                                                     |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 465                                    |
| Number of User Hierarchies                              | 1                                      |
| Sequential Cell Count                                   | 302                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 3                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 2                                      |
| Number of Dont Touch Cells                              | 71                                     |
| Number of Dont Touch Nets                               | 4                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'FIFO_N'

Loaded alib file './alib-52/scx3_cmos8rf_lpvt_tt_1p2v_25c.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_ram before Pass 1 (OPT-776)
Information: Ungrouping 1 of 2 hierarchies before Pass 1 (OPT-775)
CPU Load: 58%, Ram Free: 38 GB, Swap Free: 31 GB, Work Disk Free: 9654 GB, Tmp Disk Free: 31 GB
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FIFO_N'
Information: Added key list 'DesignWare' to design 'FIFO_N'. (DDB-72)
 Implement Synthetic for 'FIFO_N'.
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)
CPU Load: 58%, Ram Free: 38 GB, Swap Free: 31 GB, Work Disk Free: 9654 GB, Tmp Disk Free: 31 GB

  Updating timing information
Information: Updating design information... (UID-85)
Warning: Clock port 'i_wrclk' is assigned input delay relative to clock 'i_rdclk'. (TIM-111)
Warning: Clock port 'i_wrclk' is assigned input delay relative to clock 'i_rdclk'. (TIM-111)
Information: The library cell 'HOLDX1TS' in the library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: There is no timing violation in design FIFO_N. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)
Information: Command 'do_operand_isolation' is obsolete and is being ignored.  Please refer to the replacement command 'set power_enable_datapath_gating true' instead. (INFO-118)

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:10   26876.2      0.00       0.0     632.1                           37201.4570      0.00  
    0:00:10   26876.2      0.00       0.0     632.1                           37201.4570      0.00  

  Beginning Constant Register Removal
  -----------------------------------
    0:00:10   26876.2      0.00       0.0     632.1                           37201.4570      0.00  
    0:00:10   26876.2      0.00       0.0     632.1                           37201.4570      0.00  

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Warning: Clock port 'i_wrclk' is assigned input delay relative to clock 'i_rdclk'. (TIM-111)
Warning: Clock port 'i_wrclk' is assigned input delay relative to clock 'i_rdclk'. (TIM-111)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:12   17758.1      0.00       0.0     614.9                           18464.3066      0.00  
    0:00:12   17758.1      0.00       0.0     614.9                           18464.3066      0.00  
    0:00:12   17758.1      0.00       0.0     614.9                           18464.3066      0.00  
    0:00:12   17758.1      0.00       0.0     614.9                           18464.3066      0.00  
    0:00:12   17758.1      0.00       0.0     614.9                           18464.3066      0.00  
    0:00:12   17758.1      0.00       0.0     614.9                           18464.3066      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:14   17752.3      0.00       0.0     614.9                           18463.3633      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:00:17   18930.2      0.00       0.0       0.0                           19352.2168      0.00  
    0:00:17   18930.2      0.00       0.0       0.0                           19352.2168      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:17   18930.2      0.00       0.0       0.0                           19352.2168      0.00  
    0:00:17   18930.2      0.00       0.0       0.0                           19352.2168      0.00  
    0:00:17   18930.2      0.00       0.0       0.0                           19352.2168      0.00  
    0:00:17   18930.2      0.00       0.0       0.0                           19352.2168      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:18   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:19   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:19   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:19   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:19   18930.2      0.00       0.0       0.0                           19226.3105      0.00  
    0:00:20   18724.3      0.00       0.0       0.0                           19093.7910      0.00  
    0:00:20   18724.3      0.00       0.0       0.0                           19093.7910      0.00  
    0:00:20   18724.3      0.00       0.0       0.0                           19093.7910      0.00  
    0:00:20   18724.3      0.00       0.0       0.0                           19093.7910      0.00  
    0:00:20   18724.3      0.00       0.0       0.0                           19093.7910      0.00  
    0:00:20   18724.3      0.00       0.0       0.0                           19093.7910      0.00  
CPU Load: 58%, Ram Free: 38 GB, Swap Free: 31 GB, Work Disk Free: 9654 GB, Tmp Disk Free: 31 GB
Loading db file '/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db'
Loading db file '/homes/user/stud/fall24/zy2665/4823project/mem_comp/rf1shd/bin/RF1SHD_tt_1p2v_25c_syn.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
CPU Load: 58%, Ram Free: 38 GB, Swap Free: 31 GB, Work Disk Free: 9654 GB, Tmp Disk Free: 31 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
#########################################
# Optimize design                       #
# Some pointers for possible optimizatio# 
# Check the DC reference manual         #
#########################################
#set_transform_for_retiming {temp_reg[6] temp_reg[5] temp_reg[4] temp_reg[3] temp_reg[2] temp_reg[1] temp_reg[0]} dont_retime
#optimize_registers -clock clk -edge rise -justification_effort high 
#balance_registers
#source -verbose "../script/timing.1.2ns.tcl"
#pipeline_design -stages 8 -clock_port_name $clk_name -check_design -verbose -print_critical_loop
#set_max_capacitance 1 [all_inputs] 
#compile_ultra -no_autoungroup -no_boundary_optimization
#remove_clock -all
#pipeline_design -stages 8 -clock_port_name $clk_name -async_reset reset -check_design -verbose -minimum_period_only
#########################################
# Write outputs                         #
#########################################
source -verbose "../common_script/namingrules.tcl"
1

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
FIFO_N          cell    r_wrptr_gray_d1_reg[0]  r_wrptr_gray_d1_reg_0_
FIFO_N          cell    r_rdptr_gray_d0_reg[0]  r_rdptr_gray_d0_reg_0_
FIFO_N          cell    r_rdptr_gray_d1_reg[0]  r_rdptr_gray_d1_reg_0_
FIFO_N          cell    r_rdptr_reg[2]          r_rdptr_reg_2_
FIFO_N          cell    r_rdptr_gray_d0_reg[1]  r_rdptr_gray_d0_reg_1_
FIFO_N          cell    r_rdptr_gray_d1_reg[1]  r_rdptr_gray_d1_reg_1_
FIFO_N          cell    r_rdptr_gray_d0_reg[2]  r_rdptr_gray_d0_reg_2_
FIFO_N          cell    r_rdptr_gray_d1_reg[2]  r_rdptr_gray_d1_reg_2_
FIFO_N          cell    r_rdptr_reg[4]          r_rdptr_reg_4_
FIFO_N          cell    r_rdptr_gray_d0_reg[4]  r_rdptr_gray_d0_reg_4_
FIFO_N          cell    r_rdptr_gray_d1_reg[4]  r_rdptr_gray_d1_reg_4_
FIFO_N          cell    r_rdptr_gray_d0_reg[3]  r_rdptr_gray_d0_reg_3_
FIFO_N          cell    r_rdptr_gray_d1_reg[3]  r_rdptr_gray_d1_reg_3_
FIFO_N          cell    r_wrptr_reg[0]          r_wrptr_reg_0_
FIFO_N          cell    r_wrptr_reg[1]          r_wrptr_reg_1_
FIFO_N          cell    r_wrptr_gray_d0_reg[0]  r_wrptr_gray_d0_reg_0_
FIFO_N          cell    r_wrptr_reg[2]          r_wrptr_reg_2_
FIFO_N          cell    r_wrptr_gray_d0_reg[1]  r_wrptr_gray_d0_reg_1_
FIFO_N          cell    r_wrptr_gray_d1_reg[1]  r_wrptr_gray_d1_reg_1_
FIFO_N          cell    r_wrptr_gray_d0_reg[2]  r_wrptr_gray_d0_reg_2_
FIFO_N          cell    r_wrptr_gray_d1_reg[2]  r_wrptr_gray_d1_reg_2_
FIFO_N          cell    r_wrptr_reg[4]          r_wrptr_reg_4_
FIFO_N          cell    r_wrptr_gray_d0_reg[4]  r_wrptr_gray_d0_reg_4_
FIFO_N          cell    r_wrptr_gray_d1_reg[4]  r_wrptr_gray_d1_reg_4_
FIFO_N          cell    r_wrptr_gray_d0_reg[3]  r_wrptr_gray_d0_reg_3_
FIFO_N          cell    r_wrptr_gray_d1_reg[3]  r_wrptr_gray_d1_reg_3_
FIFO_N          cell    u_ram/dual_ram_reg[0][0] u_ram_dual_ram_reg_0__0_
FIFO_N          cell    u_ram/dual_ram_reg[1][0] u_ram_dual_ram_reg_1__0_
FIFO_N          cell    u_ram/dual_ram_reg[2][0] u_ram_dual_ram_reg_2__0_
FIFO_N          cell    u_ram/dual_ram_reg[3][0] u_ram_dual_ram_reg_3__0_
FIFO_N          cell    u_ram/dual_ram_reg[4][0] u_ram_dual_ram_reg_4__0_
FIFO_N          cell    u_ram/dual_ram_reg[5][0] u_ram_dual_ram_reg_5__0_
FIFO_N          cell    u_ram/dual_ram_reg[6][0] u_ram_dual_ram_reg_6__0_
FIFO_N          cell    u_ram/dual_ram_reg[7][0] u_ram_dual_ram_reg_7__0_
FIFO_N          cell    u_ram/dual_ram_reg[8][0] u_ram_dual_ram_reg_8__0_
FIFO_N          cell    u_ram/dual_ram_reg[9][0] u_ram_dual_ram_reg_9__0_
FIFO_N          cell    u_ram/dual_ram_reg[10][0] u_ram_dual_ram_reg_10__0_
FIFO_N          cell    u_ram/dual_ram_reg[11][0] u_ram_dual_ram_reg_11__0_
FIFO_N          cell    u_ram/dual_ram_reg[12][0] u_ram_dual_ram_reg_12__0_
FIFO_N          cell    u_ram/dual_ram_reg[13][0] u_ram_dual_ram_reg_13__0_
FIFO_N          cell    u_ram/dual_ram_reg[14][0] u_ram_dual_ram_reg_14__0_
FIFO_N          cell    u_ram/dual_ram_reg[15][0] u_ram_dual_ram_reg_15__0_
FIFO_N          cell    u_ram/dual_ram_reg[0][1] u_ram_dual_ram_reg_0__1_
FIFO_N          cell    u_ram/dual_ram_reg[1][1] u_ram_dual_ram_reg_1__1_
FIFO_N          cell    u_ram/dual_ram_reg[2][1] u_ram_dual_ram_reg_2__1_
FIFO_N          cell    u_ram/dual_ram_reg[3][1] u_ram_dual_ram_reg_3__1_
FIFO_N          cell    u_ram/dual_ram_reg[4][1] u_ram_dual_ram_reg_4__1_
FIFO_N          cell    u_ram/dual_ram_reg[5][1] u_ram_dual_ram_reg_5__1_
FIFO_N          cell    u_ram/dual_ram_reg[6][1] u_ram_dual_ram_reg_6__1_
FIFO_N          cell    u_ram/dual_ram_reg[7][1] u_ram_dual_ram_reg_7__1_
FIFO_N          cell    u_ram/dual_ram_reg[8][1] u_ram_dual_ram_reg_8__1_
FIFO_N          cell    u_ram/dual_ram_reg[9][1] u_ram_dual_ram_reg_9__1_
FIFO_N          cell    u_ram/dual_ram_reg[10][1] u_ram_dual_ram_reg_10__1_
FIFO_N          cell    u_ram/dual_ram_reg[11][1] u_ram_dual_ram_reg_11__1_
FIFO_N          cell    u_ram/dual_ram_reg[12][1] u_ram_dual_ram_reg_12__1_
FIFO_N          cell    u_ram/dual_ram_reg[13][1] u_ram_dual_ram_reg_13__1_
FIFO_N          cell    u_ram/dual_ram_reg[14][1] u_ram_dual_ram_reg_14__1_
FIFO_N          cell    u_ram/dual_ram_reg[15][1] u_ram_dual_ram_reg_15__1_
FIFO_N          cell    u_ram/dual_ram_reg[0][2] u_ram_dual_ram_reg_0__2_
FIFO_N          cell    u_ram/dual_ram_reg[1][2] u_ram_dual_ram_reg_1__2_
FIFO_N          cell    u_ram/dual_ram_reg[2][2] u_ram_dual_ram_reg_2__2_
FIFO_N          cell    u_ram/dual_ram_reg[3][2] u_ram_dual_ram_reg_3__2_
FIFO_N          cell    u_ram/dual_ram_reg[4][2] u_ram_dual_ram_reg_4__2_
FIFO_N          cell    u_ram/dual_ram_reg[5][2] u_ram_dual_ram_reg_5__2_
FIFO_N          cell    u_ram/dual_ram_reg[6][2] u_ram_dual_ram_reg_6__2_
FIFO_N          cell    u_ram/dual_ram_reg[7][2] u_ram_dual_ram_reg_7__2_
FIFO_N          cell    u_ram/dual_ram_reg[8][2] u_ram_dual_ram_reg_8__2_
FIFO_N          cell    u_ram/dual_ram_reg[9][2] u_ram_dual_ram_reg_9__2_
FIFO_N          cell    u_ram/dual_ram_reg[10][2] u_ram_dual_ram_reg_10__2_
FIFO_N          cell    u_ram/dual_ram_reg[11][2] u_ram_dual_ram_reg_11__2_
FIFO_N          cell    u_ram/dual_ram_reg[12][2] u_ram_dual_ram_reg_12__2_
FIFO_N          cell    u_ram/dual_ram_reg[13][2] u_ram_dual_ram_reg_13__2_
FIFO_N          cell    u_ram/dual_ram_reg[14][2] u_ram_dual_ram_reg_14__2_
FIFO_N          cell    u_ram/dual_ram_reg[15][2] u_ram_dual_ram_reg_15__2_
FIFO_N          cell    u_ram/dual_ram_reg[0][3] u_ram_dual_ram_reg_0__3_
FIFO_N          cell    u_ram/dual_ram_reg[1][3] u_ram_dual_ram_reg_1__3_
FIFO_N          cell    u_ram/dual_ram_reg[2][3] u_ram_dual_ram_reg_2__3_
FIFO_N          cell    u_ram/dual_ram_reg[3][3] u_ram_dual_ram_reg_3__3_
FIFO_N          cell    u_ram/dual_ram_reg[4][3] u_ram_dual_ram_reg_4__3_
FIFO_N          cell    u_ram/dual_ram_reg[5][3] u_ram_dual_ram_reg_5__3_
FIFO_N          cell    u_ram/dual_ram_reg[6][3] u_ram_dual_ram_reg_6__3_
FIFO_N          cell    u_ram/dual_ram_reg[7][3] u_ram_dual_ram_reg_7__3_
FIFO_N          cell    u_ram/dual_ram_reg[8][3] u_ram_dual_ram_reg_8__3_
FIFO_N          cell    u_ram/dual_ram_reg[9][3] u_ram_dual_ram_reg_9__3_
FIFO_N          cell    u_ram/dual_ram_reg[10][3] u_ram_dual_ram_reg_10__3_
FIFO_N          cell    u_ram/dual_ram_reg[11][3] u_ram_dual_ram_reg_11__3_
FIFO_N          cell    u_ram/dual_ram_reg[12][3] u_ram_dual_ram_reg_12__3_
FIFO_N          cell    u_ram/dual_ram_reg[13][3] u_ram_dual_ram_reg_13__3_
FIFO_N          cell    u_ram/dual_ram_reg[14][3] u_ram_dual_ram_reg_14__3_
FIFO_N          cell    u_ram/dual_ram_reg[15][3] u_ram_dual_ram_reg_15__3_
FIFO_N          cell    u_ram/dual_ram_reg[0][4] u_ram_dual_ram_reg_0__4_
FIFO_N          cell    u_ram/dual_ram_reg[1][4] u_ram_dual_ram_reg_1__4_
FIFO_N          cell    u_ram/dual_ram_reg[2][4] u_ram_dual_ram_reg_2__4_
FIFO_N          cell    u_ram/dual_ram_reg[3][4] u_ram_dual_ram_reg_3__4_
FIFO_N          cell    u_ram/dual_ram_reg[4][4] u_ram_dual_ram_reg_4__4_
FIFO_N          cell    u_ram/dual_ram_reg[5][4] u_ram_dual_ram_reg_5__4_
FIFO_N          cell    u_ram/dual_ram_reg[6][4] u_ram_dual_ram_reg_6__4_
FIFO_N          cell    u_ram/dual_ram_reg[7][4] u_ram_dual_ram_reg_7__4_
FIFO_N          cell    u_ram/dual_ram_reg[8][4] u_ram_dual_ram_reg_8__4_
FIFO_N          cell    u_ram/dual_ram_reg[9][4] u_ram_dual_ram_reg_9__4_
FIFO_N          cell    u_ram/dual_ram_reg[10][4] u_ram_dual_ram_reg_10__4_
FIFO_N          cell    u_ram/dual_ram_reg[11][4] u_ram_dual_ram_reg_11__4_
FIFO_N          cell    u_ram/dual_ram_reg[12][4] u_ram_dual_ram_reg_12__4_
FIFO_N          cell    u_ram/dual_ram_reg[13][4] u_ram_dual_ram_reg_13__4_
FIFO_N          cell    u_ram/dual_ram_reg[14][4] u_ram_dual_ram_reg_14__4_
FIFO_N          cell    u_ram/dual_ram_reg[15][4] u_ram_dual_ram_reg_15__4_
FIFO_N          cell    u_ram/dual_ram_reg[0][5] u_ram_dual_ram_reg_0__5_
FIFO_N          cell    u_ram/dual_ram_reg[1][5] u_ram_dual_ram_reg_1__5_
FIFO_N          cell    u_ram/dual_ram_reg[2][5] u_ram_dual_ram_reg_2__5_
FIFO_N          cell    u_ram/dual_ram_reg[3][5] u_ram_dual_ram_reg_3__5_
FIFO_N          cell    u_ram/dual_ram_reg[4][5] u_ram_dual_ram_reg_4__5_
FIFO_N          cell    u_ram/dual_ram_reg[5][5] u_ram_dual_ram_reg_5__5_
FIFO_N          cell    u_ram/dual_ram_reg[6][5] u_ram_dual_ram_reg_6__5_
FIFO_N          cell    u_ram/dual_ram_reg[7][5] u_ram_dual_ram_reg_7__5_
FIFO_N          cell    u_ram/dual_ram_reg[8][5] u_ram_dual_ram_reg_8__5_
FIFO_N          cell    u_ram/dual_ram_reg[9][5] u_ram_dual_ram_reg_9__5_
FIFO_N          cell    u_ram/dual_ram_reg[10][5] u_ram_dual_ram_reg_10__5_
FIFO_N          cell    u_ram/dual_ram_reg[11][5] u_ram_dual_ram_reg_11__5_
FIFO_N          cell    u_ram/dual_ram_reg[12][5] u_ram_dual_ram_reg_12__5_
FIFO_N          cell    u_ram/dual_ram_reg[13][5] u_ram_dual_ram_reg_13__5_
FIFO_N          cell    u_ram/dual_ram_reg[14][5] u_ram_dual_ram_reg_14__5_
FIFO_N          cell    u_ram/dual_ram_reg[15][5] u_ram_dual_ram_reg_15__5_
FIFO_N          cell    u_ram/dual_ram_reg[0][6] u_ram_dual_ram_reg_0__6_
FIFO_N          cell    u_ram/dual_ram_reg[1][6] u_ram_dual_ram_reg_1__6_
FIFO_N          cell    u_ram/dual_ram_reg[2][6] u_ram_dual_ram_reg_2__6_
FIFO_N          cell    u_ram/dual_ram_reg[3][6] u_ram_dual_ram_reg_3__6_
FIFO_N          cell    u_ram/dual_ram_reg[4][6] u_ram_dual_ram_reg_4__6_
FIFO_N          cell    u_ram/dual_ram_reg[5][6] u_ram_dual_ram_reg_5__6_
FIFO_N          cell    u_ram/dual_ram_reg[6][6] u_ram_dual_ram_reg_6__6_
FIFO_N          cell    u_ram/dual_ram_reg[7][6] u_ram_dual_ram_reg_7__6_
FIFO_N          cell    u_ram/dual_ram_reg[8][6] u_ram_dual_ram_reg_8__6_
FIFO_N          cell    u_ram/dual_ram_reg[9][6] u_ram_dual_ram_reg_9__6_
FIFO_N          cell    u_ram/dual_ram_reg[10][6] u_ram_dual_ram_reg_10__6_
FIFO_N          cell    u_ram/dual_ram_reg[11][6] u_ram_dual_ram_reg_11__6_
FIFO_N          cell    u_ram/dual_ram_reg[12][6] u_ram_dual_ram_reg_12__6_
FIFO_N          cell    u_ram/dual_ram_reg[13][6] u_ram_dual_ram_reg_13__6_
FIFO_N          cell    u_ram/dual_ram_reg[14][6] u_ram_dual_ram_reg_14__6_
FIFO_N          cell    u_ram/dual_ram_reg[15][6] u_ram_dual_ram_reg_15__6_
FIFO_N          cell    u_ram/dual_ram_reg[0][7] u_ram_dual_ram_reg_0__7_
FIFO_N          cell    u_ram/dual_ram_reg[1][7] u_ram_dual_ram_reg_1__7_
FIFO_N          cell    u_ram/dual_ram_reg[2][7] u_ram_dual_ram_reg_2__7_
FIFO_N          cell    u_ram/dual_ram_reg[3][7] u_ram_dual_ram_reg_3__7_
FIFO_N          cell    u_ram/dual_ram_reg[4][7] u_ram_dual_ram_reg_4__7_
FIFO_N          cell    u_ram/dual_ram_reg[5][7] u_ram_dual_ram_reg_5__7_
FIFO_N          cell    u_ram/dual_ram_reg[6][7] u_ram_dual_ram_reg_6__7_
FIFO_N          cell    u_ram/dual_ram_reg[7][7] u_ram_dual_ram_reg_7__7_
FIFO_N          cell    u_ram/dual_ram_reg[8][7] u_ram_dual_ram_reg_8__7_
FIFO_N          cell    u_ram/dual_ram_reg[9][7] u_ram_dual_ram_reg_9__7_
FIFO_N          cell    u_ram/dual_ram_reg[10][7] u_ram_dual_ram_reg_10__7_
FIFO_N          cell    u_ram/dual_ram_reg[11][7] u_ram_dual_ram_reg_11__7_
FIFO_N          cell    u_ram/dual_ram_reg[12][7] u_ram_dual_ram_reg_12__7_
FIFO_N          cell    u_ram/dual_ram_reg[13][7] u_ram_dual_ram_reg_13__7_
FIFO_N          cell    u_ram/dual_ram_reg[14][7] u_ram_dual_ram_reg_14__7_
FIFO_N          cell    u_ram/dual_ram_reg[15][7] u_ram_dual_ram_reg_15__7_
FIFO_N          cell    u_ram/dual_ram_reg[0][8] u_ram_dual_ram_reg_0__8_
FIFO_N          cell    u_ram/dual_ram_reg[1][8] u_ram_dual_ram_reg_1__8_
FIFO_N          cell    u_ram/dual_ram_reg[2][8] u_ram_dual_ram_reg_2__8_
FIFO_N          cell    u_ram/dual_ram_reg[3][8] u_ram_dual_ram_reg_3__8_
FIFO_N          cell    u_ram/dual_ram_reg[4][8] u_ram_dual_ram_reg_4__8_
FIFO_N          cell    u_ram/dual_ram_reg[5][8] u_ram_dual_ram_reg_5__8_
FIFO_N          cell    u_ram/dual_ram_reg[6][8] u_ram_dual_ram_reg_6__8_
FIFO_N          cell    u_ram/dual_ram_reg[7][8] u_ram_dual_ram_reg_7__8_
FIFO_N          cell    u_ram/dual_ram_reg[8][8] u_ram_dual_ram_reg_8__8_
FIFO_N          cell    u_ram/dual_ram_reg[9][8] u_ram_dual_ram_reg_9__8_
FIFO_N          cell    u_ram/dual_ram_reg[10][8] u_ram_dual_ram_reg_10__8_
FIFO_N          cell    u_ram/dual_ram_reg[11][8] u_ram_dual_ram_reg_11__8_
FIFO_N          cell    u_ram/dual_ram_reg[12][8] u_ram_dual_ram_reg_12__8_
FIFO_N          cell    u_ram/dual_ram_reg[13][8] u_ram_dual_ram_reg_13__8_
FIFO_N          cell    u_ram/dual_ram_reg[14][8] u_ram_dual_ram_reg_14__8_
FIFO_N          cell    u_ram/dual_ram_reg[15][8] u_ram_dual_ram_reg_15__8_
FIFO_N          cell    u_ram/dual_ram_reg[0][9] u_ram_dual_ram_reg_0__9_
FIFO_N          cell    u_ram/dual_ram_reg[1][9] u_ram_dual_ram_reg_1__9_
FIFO_N          cell    u_ram/dual_ram_reg[2][9] u_ram_dual_ram_reg_2__9_
FIFO_N          cell    u_ram/dual_ram_reg[3][9] u_ram_dual_ram_reg_3__9_
FIFO_N          cell    u_ram/dual_ram_reg[4][9] u_ram_dual_ram_reg_4__9_
FIFO_N          cell    u_ram/dual_ram_reg[5][9] u_ram_dual_ram_reg_5__9_
FIFO_N          cell    u_ram/dual_ram_reg[6][9] u_ram_dual_ram_reg_6__9_
FIFO_N          cell    u_ram/dual_ram_reg[7][9] u_ram_dual_ram_reg_7__9_
FIFO_N          cell    u_ram/dual_ram_reg[8][9] u_ram_dual_ram_reg_8__9_
FIFO_N          cell    u_ram/dual_ram_reg[9][9] u_ram_dual_ram_reg_9__9_
FIFO_N          cell    u_ram/dual_ram_reg[10][9] u_ram_dual_ram_reg_10__9_
FIFO_N          cell    u_ram/dual_ram_reg[11][9] u_ram_dual_ram_reg_11__9_
FIFO_N          cell    u_ram/dual_ram_reg[12][9] u_ram_dual_ram_reg_12__9_
FIFO_N          cell    u_ram/dual_ram_reg[13][9] u_ram_dual_ram_reg_13__9_
FIFO_N          cell    u_ram/dual_ram_reg[14][9] u_ram_dual_ram_reg_14__9_
FIFO_N          cell    u_ram/dual_ram_reg[15][9] u_ram_dual_ram_reg_15__9_
FIFO_N          cell    u_ram/dual_ram_reg[0][10] u_ram_dual_ram_reg_0__10_
FIFO_N          cell    u_ram/dual_ram_reg[1][10] u_ram_dual_ram_reg_1__10_
FIFO_N          cell    u_ram/dual_ram_reg[2][10] u_ram_dual_ram_reg_2__10_
FIFO_N          cell    u_ram/dual_ram_reg[3][10] u_ram_dual_ram_reg_3__10_
FIFO_N          cell    u_ram/dual_ram_reg[4][10] u_ram_dual_ram_reg_4__10_
FIFO_N          cell    u_ram/dual_ram_reg[5][10] u_ram_dual_ram_reg_5__10_
FIFO_N          cell    u_ram/dual_ram_reg[6][10] u_ram_dual_ram_reg_6__10_
FIFO_N          cell    u_ram/dual_ram_reg[7][10] u_ram_dual_ram_reg_7__10_
FIFO_N          cell    u_ram/dual_ram_reg[8][10] u_ram_dual_ram_reg_8__10_
FIFO_N          cell    u_ram/dual_ram_reg[9][10] u_ram_dual_ram_reg_9__10_
FIFO_N          cell    u_ram/dual_ram_reg[10][10] u_ram_dual_ram_reg_10__10_
FIFO_N          cell    u_ram/dual_ram_reg[11][10] u_ram_dual_ram_reg_11__10_
FIFO_N          cell    u_ram/dual_ram_reg[12][10] u_ram_dual_ram_reg_12__10_
FIFO_N          cell    u_ram/dual_ram_reg[13][10] u_ram_dual_ram_reg_13__10_
FIFO_N          cell    u_ram/dual_ram_reg[14][10] u_ram_dual_ram_reg_14__10_
FIFO_N          cell    u_ram/dual_ram_reg[15][10] u_ram_dual_ram_reg_15__10_
FIFO_N          cell    u_ram/dual_ram_reg[0][11] u_ram_dual_ram_reg_0__11_
FIFO_N          cell    u_ram/dual_ram_reg[1][11] u_ram_dual_ram_reg_1__11_
FIFO_N          cell    u_ram/dual_ram_reg[2][11] u_ram_dual_ram_reg_2__11_
FIFO_N          cell    u_ram/dual_ram_reg[3][11] u_ram_dual_ram_reg_3__11_
FIFO_N          cell    u_ram/dual_ram_reg[4][11] u_ram_dual_ram_reg_4__11_
FIFO_N          cell    u_ram/dual_ram_reg[5][11] u_ram_dual_ram_reg_5__11_
FIFO_N          cell    u_ram/dual_ram_reg[6][11] u_ram_dual_ram_reg_6__11_
FIFO_N          cell    u_ram/dual_ram_reg[7][11] u_ram_dual_ram_reg_7__11_
FIFO_N          cell    u_ram/dual_ram_reg[8][11] u_ram_dual_ram_reg_8__11_
FIFO_N          cell    u_ram/dual_ram_reg[9][11] u_ram_dual_ram_reg_9__11_
FIFO_N          cell    u_ram/dual_ram_reg[10][11] u_ram_dual_ram_reg_10__11_
FIFO_N          cell    u_ram/dual_ram_reg[11][11] u_ram_dual_ram_reg_11__11_
FIFO_N          cell    u_ram/dual_ram_reg[12][11] u_ram_dual_ram_reg_12__11_
FIFO_N          cell    u_ram/dual_ram_reg[13][11] u_ram_dual_ram_reg_13__11_
FIFO_N          cell    u_ram/dual_ram_reg[14][11] u_ram_dual_ram_reg_14__11_
FIFO_N          cell    u_ram/dual_ram_reg[15][11] u_ram_dual_ram_reg_15__11_
FIFO_N          cell    u_ram/dual_ram_reg[0][12] u_ram_dual_ram_reg_0__12_
FIFO_N          cell    u_ram/dual_ram_reg[1][12] u_ram_dual_ram_reg_1__12_
FIFO_N          cell    u_ram/dual_ram_reg[2][12] u_ram_dual_ram_reg_2__12_
FIFO_N          cell    u_ram/dual_ram_reg[3][12] u_ram_dual_ram_reg_3__12_
FIFO_N          cell    u_ram/dual_ram_reg[4][12] u_ram_dual_ram_reg_4__12_
FIFO_N          cell    u_ram/dual_ram_reg[5][12] u_ram_dual_ram_reg_5__12_
FIFO_N          cell    u_ram/dual_ram_reg[6][12] u_ram_dual_ram_reg_6__12_
FIFO_N          cell    u_ram/dual_ram_reg[7][12] u_ram_dual_ram_reg_7__12_
FIFO_N          cell    u_ram/dual_ram_reg[8][12] u_ram_dual_ram_reg_8__12_
FIFO_N          cell    u_ram/dual_ram_reg[9][12] u_ram_dual_ram_reg_9__12_
FIFO_N          cell    u_ram/dual_ram_reg[10][12] u_ram_dual_ram_reg_10__12_
FIFO_N          cell    u_ram/dual_ram_reg[11][12] u_ram_dual_ram_reg_11__12_
FIFO_N          cell    u_ram/dual_ram_reg[12][12] u_ram_dual_ram_reg_12__12_
FIFO_N          cell    u_ram/dual_ram_reg[13][12] u_ram_dual_ram_reg_13__12_
FIFO_N          cell    u_ram/dual_ram_reg[14][12] u_ram_dual_ram_reg_14__12_
FIFO_N          cell    u_ram/dual_ram_reg[15][12] u_ram_dual_ram_reg_15__12_
FIFO_N          cell    u_ram/dual_ram_reg[0][13] u_ram_dual_ram_reg_0__13_
FIFO_N          cell    u_ram/dual_ram_reg[1][13] u_ram_dual_ram_reg_1__13_
FIFO_N          cell    u_ram/dual_ram_reg[2][13] u_ram_dual_ram_reg_2__13_
FIFO_N          cell    u_ram/dual_ram_reg[3][13] u_ram_dual_ram_reg_3__13_
FIFO_N          cell    u_ram/dual_ram_reg[4][13] u_ram_dual_ram_reg_4__13_
FIFO_N          cell    u_ram/dual_ram_reg[5][13] u_ram_dual_ram_reg_5__13_
FIFO_N          cell    u_ram/dual_ram_reg[6][13] u_ram_dual_ram_reg_6__13_
FIFO_N          cell    u_ram/dual_ram_reg[7][13] u_ram_dual_ram_reg_7__13_
FIFO_N          cell    u_ram/dual_ram_reg[8][13] u_ram_dual_ram_reg_8__13_
FIFO_N          cell    u_ram/dual_ram_reg[9][13] u_ram_dual_ram_reg_9__13_
FIFO_N          cell    u_ram/dual_ram_reg[10][13] u_ram_dual_ram_reg_10__13_
FIFO_N          cell    u_ram/dual_ram_reg[11][13] u_ram_dual_ram_reg_11__13_
FIFO_N          cell    u_ram/dual_ram_reg[12][13] u_ram_dual_ram_reg_12__13_
FIFO_N          cell    u_ram/dual_ram_reg[13][13] u_ram_dual_ram_reg_13__13_
FIFO_N          cell    u_ram/dual_ram_reg[14][13] u_ram_dual_ram_reg_14__13_
FIFO_N          cell    u_ram/dual_ram_reg[15][13] u_ram_dual_ram_reg_15__13_
FIFO_N          cell    u_ram/dual_ram_reg[0][14] u_ram_dual_ram_reg_0__14_
FIFO_N          cell    u_ram/dual_ram_reg[1][14] u_ram_dual_ram_reg_1__14_
FIFO_N          cell    u_ram/dual_ram_reg[2][14] u_ram_dual_ram_reg_2__14_
FIFO_N          cell    u_ram/dual_ram_reg[3][14] u_ram_dual_ram_reg_3__14_
FIFO_N          cell    u_ram/dual_ram_reg[4][14] u_ram_dual_ram_reg_4__14_
FIFO_N          cell    u_ram/dual_ram_reg[5][14] u_ram_dual_ram_reg_5__14_
FIFO_N          cell    u_ram/dual_ram_reg[6][14] u_ram_dual_ram_reg_6__14_
FIFO_N          cell    u_ram/dual_ram_reg[7][14] u_ram_dual_ram_reg_7__14_
FIFO_N          cell    u_ram/dual_ram_reg[8][14] u_ram_dual_ram_reg_8__14_
FIFO_N          cell    u_ram/dual_ram_reg[9][14] u_ram_dual_ram_reg_9__14_
FIFO_N          cell    u_ram/dual_ram_reg[10][14] u_ram_dual_ram_reg_10__14_
FIFO_N          cell    u_ram/dual_ram_reg[11][14] u_ram_dual_ram_reg_11__14_
FIFO_N          cell    u_ram/dual_ram_reg[12][14] u_ram_dual_ram_reg_12__14_
FIFO_N          cell    u_ram/dual_ram_reg[13][14] u_ram_dual_ram_reg_13__14_
FIFO_N          cell    u_ram/dual_ram_reg[14][14] u_ram_dual_ram_reg_14__14_
FIFO_N          cell    u_ram/dual_ram_reg[15][14] u_ram_dual_ram_reg_15__14_
FIFO_N          cell    u_ram/dual_ram_reg[0][15] u_ram_dual_ram_reg_0__15_
FIFO_N          cell    u_ram/dual_ram_reg[1][15] u_ram_dual_ram_reg_1__15_
FIFO_N          cell    u_ram/dual_ram_reg[2][15] u_ram_dual_ram_reg_2__15_
FIFO_N          cell    u_ram/dual_ram_reg[3][15] u_ram_dual_ram_reg_3__15_
FIFO_N          cell    u_ram/dual_ram_reg[4][15] u_ram_dual_ram_reg_4__15_
FIFO_N          cell    u_ram/dual_ram_reg[5][15] u_ram_dual_ram_reg_5__15_
FIFO_N          cell    u_ram/dual_ram_reg[6][15] u_ram_dual_ram_reg_6__15_
FIFO_N          cell    u_ram/dual_ram_reg[7][15] u_ram_dual_ram_reg_7__15_
FIFO_N          cell    u_ram/dual_ram_reg[8][15] u_ram_dual_ram_reg_8__15_
FIFO_N          cell    u_ram/dual_ram_reg[9][15] u_ram_dual_ram_reg_9__15_
FIFO_N          cell    u_ram/dual_ram_reg[10][15] u_ram_dual_ram_reg_10__15_
FIFO_N          cell    u_ram/dual_ram_reg[11][15] u_ram_dual_ram_reg_11__15_
FIFO_N          cell    u_ram/dual_ram_reg[12][15] u_ram_dual_ram_reg_12__15_
FIFO_N          cell    u_ram/dual_ram_reg[13][15] u_ram_dual_ram_reg_13__15_
FIFO_N          cell    u_ram/dual_ram_reg[14][15] u_ram_dual_ram_reg_14__15_
FIFO_N          cell    u_ram/dual_ram_reg[15][15] u_ram_dual_ram_reg_15__15_
FIFO_N          cell    u_ram/r_rdata_reg[0]    u_ram_r_rdata_reg_0_
FIFO_N          cell    u_ram/r_rdata_reg[1]    u_ram_r_rdata_reg_1_
FIFO_N          cell    u_ram/r_rdata_reg[2]    u_ram_r_rdata_reg_2_
FIFO_N          cell    u_ram/r_rdata_reg[3]    u_ram_r_rdata_reg_3_
FIFO_N          cell    u_ram/r_rdata_reg[4]    u_ram_r_rdata_reg_4_
FIFO_N          cell    u_ram/r_rdata_reg[5]    u_ram_r_rdata_reg_5_
FIFO_N          cell    u_ram/r_rdata_reg[6]    u_ram_r_rdata_reg_6_
FIFO_N          cell    u_ram/r_rdata_reg[7]    u_ram_r_rdata_reg_7_
FIFO_N          cell    u_ram/r_rdata_reg[8]    u_ram_r_rdata_reg_8_
FIFO_N          cell    u_ram/r_rdata_reg[9]    u_ram_r_rdata_reg_9_
FIFO_N          cell    u_ram/r_rdata_reg[10]   u_ram_r_rdata_reg_10_
FIFO_N          cell    u_ram/r_rdata_reg[11]   u_ram_r_rdata_reg_11_
FIFO_N          cell    u_ram/r_rdata_reg[12]   u_ram_r_rdata_reg_12_
FIFO_N          cell    u_ram/r_rdata_reg[13]   u_ram_r_rdata_reg_13_
FIFO_N          cell    u_ram/r_rdata_reg[14]   u_ram_r_rdata_reg_14_
FIFO_N          cell    u_ram/r_rdata_reg[15]   u_ram_r_rdata_reg_15_
FIFO_N          cell    r_rdptr_reg[3]          r_rdptr_reg_3_
FIFO_N          cell    r_rdptr_reg[0]          r_rdptr_reg_0_
FIFO_N          cell    r_wrptr_reg[3]          r_wrptr_reg_3_
FIFO_N          cell    r_rdptr_reg[1]          r_rdptr_reg_1_
FIFO_N          net     r_wrptr[4]              r_wrptr_4_
FIFO_N          net     r_rdptr[4]              r_rdptr_4_
FIFO_N          net     u_ram/dual_ram[15][0]   u_ram_dual_ram_15__0_
FIFO_N          net     u_ram/dual_ram[15][1]   u_ram_dual_ram_15__1_
FIFO_N          net     u_ram/dual_ram[15][2]   u_ram_dual_ram_15__2_
FIFO_N          net     u_ram/dual_ram[15][3]   u_ram_dual_ram_15__3_
FIFO_N          net     u_ram/dual_ram[15][4]   u_ram_dual_ram_15__4_
FIFO_N          net     u_ram/dual_ram[15][5]   u_ram_dual_ram_15__5_
FIFO_N          net     u_ram/dual_ram[15][6]   u_ram_dual_ram_15__6_
FIFO_N          net     u_ram/dual_ram[15][7]   u_ram_dual_ram_15__7_
FIFO_N          net     u_ram/dual_ram[15][8]   u_ram_dual_ram_15__8_
FIFO_N          net     u_ram/dual_ram[15][9]   u_ram_dual_ram_15__9_
FIFO_N          net     u_ram/dual_ram[15][10]  u_ram_dual_ram_15__10_
FIFO_N          net     u_ram/dual_ram[15][11]  u_ram_dual_ram_15__11_
FIFO_N          net     u_ram/dual_ram[15][12]  u_ram_dual_ram_15__12_
FIFO_N          net     u_ram/dual_ram[15][13]  u_ram_dual_ram_15__13_
FIFO_N          net     u_ram/dual_ram[15][14]  u_ram_dual_ram_15__14_
FIFO_N          net     u_ram/dual_ram[15][15]  u_ram_dual_ram_15__15_
FIFO_N          net     u_ram/dual_ram[14][0]   u_ram_dual_ram_14__0_
FIFO_N          net     u_ram/dual_ram[14][1]   u_ram_dual_ram_14__1_
FIFO_N          net     u_ram/dual_ram[14][2]   u_ram_dual_ram_14__2_
FIFO_N          net     u_ram/dual_ram[14][3]   u_ram_dual_ram_14__3_
FIFO_N          net     u_ram/dual_ram[14][4]   u_ram_dual_ram_14__4_
FIFO_N          net     u_ram/dual_ram[14][5]   u_ram_dual_ram_14__5_
FIFO_N          net     u_ram/dual_ram[14][6]   u_ram_dual_ram_14__6_
FIFO_N          net     u_ram/dual_ram[14][7]   u_ram_dual_ram_14__7_
FIFO_N          net     u_ram/dual_ram[14][8]   u_ram_dual_ram_14__8_
FIFO_N          net     u_ram/dual_ram[14][9]   u_ram_dual_ram_14__9_
FIFO_N          net     u_ram/dual_ram[14][10]  u_ram_dual_ram_14__10_
FIFO_N          net     u_ram/dual_ram[14][11]  u_ram_dual_ram_14__11_
FIFO_N          net     u_ram/dual_ram[14][12]  u_ram_dual_ram_14__12_
FIFO_N          net     u_ram/dual_ram[14][13]  u_ram_dual_ram_14__13_
FIFO_N          net     u_ram/dual_ram[14][14]  u_ram_dual_ram_14__14_
FIFO_N          net     u_ram/dual_ram[14][15]  u_ram_dual_ram_14__15_
FIFO_N          net     u_ram/dual_ram[13][0]   u_ram_dual_ram_13__0_
FIFO_N          net     u_ram/dual_ram[13][1]   u_ram_dual_ram_13__1_
FIFO_N          net     u_ram/dual_ram[13][2]   u_ram_dual_ram_13__2_
FIFO_N          net     u_ram/dual_ram[13][3]   u_ram_dual_ram_13__3_
FIFO_N          net     u_ram/dual_ram[13][4]   u_ram_dual_ram_13__4_
FIFO_N          net     u_ram/dual_ram[13][5]   u_ram_dual_ram_13__5_
FIFO_N          net     u_ram/dual_ram[13][6]   u_ram_dual_ram_13__6_
FIFO_N          net     u_ram/dual_ram[13][7]   u_ram_dual_ram_13__7_
FIFO_N          net     u_ram/dual_ram[13][8]   u_ram_dual_ram_13__8_
FIFO_N          net     u_ram/dual_ram[13][9]   u_ram_dual_ram_13__9_
FIFO_N          net     u_ram/dual_ram[13][10]  u_ram_dual_ram_13__10_
FIFO_N          net     u_ram/dual_ram[13][11]  u_ram_dual_ram_13__11_
FIFO_N          net     u_ram/dual_ram[13][12]  u_ram_dual_ram_13__12_
FIFO_N          net     u_ram/dual_ram[13][13]  u_ram_dual_ram_13__13_
FIFO_N          net     u_ram/dual_ram[13][14]  u_ram_dual_ram_13__14_
FIFO_N          net     u_ram/dual_ram[13][15]  u_ram_dual_ram_13__15_
FIFO_N          net     u_ram/dual_ram[12][0]   u_ram_dual_ram_12__0_
FIFO_N          net     u_ram/dual_ram[12][1]   u_ram_dual_ram_12__1_
FIFO_N          net     u_ram/dual_ram[12][2]   u_ram_dual_ram_12__2_
FIFO_N          net     u_ram/dual_ram[12][3]   u_ram_dual_ram_12__3_
FIFO_N          net     u_ram/dual_ram[12][4]   u_ram_dual_ram_12__4_
FIFO_N          net     u_ram/dual_ram[12][5]   u_ram_dual_ram_12__5_
FIFO_N          net     u_ram/dual_ram[12][6]   u_ram_dual_ram_12__6_
FIFO_N          net     u_ram/dual_ram[12][7]   u_ram_dual_ram_12__7_
FIFO_N          net     u_ram/dual_ram[12][8]   u_ram_dual_ram_12__8_
FIFO_N          net     u_ram/dual_ram[12][9]   u_ram_dual_ram_12__9_
FIFO_N          net     u_ram/dual_ram[12][10]  u_ram_dual_ram_12__10_
FIFO_N          net     u_ram/dual_ram[12][11]  u_ram_dual_ram_12__11_
FIFO_N          net     u_ram/dual_ram[12][12]  u_ram_dual_ram_12__12_
FIFO_N          net     u_ram/dual_ram[12][13]  u_ram_dual_ram_12__13_
FIFO_N          net     u_ram/dual_ram[12][14]  u_ram_dual_ram_12__14_
FIFO_N          net     u_ram/dual_ram[12][15]  u_ram_dual_ram_12__15_
FIFO_N          net     u_ram/dual_ram[11][0]   u_ram_dual_ram_11__0_
FIFO_N          net     u_ram/dual_ram[11][1]   u_ram_dual_ram_11__1_
FIFO_N          net     u_ram/dual_ram[11][2]   u_ram_dual_ram_11__2_
FIFO_N          net     u_ram/dual_ram[11][3]   u_ram_dual_ram_11__3_
FIFO_N          net     u_ram/dual_ram[11][4]   u_ram_dual_ram_11__4_
FIFO_N          net     u_ram/dual_ram[11][5]   u_ram_dual_ram_11__5_
FIFO_N          net     u_ram/dual_ram[11][6]   u_ram_dual_ram_11__6_
FIFO_N          net     u_ram/dual_ram[11][7]   u_ram_dual_ram_11__7_
FIFO_N          net     u_ram/dual_ram[11][8]   u_ram_dual_ram_11__8_
FIFO_N          net     u_ram/dual_ram[11][9]   u_ram_dual_ram_11__9_
FIFO_N          net     u_ram/dual_ram[11][10]  u_ram_dual_ram_11__10_
FIFO_N          net     u_ram/dual_ram[11][11]  u_ram_dual_ram_11__11_
FIFO_N          net     u_ram/dual_ram[11][12]  u_ram_dual_ram_11__12_
FIFO_N          net     u_ram/dual_ram[11][13]  u_ram_dual_ram_11__13_
FIFO_N          net     u_ram/dual_ram[11][14]  u_ram_dual_ram_11__14_
FIFO_N          net     u_ram/dual_ram[11][15]  u_ram_dual_ram_11__15_
FIFO_N          net     u_ram/dual_ram[10][0]   u_ram_dual_ram_10__0_
FIFO_N          net     u_ram/dual_ram[10][1]   u_ram_dual_ram_10__1_
FIFO_N          net     u_ram/dual_ram[10][2]   u_ram_dual_ram_10__2_
FIFO_N          net     u_ram/dual_ram[10][3]   u_ram_dual_ram_10__3_
FIFO_N          net     u_ram/dual_ram[10][4]   u_ram_dual_ram_10__4_
FIFO_N          net     u_ram/dual_ram[10][5]   u_ram_dual_ram_10__5_
FIFO_N          net     u_ram/dual_ram[10][6]   u_ram_dual_ram_10__6_
FIFO_N          net     u_ram/dual_ram[10][7]   u_ram_dual_ram_10__7_
FIFO_N          net     u_ram/dual_ram[10][8]   u_ram_dual_ram_10__8_
FIFO_N          net     u_ram/dual_ram[10][9]   u_ram_dual_ram_10__9_
FIFO_N          net     u_ram/dual_ram[10][10]  u_ram_dual_ram_10__10_
FIFO_N          net     u_ram/dual_ram[10][11]  u_ram_dual_ram_10__11_
FIFO_N          net     u_ram/dual_ram[10][12]  u_ram_dual_ram_10__12_
FIFO_N          net     u_ram/dual_ram[10][13]  u_ram_dual_ram_10__13_
FIFO_N          net     u_ram/dual_ram[10][14]  u_ram_dual_ram_10__14_
FIFO_N          net     u_ram/dual_ram[10][15]  u_ram_dual_ram_10__15_
FIFO_N          net     u_ram/dual_ram[9][0]    u_ram_dual_ram_9__0_
FIFO_N          net     u_ram/dual_ram[9][1]    u_ram_dual_ram_9__1_
FIFO_N          net     u_ram/dual_ram[9][2]    u_ram_dual_ram_9__2_
FIFO_N          net     u_ram/dual_ram[9][3]    u_ram_dual_ram_9__3_
FIFO_N          net     u_ram/dual_ram[9][4]    u_ram_dual_ram_9__4_
FIFO_N          net     u_ram/dual_ram[9][5]    u_ram_dual_ram_9__5_
FIFO_N          net     u_ram/dual_ram[9][6]    u_ram_dual_ram_9__6_
FIFO_N          net     u_ram/dual_ram[9][7]    u_ram_dual_ram_9__7_
FIFO_N          net     u_ram/dual_ram[9][8]    u_ram_dual_ram_9__8_
FIFO_N          net     u_ram/dual_ram[9][9]    u_ram_dual_ram_9__9_
FIFO_N          net     u_ram/dual_ram[9][10]   u_ram_dual_ram_9__10_
FIFO_N          net     u_ram/dual_ram[9][11]   u_ram_dual_ram_9__11_
FIFO_N          net     u_ram/dual_ram[9][12]   u_ram_dual_ram_9__12_
FIFO_N          net     u_ram/dual_ram[9][13]   u_ram_dual_ram_9__13_
FIFO_N          net     u_ram/dual_ram[9][14]   u_ram_dual_ram_9__14_
FIFO_N          net     u_ram/dual_ram[9][15]   u_ram_dual_ram_9__15_
FIFO_N          net     u_ram/dual_ram[8][0]    u_ram_dual_ram_8__0_
FIFO_N          net     u_ram/dual_ram[8][1]    u_ram_dual_ram_8__1_
FIFO_N          net     u_ram/dual_ram[8][2]    u_ram_dual_ram_8__2_
FIFO_N          net     u_ram/dual_ram[8][3]    u_ram_dual_ram_8__3_
FIFO_N          net     u_ram/dual_ram[8][4]    u_ram_dual_ram_8__4_
FIFO_N          net     u_ram/dual_ram[8][5]    u_ram_dual_ram_8__5_
FIFO_N          net     u_ram/dual_ram[8][6]    u_ram_dual_ram_8__6_
FIFO_N          net     u_ram/dual_ram[8][7]    u_ram_dual_ram_8__7_
FIFO_N          net     u_ram/dual_ram[8][8]    u_ram_dual_ram_8__8_
FIFO_N          net     u_ram/dual_ram[8][9]    u_ram_dual_ram_8__9_
FIFO_N          net     u_ram/dual_ram[8][10]   u_ram_dual_ram_8__10_
FIFO_N          net     u_ram/dual_ram[8][11]   u_ram_dual_ram_8__11_
FIFO_N          net     u_ram/dual_ram[8][12]   u_ram_dual_ram_8__12_
FIFO_N          net     u_ram/dual_ram[8][13]   u_ram_dual_ram_8__13_
FIFO_N          net     u_ram/dual_ram[8][14]   u_ram_dual_ram_8__14_
FIFO_N          net     u_ram/dual_ram[8][15]   u_ram_dual_ram_8__15_
FIFO_N          net     u_ram/dual_ram[7][0]    u_ram_dual_ram_7__0_
FIFO_N          net     u_ram/dual_ram[7][1]    u_ram_dual_ram_7__1_
FIFO_N          net     u_ram/dual_ram[7][2]    u_ram_dual_ram_7__2_
FIFO_N          net     u_ram/dual_ram[7][3]    u_ram_dual_ram_7__3_
FIFO_N          net     u_ram/dual_ram[7][4]    u_ram_dual_ram_7__4_
FIFO_N          net     u_ram/dual_ram[7][5]    u_ram_dual_ram_7__5_
FIFO_N          net     u_ram/dual_ram[7][6]    u_ram_dual_ram_7__6_
FIFO_N          net     u_ram/dual_ram[7][7]    u_ram_dual_ram_7__7_
FIFO_N          net     u_ram/dual_ram[7][8]    u_ram_dual_ram_7__8_
FIFO_N          net     u_ram/dual_ram[7][9]    u_ram_dual_ram_7__9_
FIFO_N          net     u_ram/dual_ram[7][10]   u_ram_dual_ram_7__10_
FIFO_N          net     u_ram/dual_ram[7][11]   u_ram_dual_ram_7__11_
FIFO_N          net     u_ram/dual_ram[7][12]   u_ram_dual_ram_7__12_
FIFO_N          net     u_ram/dual_ram[7][13]   u_ram_dual_ram_7__13_
FIFO_N          net     u_ram/dual_ram[7][14]   u_ram_dual_ram_7__14_
FIFO_N          net     u_ram/dual_ram[7][15]   u_ram_dual_ram_7__15_
FIFO_N          net     u_ram/dual_ram[6][0]    u_ram_dual_ram_6__0_
FIFO_N          net     u_ram/dual_ram[6][1]    u_ram_dual_ram_6__1_
FIFO_N          net     u_ram/dual_ram[6][2]    u_ram_dual_ram_6__2_
FIFO_N          net     u_ram/dual_ram[6][3]    u_ram_dual_ram_6__3_
FIFO_N          net     u_ram/dual_ram[6][4]    u_ram_dual_ram_6__4_
FIFO_N          net     u_ram/dual_ram[6][5]    u_ram_dual_ram_6__5_
FIFO_N          net     u_ram/dual_ram[6][6]    u_ram_dual_ram_6__6_
FIFO_N          net     u_ram/dual_ram[6][7]    u_ram_dual_ram_6__7_
FIFO_N          net     u_ram/dual_ram[6][8]    u_ram_dual_ram_6__8_
FIFO_N          net     u_ram/dual_ram[6][9]    u_ram_dual_ram_6__9_
FIFO_N          net     u_ram/dual_ram[6][10]   u_ram_dual_ram_6__10_
FIFO_N          net     u_ram/dual_ram[6][11]   u_ram_dual_ram_6__11_
FIFO_N          net     u_ram/dual_ram[6][12]   u_ram_dual_ram_6__12_
FIFO_N          net     u_ram/dual_ram[6][13]   u_ram_dual_ram_6__13_
FIFO_N          net     u_ram/dual_ram[6][14]   u_ram_dual_ram_6__14_
FIFO_N          net     u_ram/dual_ram[6][15]   u_ram_dual_ram_6__15_
FIFO_N          net     u_ram/dual_ram[5][0]    u_ram_dual_ram_5__0_
FIFO_N          net     u_ram/dual_ram[5][1]    u_ram_dual_ram_5__1_
FIFO_N          net     u_ram/dual_ram[5][2]    u_ram_dual_ram_5__2_
FIFO_N          net     u_ram/dual_ram[5][3]    u_ram_dual_ram_5__3_
FIFO_N          net     u_ram/dual_ram[5][4]    u_ram_dual_ram_5__4_
FIFO_N          net     u_ram/dual_ram[5][5]    u_ram_dual_ram_5__5_
FIFO_N          net     u_ram/dual_ram[5][6]    u_ram_dual_ram_5__6_
FIFO_N          net     u_ram/dual_ram[5][7]    u_ram_dual_ram_5__7_
FIFO_N          net     u_ram/dual_ram[5][8]    u_ram_dual_ram_5__8_
FIFO_N          net     u_ram/dual_ram[5][9]    u_ram_dual_ram_5__9_
FIFO_N          net     u_ram/dual_ram[5][10]   u_ram_dual_ram_5__10_
FIFO_N          net     u_ram/dual_ram[5][11]   u_ram_dual_ram_5__11_
FIFO_N          net     u_ram/dual_ram[5][12]   u_ram_dual_ram_5__12_
FIFO_N          net     u_ram/dual_ram[5][13]   u_ram_dual_ram_5__13_
FIFO_N          net     u_ram/dual_ram[5][14]   u_ram_dual_ram_5__14_
FIFO_N          net     u_ram/dual_ram[5][15]   u_ram_dual_ram_5__15_
FIFO_N          net     u_ram/dual_ram[4][0]    u_ram_dual_ram_4__0_
FIFO_N          net     u_ram/dual_ram[4][1]    u_ram_dual_ram_4__1_
FIFO_N          net     u_ram/dual_ram[4][2]    u_ram_dual_ram_4__2_
FIFO_N          net     u_ram/dual_ram[4][3]    u_ram_dual_ram_4__3_
FIFO_N          net     u_ram/dual_ram[4][4]    u_ram_dual_ram_4__4_
FIFO_N          net     u_ram/dual_ram[4][5]    u_ram_dual_ram_4__5_
FIFO_N          net     u_ram/dual_ram[4][6]    u_ram_dual_ram_4__6_
FIFO_N          net     u_ram/dual_ram[4][7]    u_ram_dual_ram_4__7_
FIFO_N          net     u_ram/dual_ram[4][8]    u_ram_dual_ram_4__8_
FIFO_N          net     u_ram/dual_ram[4][9]    u_ram_dual_ram_4__9_
FIFO_N          net     u_ram/dual_ram[4][10]   u_ram_dual_ram_4__10_
FIFO_N          net     u_ram/dual_ram[4][11]   u_ram_dual_ram_4__11_
FIFO_N          net     u_ram/dual_ram[4][12]   u_ram_dual_ram_4__12_
FIFO_N          net     u_ram/dual_ram[4][13]   u_ram_dual_ram_4__13_
FIFO_N          net     u_ram/dual_ram[4][14]   u_ram_dual_ram_4__14_
FIFO_N          net     u_ram/dual_ram[4][15]   u_ram_dual_ram_4__15_
FIFO_N          net     u_ram/dual_ram[3][0]    u_ram_dual_ram_3__0_
FIFO_N          net     u_ram/dual_ram[3][1]    u_ram_dual_ram_3__1_
FIFO_N          net     u_ram/dual_ram[3][2]    u_ram_dual_ram_3__2_
FIFO_N          net     u_ram/dual_ram[3][3]    u_ram_dual_ram_3__3_
FIFO_N          net     u_ram/dual_ram[3][4]    u_ram_dual_ram_3__4_
FIFO_N          net     u_ram/dual_ram[3][5]    u_ram_dual_ram_3__5_
FIFO_N          net     u_ram/dual_ram[3][6]    u_ram_dual_ram_3__6_
FIFO_N          net     u_ram/dual_ram[3][7]    u_ram_dual_ram_3__7_
FIFO_N          net     u_ram/dual_ram[3][8]    u_ram_dual_ram_3__8_
FIFO_N          net     u_ram/dual_ram[3][9]    u_ram_dual_ram_3__9_
FIFO_N          net     u_ram/dual_ram[3][10]   u_ram_dual_ram_3__10_
FIFO_N          net     u_ram/dual_ram[3][11]   u_ram_dual_ram_3__11_
FIFO_N          net     u_ram/dual_ram[3][12]   u_ram_dual_ram_3__12_
FIFO_N          net     u_ram/dual_ram[3][13]   u_ram_dual_ram_3__13_
FIFO_N          net     u_ram/dual_ram[3][14]   u_ram_dual_ram_3__14_
FIFO_N          net     u_ram/dual_ram[3][15]   u_ram_dual_ram_3__15_
FIFO_N          net     u_ram/dual_ram[2][0]    u_ram_dual_ram_2__0_
FIFO_N          net     u_ram/dual_ram[2][1]    u_ram_dual_ram_2__1_
FIFO_N          net     u_ram/dual_ram[2][2]    u_ram_dual_ram_2__2_
FIFO_N          net     u_ram/dual_ram[2][3]    u_ram_dual_ram_2__3_
FIFO_N          net     u_ram/dual_ram[2][4]    u_ram_dual_ram_2__4_
FIFO_N          net     u_ram/dual_ram[2][5]    u_ram_dual_ram_2__5_
FIFO_N          net     u_ram/dual_ram[2][6]    u_ram_dual_ram_2__6_
FIFO_N          net     u_ram/dual_ram[2][7]    u_ram_dual_ram_2__7_
FIFO_N          net     u_ram/dual_ram[2][8]    u_ram_dual_ram_2__8_
FIFO_N          net     u_ram/dual_ram[2][9]    u_ram_dual_ram_2__9_
FIFO_N          net     u_ram/dual_ram[2][10]   u_ram_dual_ram_2__10_
FIFO_N          net     u_ram/dual_ram[2][11]   u_ram_dual_ram_2__11_
FIFO_N          net     u_ram/dual_ram[2][12]   u_ram_dual_ram_2__12_
FIFO_N          net     u_ram/dual_ram[2][13]   u_ram_dual_ram_2__13_
FIFO_N          net     u_ram/dual_ram[2][14]   u_ram_dual_ram_2__14_
FIFO_N          net     u_ram/dual_ram[2][15]   u_ram_dual_ram_2__15_
FIFO_N          net     u_ram/dual_ram[1][0]    u_ram_dual_ram_1__0_
FIFO_N          net     u_ram/dual_ram[1][1]    u_ram_dual_ram_1__1_
FIFO_N          net     u_ram/dual_ram[1][2]    u_ram_dual_ram_1__2_
FIFO_N          net     u_ram/dual_ram[1][3]    u_ram_dual_ram_1__3_
FIFO_N          net     u_ram/dual_ram[1][4]    u_ram_dual_ram_1__4_
FIFO_N          net     u_ram/dual_ram[1][5]    u_ram_dual_ram_1__5_
FIFO_N          net     u_ram/dual_ram[1][6]    u_ram_dual_ram_1__6_
FIFO_N          net     u_ram/dual_ram[1][7]    u_ram_dual_ram_1__7_
FIFO_N          net     u_ram/dual_ram[1][8]    u_ram_dual_ram_1__8_
FIFO_N          net     u_ram/dual_ram[1][9]    u_ram_dual_ram_1__9_
FIFO_N          net     u_ram/dual_ram[1][10]   u_ram_dual_ram_1__10_
FIFO_N          net     u_ram/dual_ram[1][11]   u_ram_dual_ram_1__11_
FIFO_N          net     u_ram/dual_ram[1][12]   u_ram_dual_ram_1__12_
FIFO_N          net     u_ram/dual_ram[1][13]   u_ram_dual_ram_1__13_
FIFO_N          net     u_ram/dual_ram[1][14]   u_ram_dual_ram_1__14_
FIFO_N          net     u_ram/dual_ram[1][15]   u_ram_dual_ram_1__15_
FIFO_N          net     u_ram/dual_ram[0][0]    u_ram_dual_ram_0__0_
FIFO_N          net     u_ram/dual_ram[0][1]    u_ram_dual_ram_0__1_
FIFO_N          net     u_ram/dual_ram[0][2]    u_ram_dual_ram_0__2_
FIFO_N          net     u_ram/dual_ram[0][3]    u_ram_dual_ram_0__3_
FIFO_N          net     u_ram/dual_ram[0][4]    u_ram_dual_ram_0__4_
FIFO_N          net     u_ram/dual_ram[0][5]    u_ram_dual_ram_0__5_
FIFO_N          net     u_ram/dual_ram[0][6]    u_ram_dual_ram_0__6_
FIFO_N          net     u_ram/dual_ram[0][7]    u_ram_dual_ram_0__7_
FIFO_N          net     u_ram/dual_ram[0][8]    u_ram_dual_ram_0__8_
FIFO_N          net     u_ram/dual_ram[0][9]    u_ram_dual_ram_0__9_
FIFO_N          net     u_ram/dual_ram[0][10]   u_ram_dual_ram_0__10_
FIFO_N          net     u_ram/dual_ram[0][11]   u_ram_dual_ram_0__11_
FIFO_N          net     u_ram/dual_ram[0][12]   u_ram_dual_ram_0__12_
FIFO_N          net     u_ram/dual_ram[0][13]   u_ram_dual_ram_0__13_
FIFO_N          net     u_ram/dual_ram[0][14]   u_ram_dual_ram_0__14_
FIFO_N          net     u_ram/dual_ram[0][15]   u_ram_dual_ram_0__15_
1
1
set verilogout_no_tri TRUE
TRUE
write -hierarchy -format verilog -output "${top_level}.nl.v"
Writing verilog file '/homes/user/stud/fall24/zy2665/4823project/dc/FIFO/FIFO_N.nl.v'.
1
#write_sdf -context verilog "${top_level}.temp.sdf"
write_sdc "${top_level}.syn.sdc" -version 1.7
1
write_sdf "${top_level}.syn.sdf"
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/homes/user/stud/fall24/zy2665/4823project/dc/FIFO/FIFO_N.syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Clock port 'i_wrclk' is assigned input delay relative to clock 'i_rdclk'. (TIM-111)
Warning: Clock port 'i_wrclk' is assigned input delay relative to clock 'i_rdclk'. (TIM-111)
1
# Generate report file
set maxpaths 20
20
set rpt_file "${top_level}.dc.rpt"
FIFO_N.dc.rpt
check_design > $rpt_file
report_area  >> ${rpt_file}
report_power -hier -analysis_effort medium >> ${rpt_file}
report_design >> ${rpt_file}
report_cell >> ${rpt_file}
report_port -verbose >> ${rpt_file}
report_compile_options >> ${rpt_file}
report_constraint -all_violators -verbose >> ${rpt_file}
report_timing -path full -delay max -max_paths $maxpaths -nworst 100 >> ${rpt_file}
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs
report_timing -delay max -nworst 1 -max_paths 10000 -path full -nosplit -unique -sort_by slack > ${top_level}.syn.critical_regs.full
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_outputs] > ${top_level}.syn.critical_regs.output
report_timing -delay max -nworst 1 -max_paths 10000 -path end -nosplit -unique -sort_by slack -to [all_registers -data_pins] > ${top_level}.syn.critical_regs.regs
report_timing -delay min -nworst 1 -max_paths 10000 -path short -nosplit -unique -sort_by slack > ${top_level}.syn.fast_path
quit

Memory usage for this session 257 Mbytes.
Memory usage for this session including child processes 257 Mbytes.
CPU usage for this session 139 seconds ( 0.04 hours ).
Elapsed time for this session 145 seconds ( 0.04 hours ).

Thank you...
