

================================================================
== Vivado HLS Report for 'counters_out'
================================================================
* Date:           Wed May 29 09:54:41 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        my_ip_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       8|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|      98|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      98|      44|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_done     |   9|          2|    1|          2|
    |rule0cnt_V  |   9|          2|   32|         64|
    |rule1cnt_V  |   9|          2|   32|         64|
    |rule2cnt_V  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  36|          8|   97|        194|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   1|   0|    1|          0|
    |ap_done_reg      |   1|   0|    1|          0|
    |rule0cnt_V_preg  |  32|   0|   32|          0|
    |rule1cnt_V_preg  |  32|   0|   32|          0|
    |rule2cnt_V_preg  |  32|   0|   32|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  98|   0|   98|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | counters_out | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | counters_out | return value |
|ap_start           |  in |    1| ap_ctrl_hs | counters_out | return value |
|ap_done            | out |    1| ap_ctrl_hs | counters_out | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | counters_out | return value |
|ap_idle            | out |    1| ap_ctrl_hs | counters_out | return value |
|ap_ready           | out |    1| ap_ctrl_hs | counters_out | return value |
|p_read             |  in |   32|   ap_none  |    p_read    |    scalar    |
|p_read1            |  in |   32|   ap_none  |    p_read1   |    scalar    |
|p_read2            |  in |   32|   ap_none  |    p_read2   |    scalar    |
|rule0cnt_V         | out |   32|   ap_vld   |  rule0cnt_V  |    pointer   |
|rule0cnt_V_ap_vld  | out |    1|   ap_vld   |  rule0cnt_V  |    pointer   |
|rule1cnt_V         | out |   32|   ap_vld   |  rule1cnt_V  |    pointer   |
|rule1cnt_V_ap_vld  | out |    1|   ap_vld   |  rule1cnt_V  |    pointer   |
|rule2cnt_V         | out |   32|   ap_vld   |  rule2cnt_V  |    pointer   |
|rule2cnt_V_ap_vld  | out |    1|   ap_vld   |  rule2cnt_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

