{
  "module_name": "rzg2l-cpg.h",
  "hash_id": "1787204c76983c6d7ca3608c88f48d82e3d7969c58d7c8f6ba377597d6d98bb4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/renesas/rzg2l-cpg.h",
  "human_readable_source": " \n \n\n#ifndef __RENESAS_RZG2L_CPG_H__\n#define __RENESAS_RZG2L_CPG_H__\n\n#define CPG_SIPLL5_STBY\t\t(0x140)\n#define CPG_SIPLL5_CLK1\t\t(0x144)\n#define CPG_SIPLL5_CLK3\t\t(0x14C)\n#define CPG_SIPLL5_CLK4\t\t(0x150)\n#define CPG_SIPLL5_CLK5\t\t(0x154)\n#define CPG_SIPLL5_MON\t\t(0x15C)\n#define CPG_PL1_DDIV\t\t(0x200)\n#define CPG_PL2_DDIV\t\t(0x204)\n#define CPG_PL3A_DDIV\t\t(0x208)\n#define CPG_PL6_DDIV\t\t(0x210)\n#define CPG_PL2SDHI_DSEL\t(0x218)\n#define CPG_CLKSTATUS\t\t(0x280)\n#define CPG_PL3_SSEL\t\t(0x408)\n#define CPG_PL6_SSEL\t\t(0x414)\n#define CPG_PL6_ETH_SSEL\t(0x418)\n#define CPG_PL5_SDIV\t\t(0x420)\n#define CPG_RST_MON\t\t(0x680)\n#define CPG_OTHERFUNC1_REG\t(0xBE8)\n\n#define CPG_SIPLL5_STBY_RESETB\t\tBIT(0)\n#define CPG_SIPLL5_STBY_RESETB_WEN\tBIT(16)\n#define CPG_SIPLL5_STBY_SSCG_EN_WEN\tBIT(18)\n#define CPG_SIPLL5_STBY_DOWNSPREAD_WEN\tBIT(20)\n#define CPG_SIPLL5_CLK4_RESV_LSB\t(0xFF)\n#define CPG_SIPLL5_MON_PLL5_LOCK\tBIT(4)\n\n#define CPG_OTHERFUNC1_REG_RES0_ON_WEN\tBIT(16)\n\n#define CPG_PL5_SDIV_DIV_DSI_A_WEN\tBIT(16)\n#define CPG_PL5_SDIV_DIV_DSI_B_WEN\tBIT(24)\n\n#define CPG_CLKSTATUS_SELSDHI0_STS\tBIT(28)\n#define CPG_CLKSTATUS_SELSDHI1_STS\tBIT(29)\n\n#define CPG_SDHI_CLK_SWITCH_STATUS_TIMEOUT_US\t200\n\n \n#define CPG_SAMPLL_CLK1(n)\t(0x04 + (16 * n))\n#define CPG_SAMPLL_CLK2(n)\t(0x08 + (16 * n))\n\n#define PLL146_CONF(n)\t(CPG_SAMPLL_CLK1(n) << 22 | CPG_SAMPLL_CLK2(n) << 12)\n\n#define DDIV_PACK(offset, bitpos, size) \\\n\t\t(((offset) << 20) | ((bitpos) << 12) | ((size) << 8))\n#define DIVPL1A\t\tDDIV_PACK(CPG_PL1_DDIV, 0, 2)\n#define DIVPL2A\t\tDDIV_PACK(CPG_PL2_DDIV, 0, 3)\n#define DIVDSILPCLK\tDDIV_PACK(CPG_PL2_DDIV, 12, 2)\n#define DIVPL3A\t\tDDIV_PACK(CPG_PL3A_DDIV, 0, 3)\n#define DIVPL3B\t\tDDIV_PACK(CPG_PL3A_DDIV, 4, 3)\n#define DIVPL3C\t\tDDIV_PACK(CPG_PL3A_DDIV, 8, 3)\n#define DIVGPU\t\tDDIV_PACK(CPG_PL6_DDIV, 0, 2)\n\n#define SEL_PLL_PACK(offset, bitpos, size) \\\n\t\t(((offset) << 20) | ((bitpos) << 12) | ((size) << 8))\n\n#define SEL_PLL3_3\tSEL_PLL_PACK(CPG_PL3_SSEL, 8, 1)\n#define SEL_PLL5_4\tSEL_PLL_PACK(CPG_OTHERFUNC1_REG, 0, 1)\n#define SEL_PLL6_2\tSEL_PLL_PACK(CPG_PL6_ETH_SSEL, 0, 1)\n#define SEL_GPU2\tSEL_PLL_PACK(CPG_PL6_SSEL, 12, 1)\n\n#define SEL_SDHI0\tDDIV_PACK(CPG_PL2SDHI_DSEL, 0, 2)\n#define SEL_SDHI1\tDDIV_PACK(CPG_PL2SDHI_DSEL, 4, 2)\n\n#define EXTAL_FREQ_IN_MEGA_HZ\t(24)\n\n \nstruct cpg_core_clk {\n\tconst char *name;\n\tunsigned int id;\n\tunsigned int parent;\n\tunsigned int div;\n\tunsigned int mult;\n\tunsigned int type;\n\tunsigned int conf;\n\tconst struct clk_div_table *dtable;\n\tconst char * const *parent_names;\n\tint flag;\n\tint mux_flags;\n\tint num_parents;\n};\n\nenum clk_types {\n\t \n\tCLK_TYPE_IN,\t\t \n\tCLK_TYPE_FF,\t\t \n\tCLK_TYPE_SAM_PLL,\n\n\t \n\tCLK_TYPE_DIV,\n\n\t \n\tCLK_TYPE_MUX,\n\n\t \n\tCLK_TYPE_SD_MUX,\n\n\t \n\tCLK_TYPE_SIPLL5,\n\n\t \n\tCLK_TYPE_PLL5_4_MUX,\n\n\t \n\tCLK_TYPE_DSI_DIV,\n\n};\n\n#define DEF_TYPE(_name, _id, _type...) \\\n\t{ .name = _name, .id = _id, .type = _type }\n#define DEF_BASE(_name, _id, _type, _parent...) \\\n\tDEF_TYPE(_name, _id, _type, .parent = _parent)\n#define DEF_SAMPLL(_name, _id, _parent, _conf) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_SAM_PLL, .parent = _parent, .conf = _conf)\n#define DEF_INPUT(_name, _id) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_IN)\n#define DEF_FIXED(_name, _id, _parent, _mult, _div) \\\n\tDEF_BASE(_name, _id, CLK_TYPE_FF, _parent, .div = _div, .mult = _mult)\n#define DEF_DIV(_name, _id, _parent, _conf, _dtable) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_DIV, .conf = _conf, \\\n\t\t .parent = _parent, .dtable = _dtable, \\\n\t\t .flag = CLK_DIVIDER_HIWORD_MASK)\n#define DEF_DIV_RO(_name, _id, _parent, _conf, _dtable) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_DIV, .conf = _conf, \\\n\t\t .parent = _parent, .dtable = _dtable, \\\n\t\t .flag = CLK_DIVIDER_READ_ONLY)\n#define DEF_MUX(_name, _id, _conf, _parent_names) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_MUX, .conf = _conf, \\\n\t\t .parent_names = _parent_names, \\\n\t\t .num_parents = ARRAY_SIZE(_parent_names), \\\n\t\t .mux_flags = CLK_MUX_HIWORD_MASK)\n#define DEF_MUX_RO(_name, _id, _conf, _parent_names) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_MUX, .conf = _conf, \\\n\t\t .parent_names = _parent_names, \\\n\t\t .num_parents = ARRAY_SIZE(_parent_names), \\\n\t\t .mux_flags = CLK_MUX_READ_ONLY)\n#define DEF_SD_MUX(_name, _id, _conf, _parent_names) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_SD_MUX, .conf = _conf, \\\n\t\t .parent_names = _parent_names, \\\n\t\t .num_parents = ARRAY_SIZE(_parent_names))\n#define DEF_PLL5_FOUTPOSTDIV(_name, _id, _parent) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_SIPLL5, .parent = _parent)\n#define DEF_PLL5_4_MUX(_name, _id, _conf, _parent_names) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_PLL5_4_MUX, .conf = _conf, \\\n\t\t .parent_names = _parent_names, \\\n\t\t .num_parents = ARRAY_SIZE(_parent_names))\n#define DEF_DSI_DIV(_name, _id, _parent, _flag) \\\n\tDEF_TYPE(_name, _id, CLK_TYPE_DSI_DIV, .parent = _parent, .flag = _flag)\n\n \nstruct rzg2l_mod_clk {\n\tconst char *name;\n\tunsigned int id;\n\tunsigned int parent;\n\tu16 off;\n\tu8 bit;\n\tbool is_coupled;\n};\n\n#define DEF_MOD_BASE(_name, _id, _parent, _off, _bit, _is_coupled)\t\\\n\t{ \\\n\t\t.name = _name, \\\n\t\t.id = MOD_CLK_BASE + (_id), \\\n\t\t.parent = (_parent), \\\n\t\t.off = (_off), \\\n\t\t.bit = (_bit), \\\n\t\t.is_coupled = (_is_coupled), \\\n\t}\n\n#define DEF_MOD(_name, _id, _parent, _off, _bit)\t\\\n\tDEF_MOD_BASE(_name, _id, _parent, _off, _bit, false)\n\n#define DEF_COUPLED(_name, _id, _parent, _off, _bit)\t\\\n\tDEF_MOD_BASE(_name, _id, _parent, _off, _bit, true)\n\n \nstruct rzg2l_reset {\n\tu16 off;\n\tu8 bit;\n\ts8 monbit;\n};\n\n#define DEF_RST_MON(_id, _off, _bit, _monbit)\t\\\n\t[_id] = { \\\n\t\t.off = (_off), \\\n\t\t.bit = (_bit), \\\n\t\t.monbit = (_monbit) \\\n\t}\n#define DEF_RST(_id, _off, _bit)\t\\\n\tDEF_RST_MON(_id, _off, _bit, -1)\n\n \nstruct rzg2l_cpg_info {\n\t \n\tconst struct cpg_core_clk *core_clks;\n\tunsigned int num_core_clks;\n\tunsigned int last_dt_core_clk;\n\tunsigned int num_total_core_clks;\n\n\t \n\tconst struct rzg2l_mod_clk *mod_clks;\n\tunsigned int num_mod_clks;\n\tunsigned int num_hw_mod_clks;\n\n\t \n\tconst unsigned int *no_pm_mod_clks;\n\tunsigned int num_no_pm_mod_clks;\n\n\t \n\tconst struct rzg2l_reset *resets;\n\tunsigned int num_resets;\n\n\t \n\tconst unsigned int *crit_mod_clks;\n\tunsigned int num_crit_mod_clks;\n\n\tbool has_clk_mon_regs;\n};\n\nextern const struct rzg2l_cpg_info r9a07g043_cpg_info;\nextern const struct rzg2l_cpg_info r9a07g044_cpg_info;\nextern const struct rzg2l_cpg_info r9a07g054_cpg_info;\nextern const struct rzg2l_cpg_info r9a09g011_cpg_info;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}