# Generated by CMake, DO NOT EDIT
# Custom rules for ARMCommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp
	echo "Updating ARMGenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc.tmp
	echo "Updating ARMGenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp
	echo "Updating ARMGenMCCodeEmitter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp
	echo "Updating ARMGenMCPseudoLowering.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc.tmp
	echo "Updating ARMGenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp
	echo "Updating ARMGenAsmMatcher.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc.tmp
	echo "Updating ARMGenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc.tmp
	echo "Updating ARMGenFastISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc.tmp
	echo "Updating ARMGenCallingConv.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp
	echo "Updating ARMGenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp
	echo "Updating ARMGenDisassemblerTables.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenMCCodeEmitter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-emitter -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCCodeEmitter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenMCPseudoLowering.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-pseudo-lowering -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenMCPseudoLowering.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenAsmMatcher.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-asm-matcher -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenAsmMatcher.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenFastISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-fast-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenFastISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenCallingConv.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-callingconv -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenCallingConv.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenSubtargetInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrNEON.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrThumb2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMInstrVFP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleA9.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleSwift.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARMScheduleV6.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td
	echo "Building ARMGenDisassemblerTables.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/MinSizeRel/bin/llvm-tblgen -gen-disassembler -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/ARM/ARM.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/ARM/ARMGenDisassemblerTables.inc.tmp
