tegra132_init_table	,	V_113
pmc	,	V_48
TEGRA124_CLK_PLL_D2	,	V_94
writel_relaxed	,	F_7
RST_DFLL_DVCO	,	V_107
emc_lock	,	V_40
ARRAY_SIZE	,	F_2
tegra124_132_clock_init_pre	,	F_45
UTMIP_PLL_CFG1	,	V_14
UTMIP_PLL_CFG2	,	V_8
TEGRA124_CLK_PLL_DP	,	V_92
tegra124_cpu_clock_resume	,	F_36
PLLD_MISC	,	V_33
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_5
CLK_SET_RATE_GATE	,	V_62
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_20
"pll_re_out"	,	L_31
tegra124_pll_d2_params	,	V_93
node	,	V_116
tegra_audio_clk_init	,	F_52
pr_err	,	F_3
tegra_clk_register_plle_tegra114	,	F_30
tegra_cpu_car_ops	,	V_126
tegra_clk_pll_x	,	V_132
PLLD_BASE	,	V_122
"pll_u"	,	L_24
device_node	,	V_114
tegra_fixed_clk_init	,	F_51
pll_dp_params	,	V_91
UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE	,	V_27
"pll_d"	,	L_29
"cml1"	,	L_12
"pll_m_out1"	,	L_22
clk_csite_src	,	V_99
tegra124_periph_clk_init	,	F_11
xtal_freq_count	,	V_16
i	,	V_3
pmc_match	,	V_118
TEGRA124_CLK_PLL_U_48M	,	V_75
TEGRA124_CLK_PLL_D_DSI_OUT	,	V_35
TEGRA124_CLK_PLL_U_12M	,	V_76
v	,	V_108
tegra_super_clk_gen4_init	,	F_57
"pll_d2_out0"	,	L_35
of_iomap	,	F_46
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_12
"cml0"	,	L_10
"pll_e"	,	L_11
clk_readl	,	F_54
tegra_clk_register_pllxc	,	F_19
TEGRA124_CLK_PLL_C_UD	,	V_56
__iomem	,	T_1
pll_c3_params	,	V_59
pll_m_params	,	V_63
pll_e_params	,	V_87
pll_c2_params	,	V_57
"ioremap tegra124/tegra132 CAR failed\n"	,	L_36
pll_c_params	,	V_50
"pll_d_dsi_out"	,	L_4
tegra_clk_register_emc	,	F_60
tegra124_cpu_clock_suspend	,	F_35
reg	,	V_2
clk_register_clkdev	,	F_16
pll_p_params	,	V_47
pll_x_params	,	V_123
tegra_clk_register_periph_gate	,	F_14
tegra_clk_register_pll_out	,	F_21
"pll_c"	,	L_13
TEGRA124_CLK_PLL_D2_OUT0	,	V_95
tegra_init_from_table	,	F_38
tegra_clk_cclk_g	,	V_129
pll_re_lock	,	V_81
PLLU_BASE	,	V_72
TEGRA124_CLK_MC	,	V_41
readl_relaxed	,	F_4
tegra_clk_init	,	F_49
CLK_IGNORE_UNUSED	,	V_61
"pll_re_vco"	,	L_30
PLLM_OUT	,	V_65
pll_e_lock	,	V_43
"pll_u_60M"	,	L_26
UTMIPLL_HW_PWRDN_CFG0	,	V_21
tegra_init_special_resets	,	F_58
"Can't map pmc registers\n"	,	L_38
TEGRA124_CLK_XUSB_SS_DIV2	,	V_32
pll_d_lock	,	V_34
clk_register_gate	,	F_13
UTMIPLL_HW_PWRDN_CFG0_IDDQ_SWCTL	,	V_26
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_28
UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN	,	V_13
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_97
tegra124_reset_assert	,	F_42
TEGRA124_CLK_PLL_C2	,	V_58
tegra_register_devclks	,	F_61
TEGRA124_CLK_PLL_C3	,	V_60
tegra_clk_register_pllss	,	F_31
TEGRA124_CLK_PLL_C4	,	V_90
periph_clk_enb_refcnt	,	V_36
DVFS_DFLL_RESET_SHIFT	,	V_109
TEGRA124_CLK_PLL_M_UD	,	V_67
BIT	,	F_25
"pll_dp"	,	L_33
"pll_m_out1_div"	,	L_21
tegra124_utmi_param_configure	,	F_1
clk_base	,	V_1
TEGRA124_CLK_PLL_U_60M	,	V_74
"pll_c_out1_div"	,	L_15
common_init_table	,	V_104
stable_count	,	V_9
tegra124_clock_assert_dfll_dvco_reset	,	F_40
tegra124_clock_init	,	F_62
"pll_d_out0"	,	L_5
id	,	V_110
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_9
"xusb_ss_src"	,	L_3
val	,	V_49
clk	,	V_30
PLLC_OUT	,	V_52
UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN	,	V_18
tegra_pmc_clk_init	,	F_53
UTMIP_PLL_CFG1_FORCE_PLLU_POWERUP	,	V_19
"pll_c_ud"	,	L_17
TEGRA124_CLK_PLL_U_480M	,	V_73
tegra124_wait_cpu_in_reset	,	F_32
cclkg_divider	,	V_103
__func__	,	V_7
tegra_clk_register_pllre	,	F_28
pll_ref_freq	,	V_82
osc_frequency	,	V_6
TEGRA124_CLK_PLL_M_OUT1	,	V_66
tegra124_132_clock_init_post	,	F_56
tegra_add_of_provider	,	F_59
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP	,	V_25
tegra_clk_pll_x_out0	,	V_133
CLK_SOURCE_EMC	,	V_39
tegra_clk_register_pll	,	F_27
base_reg	,	V_69
CLK_SOURCE_CSITE	,	V_100
clk_register_fixed_factor	,	F_12
tegra124_pll_init	,	F_18
"xusb_ss_div2"	,	L_2
tegra124_init_table	,	V_106
TEGRA124_CLK_DSIA	,	V_37
TEGRA124_CLK_EMC	,	V_124
pll_u_params	,	V_68
active_delay_count	,	V_10
TEGRA124_CLK_DSIB	,	V_38
pll_u_lock	,	V_70
"pll_d2"	,	L_34
"%s: Unexpected oscillator freq %lu\n"	,	L_1
EINVAL	,	V_112
"pll_m"	,	L_20
clk_writel	,	F_55
UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_23
tegra_osc_clk_init	,	F_50
CLK_SET_RATE_PARENT	,	V_54
"pll_ref"	,	L_14
"pll_u_12M"	,	L_28
tegra_clk_apply_init_table	,	V_128
__init	,	T_3
udelay	,	F_10
PLLRE_BASE	,	V_84
"dsia"	,	L_6
TEGRA124_RST_DFLL_DVCO	,	V_111
enable_delay_count	,	V_15
clk_register_divider_table	,	F_29
tegra_clk_register_mc	,	F_15
TEGRA124_CLK_PLL_E	,	V_88
pmc_base	,	V_29
TEGRA124_CLK_PLL_C	,	V_51
TEGRA124_CLK_PLL_D	,	V_78
of_find_matching_node	,	F_47
tegra124_input_freq	,	V_120
utmi_parameters	,	V_4
pll_re_div_table	,	V_85
tegra124_disable_cpu_clock	,	F_34
UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET	,	V_22
pll_a_params	,	V_121
TEGRA124_CLK_PLL_U	,	V_71
u32	,	T_2
pll_d_params	,	V_77
pll_re_vco_params	,	V_80
pll_c4_params	,	V_89
tegra124_clock_apply_init_table	,	F_37
tegra124_reset_deassert	,	F_43
tegra_clk_cclk_lp	,	V_131
TEGRA124_CLK_PLL_M	,	V_64
"pll_u_48M"	,	L_27
TEGRA124_CLK_PLL_RE_VCO	,	V_83
tegra132_clock_apply_init_table	,	F_44
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_17
plld_base	,	V_117
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_11
cclkg_burst	,	V_101
"pll_c2"	,	L_18
cpu	,	V_96
"pll_m_ud"	,	L_23
TEGRA124_CLK_PLL_D_OUT0	,	V_79
tegra124_car_barrier	,	F_39
tegra_clk_register_pllm	,	F_23
tegra124_clks	,	V_46
"Failed to find pmc node\n"	,	L_37
tegra132_clock_init	,	F_63
TEGRA124_CLK_CLK_MAX	,	V_105
tegra124_cpu_clk_sctx	,	V_98
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_6
PLLE_AUX	,	V_42
present	,	V_130
clks	,	V_31
TEGRA124_CLK_PLL_C_OUT1	,	V_55
np	,	V_115
CCLKG_BURST_POLICY	,	V_102
"pll_c3"	,	L_19
TEGRA124_CLK_CML1	,	V_45
TEGRA124_CLK_CML0	,	V_44
tegra_clk_register_divider	,	F_20
devclks	,	V_125
tegra124_cpu_car_ops	,	V_127
osc_freq	,	V_5
tegra_clk_register_pllc	,	F_22
"pll_c_out1"	,	L_16
TEGRA_DIVIDER_ROUND_UP	,	V_53
UTMIPLL_HW_PWRDN_CFG0_SEQ_START_STATE	,	V_24
"dsib"	,	L_7
readl	,	F_24
writel	,	F_26
"emc"	,	L_9
WARN_ON	,	F_48
"pll_c4"	,	L_32
TEGRA124_CAR_BANK_COUNT	,	V_119
tegra_periph_clk_init	,	F_17
TEGRA124_CLK_PLL_RE_OUT	,	V_86
tegra124_clock_deassert_dfll_dvco_reset	,	F_41
"pll_u_480M"	,	L_25
"mc"	,	L_8
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_8
cpu_relax	,	F_33
