
---------- Begin Simulation Statistics ----------
final_tick                                 8003683500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  47033                       # Simulator instruction rate (inst/s)
host_mem_usage                                 811452                       # Number of bytes of host memory used
host_op_rate                                    89237                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   212.62                       # Real time elapsed on the host
host_tick_rate                               37643965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008004                       # Number of seconds simulated
sim_ticks                                  8003683500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11544591                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6981090                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.600737                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.600737                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    476014                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   260380                       # number of floating regfile writes
system.cpu.idleCycles                         1517576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               215756                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2407813                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.438212                       # Inst execution rate
system.cpu.iew.exec_refs                      4689240                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1733929                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  916185                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3195426                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1284                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18872                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1911708                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            24871515                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2955311                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            316591                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23021990                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6260                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                425767                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 186216                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                434960                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3908                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       157518                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          58238                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25701936                       # num instructions consuming a value
system.cpu.iew.wb_count                      22805288                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635064                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16322379                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.424674                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22915354                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32951652                       # number of integer regfile reads
system.cpu.int_regfile_writes                18174737                       # number of integer regfile writes
system.cpu.ipc                               0.624712                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.624712                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            390849      1.67%      1.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17993433     77.10%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14126      0.06%     78.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6516      0.03%     78.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               16840      0.07%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3522      0.02%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                35872      0.15%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   38      0.00%     79.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22439      0.10%     79.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60665      0.26%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3122      0.01%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              15      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              93      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               8      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             18      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2900661     12.43%     91.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1575118      6.75%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          121931      0.52%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         193219      0.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23338581                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  508587                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              986888                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       460413                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             734080                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      314599                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013480                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  246552     78.37%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    738      0.23%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    263      0.08%     78.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   153      0.05%     78.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   65      0.02%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17093      5.43%     84.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19240      6.12%     90.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22813      7.25%     97.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7679      2.44%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               22753744                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           60521523                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22344875                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30039575                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   24866726                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23338581                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4789                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5898401                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             26858                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2795                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6498126                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14489792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.610691                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.218698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7933405     54.75%     54.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1223386      8.44%     63.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1151770      7.95%     71.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1119246      7.72%     78.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              961477      6.64%     85.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              786659      5.43%     90.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              710014      4.90%     95.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              416050      2.87%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              187785      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14489792                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.457990                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            152604                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           207598                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3195426                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1911708                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10140254                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16007368                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          127041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         53956                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       384296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       769907                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            147                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3057363                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2301847                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            216743                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1311476                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1139657                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.898807                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  174635                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                320                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          182149                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              56243                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           125906                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        30489                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         5808881                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            178761                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13628845                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.392129                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.361349                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8361210     61.35%     61.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1459155     10.71%     72.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          751516      5.51%     77.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1095731      8.04%     85.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          437035      3.21%     88.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          244578      1.79%     90.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170685      1.25%     91.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142886      1.05%     92.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          966049      7.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13628845                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        966049                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3970512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3970512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3989083                       # number of overall hits
system.cpu.dcache.overall_hits::total         3989083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       143665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       144727                       # number of overall misses
system.cpu.dcache.overall_misses::total        144727                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3770995496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3770995496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3770995496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3770995496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4114177                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4114177                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4133810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4133810                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034919                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034919                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035011                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035011                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26248.533018                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26248.533018                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26055.922502                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26055.922502                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48086                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           85                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.169521                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64592                       # number of writebacks
system.cpu.dcache.writebacks::total             64592                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54450                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54450                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54450                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89824                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89824                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2179690996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2179690996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2204792996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2204792996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021685                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021685                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021729                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021729                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24431.889211                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24431.889211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24545.700436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24545.700436                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89152                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2583895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2583895                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121111                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2815793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2815793000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2705006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2705006                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044773                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23249.688302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23249.688302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53612                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67499                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1258862500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1258862500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18650.091112                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18650.091112                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22554                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    955202496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    955202496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016005                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42351.799947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42351.799947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          838                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          838                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21716                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    920828496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    920828496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015410                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42403.227850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42403.227850                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18571                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18571                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1062                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1062                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19633                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19633                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054093                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054093                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25102000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25102000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41218.390805                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41218.390805                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.928618                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4079056                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.492684                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.928618                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995954                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8357284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8357284                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7486010                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2666424                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3944048                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                207094                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 186216                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1135629                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 40123                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26361465                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                174222                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2954097                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1734309                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         13327                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1907                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7870886                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14445692                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3057363                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1370535                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6377412                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  451472                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1837                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         13718                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          189                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2290951                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                121078                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14489792                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.898434                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.129558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10039104     69.28%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   225258      1.55%     70.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   272644      1.88%     72.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   288432      1.99%     74.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   392608      2.71%     77.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   348438      2.40%     79.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   273014      1.88%     81.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   280985      1.94%     83.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2369309     16.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14489792                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.190997                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.902440                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1974768                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1974768                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1974768                       # number of overall hits
system.cpu.icache.overall_hits::total         1974768                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       316181                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         316181                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       316181                       # number of overall misses
system.cpu.icache.overall_misses::total        316181                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4943202995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4943202995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4943202995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4943202995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2290949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2290949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2290949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2290949                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.138013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.138013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.138013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.138013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15634.092482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15634.092482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15634.092482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15634.092482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4380                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               136                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.205882                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       295132                       # number of writebacks
system.cpu.icache.writebacks::total            295132                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        20382                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        20382                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        20382                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        20382                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       295799                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       295799                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       295799                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       295799                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4374596997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4374596997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4374596997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4374596997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.129116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.129116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.129116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.129116                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14789.086498                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14789.086498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14789.086498                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14789.086498                       # average overall mshr miss latency
system.cpu.icache.replacements                 295132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1974768                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1974768                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       316181                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        316181                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4943202995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4943202995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2290949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2290949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.138013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.138013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15634.092482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15634.092482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        20382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        20382                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       295799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       295799                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4374596997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4374596997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.129116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.129116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14789.086498                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14789.086498                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.352260                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2270566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            295798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.676069                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.352260                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994829                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4877696                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4877696                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2293664                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         33248                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      216247                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  842857                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1596                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3908                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 502642                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6048                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    853                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8003683500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 186216                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7630693                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1564651                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5602                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3987226                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1115404                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               25833531                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13983                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 160118                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16027                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 909667                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            28718295                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    63605467                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 37907482                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    542084                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7258813                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     104                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  92                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    701615                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37391127                       # The number of ROB reads
system.cpu.rob.writes                        50429752                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               282972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71236                       # number of demand (read+write) hits
system.l2.demand_hits::total                   354208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              282972                       # number of overall hits
system.l2.overall_hits::.cpu.data               71236                       # number of overall hits
system.l2.overall_hits::total                  354208                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12646                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18428                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31074                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12646                       # number of overall misses
system.l2.overall_misses::.cpu.data             18428                       # number of overall misses
system.l2.overall_misses::total                 31074                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    931684500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1307990000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2239674500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    931684500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1307990000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2239674500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           295618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               385282                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          295618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              385282                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.042778                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.205523                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080653                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.042778                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.205523                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080653                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73674.244820                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 70978.402431                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72075.513291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73674.244820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 70978.402431                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72075.513291                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10056                       # number of writebacks
system.l2.writebacks::total                     10056                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31074                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31074                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    802698500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1119845750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1922544250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    802698500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1119845750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1922544250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.042778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.205523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080653                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.042778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.205523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080653                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63474.497865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60768.707944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61869.867091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63474.497865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60768.707944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61869.867091                       # average overall mshr miss latency
system.l2.replacements                          22978                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64592                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64592                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64592                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       295044                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           295044                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       295044                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       295044                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  160                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          160                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              160                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10317                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11270                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11270                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    776800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     776800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21587                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.522073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522073                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 68926.353150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68926.353150                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11270                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    661584500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    661584500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.522073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.522073                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58703.149956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58703.149956                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         282972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             282972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    931684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    931684500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       295618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         295618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.042778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042778                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73674.244820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73674.244820                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12646                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    802698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    802698500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.042778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63474.497865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63474.497865                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         60919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60919                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    531190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    531190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        68077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         68077                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.105146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.105146                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74209.276334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74209.276334                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7158                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    458261250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    458261250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.105146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105146                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64020.850796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64020.850796                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7922.804731                       # Cycle average of tags in use
system.l2.tags.total_refs                      769583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31170                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.689862                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.129330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3654.755210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4246.920191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.446137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5326                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6188066                       # Number of tag accesses
system.l2.tags.data_accesses                  6188066                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000722991500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9428                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10056                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31074                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10056                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.99                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10056                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.155116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.303302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.077375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           603     99.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.546205                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.521544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              443     73.10%     73.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.49%     74.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              141     23.27%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      1.98%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1988736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               643584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    248.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8002962500                       # Total gap between requests
system.mem_ctrls.avgGap                     194577.26                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       809344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1176640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       641728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 101121439.897017404437                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 147012310.019505381584                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 80179082.543681278825                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12646                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18428                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10056                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    385379000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    512140500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 182614827000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30474.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27791.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18159787.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       809344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1179392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1988736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       809344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       809344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       643584                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       643584                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12646                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18428                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31074                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10056                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10056                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    101121440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    147356152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        248477592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    101121440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    101121440                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     80410976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        80410976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     80410976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    101121440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    147356152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       328888567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31031                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10027                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2247                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1942                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1949                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1901                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          569                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          647                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          746                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               315688250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             155155000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          897519500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10173.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28923.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23110                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6142                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.25                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   222.600915                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   141.260549                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   255.025250                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5229     44.31%     44.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3318     28.11%     72.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1164      9.86%     82.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          564      4.78%     87.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          411      3.48%     90.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          222      1.88%     92.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          189      1.60%     94.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           93      0.79%     94.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          612      5.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11802                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1985984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             641728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              248.133750                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               80.179083                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               71.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42390180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22519530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115196760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25035120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2189337510                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1229761920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4255476300                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.689728                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3175114000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    267020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4561549500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41904660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22269060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106364580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27305820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 631235280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2314083150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1124712960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4267875510                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   533.238916                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2901389500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    267020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4835274000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19804                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10056                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12826                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11270                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11270                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19804                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85030                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85030                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85030                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2632320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2632320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2632320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31074                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31074    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31074                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23545000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38842500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            363875                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       295132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37482                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             160                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            160                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21587                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        295799                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        68077                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       886548                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       268800                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1155348                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     37807936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9872384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               47680320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23159                       # Total snoops (count)
system.tol2bus.snoopTraffic                    655168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           408601                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002487                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049803                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 407585     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1016      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             408601                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8003683500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          744677500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         443793806                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134637876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
