#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Sep 14 19:49:52 2023
# Process ID: 3148
# Current directory: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main
# Command line: vivado.exe -mode batch -source E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl
# Log file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main/vivado.log
# Journal file: E:/RFSoC/GIT/Vivado_prj_manager/Verilog_main\vivado.jou
#-----------------------------------------------------------
source {E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_01\RFSoC_Main_output\RFSoC_Main.tcl}
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd}
connect_bd_net [get_bd_pins AXI_Buffer_0/s_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins AXI_Buffer_0/m_axi_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins AXI_Buffer_0/s_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins AXI_Buffer_0/m_axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.Axiclk_Freq {250}] [get_bd_cells usp_rf_data_converter_0]
endgroup
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs AXI_Buffer_0/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_0/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_1/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_2/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_3/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_4/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_5/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_6/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs DAC_Controller_7/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs TimeController_0/s_axi/reg0] -force
assign_bd_address -target_address_space /AXI_Buffer_0/m_axi [get_bd_addr_segs usp_rf_data_converter_0/s_axi/Reg] -force
validate_bd_design
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.srcs/sources_1/bd/RFSoC_Main_blk/RFSoC_Main_blk.bd] -top
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_01/RFSoC_Main_output/RFSoC_Main/RFSoC_Main.gen/sources_1/bd/RFSoC_Main_blk/hdl/RFSoC_Main_blk_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
