
*** Running vivado
    with args -log sine_wave_mem.vds -m64 -mode batch -messageDb vivado.pb -notrace -source sine_wave_mem.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source sine_wave_mem.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /software/xilinx-2015/Vivado/2015.4/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/Documents/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/software/xilinx-2015/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'sine_wave_mem' generated file not found '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sine_wave_mem' generated file not found '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sine_wave_mem' generated file not found '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sine_wave_mem' generated file not found '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'sine_wave_mem' generated file not found '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top sine_wave_mem -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2017.02' and will expire in -640 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1081.297 ; gain = 148.926 ; free physical = 9231 ; free virtual = 16914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sine_wave_mem' [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/synth/sine_wave_mem.vhd:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2880 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: sine_wave_mem.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_9' declared at '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:140' bound to instance 'U0' of component 'dist_mem_gen_v8_0_9' [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/synth/sine_wave_mem.vhd:137]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_9' [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:196]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2880 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: sine_wave_mem.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_v8_0_9_synth' [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2877]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 2880 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: sine_wave_mem.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 12 - type: integer 
	Parameter c_depth bound to: 2880 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: sine_wave_mem.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_has_i_ce bound to: 0 - type: integer 
	Parameter c_qualify_we bound to: 0 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_pipeline_stages bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_has_qdpo_clk bound to: 0 - type: integer 
	Parameter c_has_qdpo_ce bound to: 0 - type: integer 
	Parameter c_has_qdpo_rst bound to: 0 - type: integer 
	Parameter c_has_qdpo_srst bound to: 0 - type: integer 
	Parameter c_has_dpra bound to: 1 - type: integer 
	Parameter c_reg_dpra_input bound to: 0 - type: integer 
	Parameter c_has_dpo bound to: 1 - type: integer 
	Parameter c_has_qdpo bound to: 0 - type: integer 
	Parameter c_qce_joined bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'dpram' declared at '/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1483' bound to instance 'dpram_inst' of component 'dpram' [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2966]
INFO: [Synth 8-638] synthesizing module 'dpram' [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1532]
	Parameter c_addr_width bound to: 12 - type: integer 
	Parameter c_depth bound to: 2880 - type: integer 
	Parameter c_width bound to: 8 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: sine_wave_mem.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_has_i_ce bound to: 0 - type: integer 
	Parameter c_qualify_we bound to: 0 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_pipeline_stages bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_has_qdpo_clk bound to: 0 - type: integer 
	Parameter c_has_qdpo_ce bound to: 0 - type: integer 
	Parameter c_has_qdpo_rst bound to: 0 - type: integer 
	Parameter c_has_qdpo_srst bound to: 0 - type: integer 
	Parameter c_has_dpra bound to: 1 - type: integer 
	Parameter c_reg_dpra_input bound to: 0 - type: integer 
	Parameter c_has_dpo bound to: 1 - type: integer 
	Parameter c_has_qdpo bound to: 0 - type: integer 
	Parameter c_qce_joined bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1655]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1659]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1741]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1744]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "pipe_distributed" *) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1746]
WARNING: [Synth 8-3848] Net qspo in module/entity dpram does not have driver. [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1523]
WARNING: [Synth 8-3848] Net qdpo in module/entity dpram does not have driver. [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1529]
INFO: [Synth 8-256] done synthesizing module 'dpram' (1#1) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:1532]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3064]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3070]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3075]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3081]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3087]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3092]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3097]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3102]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3110]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3115]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3123]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3128]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3136]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3144]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3152]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3157]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3162]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3167]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3175]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3180]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3189]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3194]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3199]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3204]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3209]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_9_synth' (2#1) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:2877]
WARNING: [Synth 8-3848] Net vcc in module/entity dist_mem_gen_v8_0_9 does not have driver. [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:225]
WARNING: [Synth 8-3848] Net gnd in module/entity dist_mem_gen_v8_0_9 does not have driver. [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:223]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_v8_0_9' (3#1) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:196]
INFO: [Synth 8-256] done synthesizing module 'sine_wave_mem' (4#1) [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/synth/sine_wave_mem.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1349.672 ; gain = 417.301 ; free physical = 8983 ; free virtual = 16667
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :i_ce to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_ce to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_ce to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_clk to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_rst to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_rst to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qspo_srst to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
WARNING: [Synth 8-3295] tying undriven pin \synth_options.dist_mem_inst :qdpo_srst to constant 0 [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/dist_mem_gen_v8_0_9/hdl/dist_mem_gen_v8_0.vhd:232]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1349.672 ; gain = 417.301 ; free physical = 8983 ; free virtual = 16667
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.runs/sine_wave_mem_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.runs/sine_wave_mem_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1430.672 ; gain = 0.000 ; free physical = 8983 ; free virtual = 16667
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 657467 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8980 ; free virtual = 16664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8980 ; free virtual = 16664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8980 ; free virtual = 16664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8980 ; free virtual = 16664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dpram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8980 ; free virtual = 16664
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8981 ; free virtual = 16665
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.680 ; gain = 498.309 ; free physical = 8981 ; free virtual = 16665

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+--------------+-----------------------------------------------------------+----------------+----------------------+---------------------------------+------------------------------------------+
|Module Name   | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives                      | Hierarchical Name                        | 
+--------------+-----------------------------------------------------------+----------------+----------------------+---------------------------------+------------------------------------------+
|sine_wave_mem | synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg | User Attribute | 4 K x 8              | RAM64X1D x 8  RAM128X1D x 176   | sine_wave_mem/dist_mem_gen_v8_0_9/ram__2 | 
+--------------+-----------------------------------------------------------+----------------+----------------------+---------------------------------+------------------------------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.688 ; gain = 498.316 ; free physical = 8966 ; free virtual = 16650
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 1430.688 ; gain = 498.316 ; free physical = 8966 ; free virtual = 16650

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1430.688 ; gain = 498.316 ; free physical = 8927 ; free virtual = 16611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1431.672 ; gain = 499.301 ; free physical = 8926 ; free virtual = 16610
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT4      |     2|
|2     |LUT5      |    16|
|3     |LUT6      |   118|
|4     |MUXF7     |    48|
|5     |RAM128X1D |   176|
|6     |RAM64X1D  |     8|
|7     |FDRE      |    16|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------+------+
|      |Instance                          |Module                    |Cells |
+------+----------------------------------+--------------------------+------+
|1     |top                               |                          |   384|
|2     |  U0                              |dist_mem_gen_v8_0_9       |   384|
|3     |    \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_9_synth |   384|
|4     |      \gen_dp_ram.dpram_inst      |dpram                     |   384|
+------+----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8905 ; free virtual = 16589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1452.703 ; gain = 347.414 ; free physical = 8923 ; free virtual = 16607
Synthesis Optimization Complete : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 1452.703 ; gain = 520.332 ; free physical = 8923 ; free virtual = 16607
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/kristbp2/cs296-33fa18-secret/Our project/Our project.srcs/sources_1/ip/sine_wave_mem/sine_wave_mem_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 184 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 176 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1452.711 ; gain = 449.000 ; free physical = 8923 ; free virtual = 16607
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1460.715 ; gain = 0.000 ; free physical = 8923 ; free virtual = 16607
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 19:02:02 2018...
