<stg><name>AXI_UART_DRIVER</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="79">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="1" to="28">
<condition id="80">
<or_exp><and_exp><literal name="firstSample_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="2" to="3">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="3" to="4">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="10" to="11">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="12">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="12" to="13">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="13" to="14">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="14" to="15">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="15" to="16">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="16" to="17">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="17" to="18">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="18" to="19">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="19" to="20">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="20" to="21">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="21" to="22">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="22" to="23">
<condition id="102">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="22" to="28">
<condition id="103">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="23" to="24">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="24" to="25">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="25" to="26">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="26" to="27">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="27" to="28">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="28" to="29">
<condition id="110">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="28" to="54">
<condition id="111">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="29" to="30">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="30" to="31">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="31" to="32">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="32" to="33">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="33" to="34">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="34" to="35">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="35" to="36">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="36" to="37">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="37" to="38">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="38" to="39">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="39" to="40">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="40" to="41">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="41" to="42">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="42" to="43">
<condition id="126">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="42" to="54">
<condition id="127">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="43" to="44">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="44" to="45">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="45" to="46">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="46" to="47">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="47" to="48">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="48" to="49">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="49" to="50">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="50" to="51">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="51" to="52">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="52" to="53">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="53" to="54">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="54" to="55">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="55" to="55">
<condition id="143">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %UART), !map !37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %SBUS_data) nounwind, !map !43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %SBUS_data_addr = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="SBUS_data_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
:3  %dummy = alloca i8, align 1

]]></Node>
<StgValue><ssdm name="dummy"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @AXI_UART_DRIVER_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i32* %UART, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [5 x i8]* @p_str4, [4 x i8]* @p_str5, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %SBUS_data, [10 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 4096, [5 x i8]* @p_str6, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %SBUS_data, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1">
<![CDATA[
:10  %firstSample_load = load i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name="firstSample_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %firstSample_load, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %UART_addr = getelementptr i32* %UART, i64 1031

]]></Node>
<StgValue><ssdm name="UART_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_req"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="70" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr, i32 69, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %UART_addr_1 = getelementptr i32* %UART, i64 1027

]]></Node>
<StgValue><ssdm name="UART_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %UART_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_1, i32 128, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:8  %UART_addr_2 = getelementptr i32* %UART, i64 1024

]]></Node>
<StgValue><ssdm name="UART_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  %UART_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_2_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="77" st_id="4" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:10  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_2, i32 63, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %UART_addr_3 = getelementptr i32* %UART, i64 1025

]]></Node>
<StgValue><ssdm name="UART_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %UART_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_3_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:14  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_3, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %UART_addr_1_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_req4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:17  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_1, i32 31, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19  %UART_addr_4 = getelementptr i32* %UART, i64 1026

]]></Node>
<StgValue><ssdm name="UART_addr_4"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_4_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:21  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_4, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %UART_addr_3_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_3_req6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %UART_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:24  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_3, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="107" st_id="9" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:11  %UART_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_2)

]]></Node>
<StgValue><ssdm name="UART_addr_2_resp"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %UART_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="116" st_id="11" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_1_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_1)

]]></Node>
<StgValue><ssdm name="UART_addr_1_resp5"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:22  %UART_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_4)

]]></Node>
<StgValue><ssdm name="UART_addr_4_resp"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="121" st_id="13" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %UART_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_3)

]]></Node>
<StgValue><ssdm name="UART_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="123" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="124" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="125" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="126" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="127" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %UART_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="129" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %UART_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_read"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
:28  %temp = trunc i32 %UART_addr_read to i8

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="131" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:29  %tmp = icmp eq i8 %temp, 69

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:30  br i1 %tmp, label %2, label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @calibrationSuccess, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %UART_addr_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_req2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="135" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr, i32 0, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="136" st_id="24" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp3"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="137" st_id="25" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="138" st_id="26" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp3"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="139" st_id="27" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp3"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="140" st_id="28" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %UART_addr_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr)

]]></Node>
<StgValue><ssdm name="UART_addr_resp3"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1:0  store i1 false, i1* @firstSample, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="firstSample_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge:0  %calibrationSuccess_l = load i1* @calibrationSuccess, align 1

]]></Node>
<StgValue><ssdm name="calibrationSuccess_l"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %calibrationSuccess_l, label %3, label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:15  %UART_addr_5 = getelementptr i32* %UART, i64 1024

]]></Node>
<StgValue><ssdm name="UART_addr_5"/></StgValue>
</operation>

<operation id="147" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %UART_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_5_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="148" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:17  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_5, i32 69, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="149" st_id="30" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="150" st_id="31" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="151" st_id="32" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="152" st_id="33" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="153" st_id="34" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:18  %UART_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="154" st_id="35" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:0  store i32 17, i32* %SBUS_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19  %UART_addr_6 = getelementptr i32* %UART, i64 1029

]]></Node>
<StgValue><ssdm name="UART_addr_6"/></StgValue>
</operation>

<operation id="156" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="157" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %SBUS_data_addr_1 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="36" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:2  store i32 34, i32* %SBUS_data_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="160" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %SBUS_data_addr_2 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_2"/></StgValue>
</operation>

<operation id="161" st_id="37" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:4  store i32 51, i32* %SBUS_data_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="163" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %SBUS_data_addr_3 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_3"/></StgValue>
</operation>

<operation id="164" st_id="38" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:6  store i32 68, i32* %SBUS_data_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="166" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %SBUS_data_addr_4 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_4"/></StgValue>
</operation>

<operation id="167" st_id="39" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:8  store i32 85, i32* %SBUS_data_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="169" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %SBUS_data_addr_5 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_5"/></StgValue>
</operation>

<operation id="170" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:10  store i32 102, i32* %SBUS_data_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="172" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SBUS_data_addr_6 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_6"/></StgValue>
</operation>

<operation id="173" st_id="41" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:12  store i32 119, i32* %SBUS_data_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  %UART_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_1_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="175" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %SBUS_data_addr_7 = getelementptr [4096 x i32]* %SBUS_data, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="SBUS_data_addr_7"/></StgValue>
</operation>

<operation id="176" st_id="42" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:14  store i32 136, i32* %SBUS_data_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %UART_addr_6_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr_6)

]]></Node>
<StgValue><ssdm name="UART_addr_6_read"/></StgValue>
</operation>

<operation id="178" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32">
<![CDATA[
:22  %tmp_2 = trunc i32 %UART_addr_6_read to i1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="179" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:23  br i1 %tmp_2, label %4, label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="181" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="182" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="183" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="184" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="185" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="186" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %UART_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %UART_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="UART_load_2_req"/></StgValue>
</operation>

<operation id="187" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %UART_addr_7 = getelementptr i32* %UART, i64 1031

]]></Node>
<StgValue><ssdm name="UART_addr_7"/></StgValue>
</operation>

<operation id="188" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %UART_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %UART_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="UART_addr_7_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="189" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %UART_addr_5_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %UART_addr_5)

]]></Node>
<StgValue><ssdm name="UART_addr_5_read"/></StgValue>
</operation>

<operation id="190" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %UART_addr_7, i32 1, i4 -1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="191" st_id="50" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:2  store i32 %UART_addr_5_read, i32* %SBUS_data_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="50" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %UART_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_7)

]]></Node>
<StgValue><ssdm name="UART_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="193" st_id="51" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %UART_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_7)

]]></Node>
<StgValue><ssdm name="UART_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="194" st_id="52" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %UART_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_7)

]]></Node>
<StgValue><ssdm name="UART_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="195" st_id="53" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %UART_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_7)

]]></Node>
<StgValue><ssdm name="UART_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="196" st_id="54" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %UART_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %UART_addr_7)

]]></Node>
<StgValue><ssdm name="UART_addr_7_resp"/></StgValue>
</operation>

<operation id="197" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="calibrationSuccess_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:0  br label %._crit_edge2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2:0  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([42 x i8]* @delay_until_ms_MD_5u) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="200" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="202" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %p_014_0_i = phi i19 [ 0, %._crit_edge2 ], [ %ctr_V, %6 ]

]]></Node>
<StgValue><ssdm name="p_014_0_i"/></StgValue>
</operation>

<operation id="203" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %tmp_4 = icmp eq i19 %p_014_0_i, -24288

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="204" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 500000, i64 500000, i64 500000) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="205" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %ctr_V = add i19 %p_014_0_i, 1

]]></Node>
<StgValue><ssdm name="ctr_V"/></StgValue>
</operation>

<operation id="206" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_4, label %"delay_until_ms<5ull, 100000000ull>.exit", label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
:0  %dummy_1 = load volatile i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name="dummy_1"/></StgValue>
</operation>

<operation id="208" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  store volatile i8 %dummy_1, i8* %dummy, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
delay_until_ms<5ull, 100000000ull>.exit:0  %rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([42 x i8]* @delay_until_ms_MD_5u, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="211" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0">
<![CDATA[
delay_until_ms<5ull, 100000000ull>.exit:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="275" name="UART" dir="2" iftype="4">
<core>NULL</core><StgValue><ssdm name="UART"/></StgValue>
</port>
<port id="276" name="SBUS_data" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="SBUS_data"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="277" name="firstSample" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="firstSample"/></StgValue>
</port>
<port id="278" name="calibrationSuccess" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="calibrationSuccess"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="280" from="_ssdm_op_SpecBitsMap" to="StgValue_56" fromId="279" toId="56">
</dataflow>
<dataflow id="281" from="UART" to="StgValue_56" fromId="275" toId="56">
</dataflow>
<dataflow id="282" from="_ssdm_op_SpecBitsMap" to="StgValue_57" fromId="279" toId="57">
</dataflow>
<dataflow id="283" from="SBUS_data" to="StgValue_57" fromId="276" toId="57">
</dataflow>
<dataflow id="284" from="SBUS_data" to="SBUS_data_addr" fromId="276" toId="58">
</dataflow>
<dataflow id="286" from="StgValue_285" to="SBUS_data_addr" fromId="285" toId="58">
</dataflow>
<dataflow id="287" from="StgValue_285" to="SBUS_data_addr" fromId="285" toId="58">
</dataflow>
<dataflow id="289" from="StgValue_288" to="dummy" fromId="288" toId="59">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecTopModule" to="StgValue_60" fromId="290" toId="60">
</dataflow>
<dataflow id="293" from="AXI_UART_DRIVER_str" to="StgValue_60" fromId="292" toId="60">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecInterface" to="StgValue_61" fromId="294" toId="61">
</dataflow>
<dataflow id="297" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="299" from="p_str1" to="StgValue_61" fromId="298" toId="61">
</dataflow>
<dataflow id="300" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="301" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="303" from="p_str" to="StgValue_61" fromId="302" toId="61">
</dataflow>
<dataflow id="304" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="305" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="307" from="p_str2" to="StgValue_61" fromId="306" toId="61">
</dataflow>
<dataflow id="308" from="p_str" to="StgValue_61" fromId="302" toId="61">
</dataflow>
<dataflow id="309" from="p_str" to="StgValue_61" fromId="302" toId="61">
</dataflow>
<dataflow id="310" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="311" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="312" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="313" from="StgValue_296" to="StgValue_61" fromId="296" toId="61">
</dataflow>
<dataflow id="314" from="p_str" to="StgValue_61" fromId="302" toId="61">
</dataflow>
<dataflow id="315" from="p_str" to="StgValue_61" fromId="302" toId="61">
</dataflow>
<dataflow id="316" from="_ssdm_op_SpecInterface" to="StgValue_62" fromId="294" toId="62">
</dataflow>
<dataflow id="317" from="UART" to="StgValue_62" fromId="275" toId="62">
</dataflow>
<dataflow id="319" from="p_str3" to="StgValue_62" fromId="318" toId="62">
</dataflow>
<dataflow id="320" from="StgValue_296" to="StgValue_62" fromId="296" toId="62">
</dataflow>
<dataflow id="321" from="StgValue_296" to="StgValue_62" fromId="296" toId="62">
</dataflow>
<dataflow id="322" from="p_str" to="StgValue_62" fromId="302" toId="62">
</dataflow>
<dataflow id="323" from="StgValue_296" to="StgValue_62" fromId="296" toId="62">
</dataflow>
<dataflow id="325" from="StgValue_324" to="StgValue_62" fromId="324" toId="62">
</dataflow>
<dataflow id="327" from="p_str4" to="StgValue_62" fromId="326" toId="62">
</dataflow>
<dataflow id="329" from="p_str5" to="StgValue_62" fromId="328" toId="62">
</dataflow>
<dataflow id="330" from="p_str" to="StgValue_62" fromId="302" toId="62">
</dataflow>
<dataflow id="332" from="StgValue_331" to="StgValue_62" fromId="331" toId="62">
</dataflow>
<dataflow id="333" from="StgValue_331" to="StgValue_62" fromId="331" toId="62">
</dataflow>
<dataflow id="334" from="StgValue_331" to="StgValue_62" fromId="331" toId="62">
</dataflow>
<dataflow id="335" from="StgValue_331" to="StgValue_62" fromId="331" toId="62">
</dataflow>
<dataflow id="336" from="p_str" to="StgValue_62" fromId="302" toId="62">
</dataflow>
<dataflow id="337" from="p_str" to="StgValue_62" fromId="302" toId="62">
</dataflow>
<dataflow id="338" from="_ssdm_op_SpecInterface" to="StgValue_63" fromId="294" toId="63">
</dataflow>
<dataflow id="339" from="SBUS_data" to="StgValue_63" fromId="276" toId="63">
</dataflow>
<dataflow id="340" from="p_str1" to="StgValue_63" fromId="298" toId="63">
</dataflow>
<dataflow id="341" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="342" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="343" from="p_str" to="StgValue_63" fromId="302" toId="63">
</dataflow>
<dataflow id="344" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="345" from="StgValue_324" to="StgValue_63" fromId="324" toId="63">
</dataflow>
<dataflow id="347" from="p_str6" to="StgValue_63" fromId="346" toId="63">
</dataflow>
<dataflow id="348" from="p_str" to="StgValue_63" fromId="302" toId="63">
</dataflow>
<dataflow id="349" from="p_str" to="StgValue_63" fromId="302" toId="63">
</dataflow>
<dataflow id="350" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="351" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="352" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="353" from="StgValue_296" to="StgValue_63" fromId="296" toId="63">
</dataflow>
<dataflow id="354" from="p_str" to="StgValue_63" fromId="302" toId="63">
</dataflow>
<dataflow id="355" from="p_str" to="StgValue_63" fromId="302" toId="63">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecMemCore" to="StgValue_64" fromId="356" toId="64">
</dataflow>
<dataflow id="358" from="SBUS_data" to="StgValue_64" fromId="276" toId="64">
</dataflow>
<dataflow id="359" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="361" from="p_str7" to="StgValue_64" fromId="360" toId="64">
</dataflow>
<dataflow id="362" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="364" from="StgValue_363" to="StgValue_64" fromId="363" toId="64">
</dataflow>
<dataflow id="365" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="366" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="367" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="368" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="369" from="p_str" to="StgValue_64" fromId="302" toId="64">
</dataflow>
<dataflow id="371" from="_ssdm_op_SpecReset" to="StgValue_65" fromId="370" toId="65">
</dataflow>
<dataflow id="372" from="firstSample" to="StgValue_65" fromId="277" toId="65">
</dataflow>
<dataflow id="374" from="StgValue_373" to="StgValue_65" fromId="373" toId="65">
</dataflow>
<dataflow id="375" from="p_str" to="StgValue_65" fromId="302" toId="65">
</dataflow>
<dataflow id="376" from="firstSample" to="firstSample_load" fromId="277" toId="66">
</dataflow>
<dataflow id="377" from="firstSample_load" to="StgValue_67" fromId="66" toId="67">
</dataflow>
<dataflow id="378" from="UART" to="UART_addr" fromId="275" toId="68">
</dataflow>
<dataflow id="380" from="StgValue_379" to="UART_addr" fromId="379" toId="68">
</dataflow>
<dataflow id="382" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_req" fromId="381" toId="69">
</dataflow>
<dataflow id="383" from="UART_addr" to="UART_addr_req" fromId="68" toId="69">
</dataflow>
<dataflow id="384" from="StgValue_373" to="UART_addr_req" fromId="373" toId="69">
</dataflow>
<dataflow id="386" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_70" fromId="385" toId="70">
</dataflow>
<dataflow id="387" from="UART_addr" to="StgValue_70" fromId="68" toId="70">
</dataflow>
<dataflow id="389" from="StgValue_388" to="StgValue_70" fromId="388" toId="70">
</dataflow>
<dataflow id="391" from="StgValue_390" to="StgValue_70" fromId="390" toId="70">
</dataflow>
<dataflow id="392" from="UART" to="UART_addr_1" fromId="275" toId="71">
</dataflow>
<dataflow id="394" from="StgValue_393" to="UART_addr_1" fromId="393" toId="71">
</dataflow>
<dataflow id="395" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_1_req" fromId="381" toId="72">
</dataflow>
<dataflow id="396" from="UART_addr_1" to="UART_addr_1_req" fromId="71" toId="72">
</dataflow>
<dataflow id="397" from="StgValue_373" to="UART_addr_1_req" fromId="373" toId="72">
</dataflow>
<dataflow id="399" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="398" toId="73">
</dataflow>
<dataflow id="400" from="UART_addr" to="UART_addr_resp" fromId="68" toId="73">
</dataflow>
<dataflow id="401" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_74" fromId="385" toId="74">
</dataflow>
<dataflow id="402" from="UART_addr_1" to="StgValue_74" fromId="71" toId="74">
</dataflow>
<dataflow id="404" from="StgValue_403" to="StgValue_74" fromId="403" toId="74">
</dataflow>
<dataflow id="405" from="StgValue_390" to="StgValue_74" fromId="390" toId="74">
</dataflow>
<dataflow id="406" from="UART" to="UART_addr_2" fromId="275" toId="75">
</dataflow>
<dataflow id="408" from="StgValue_407" to="UART_addr_2" fromId="407" toId="75">
</dataflow>
<dataflow id="409" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_2_req" fromId="381" toId="76">
</dataflow>
<dataflow id="410" from="UART_addr_2" to="UART_addr_2_req" fromId="75" toId="76">
</dataflow>
<dataflow id="411" from="StgValue_373" to="UART_addr_2_req" fromId="373" toId="76">
</dataflow>
<dataflow id="412" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="398" toId="77">
</dataflow>
<dataflow id="413" from="UART_addr" to="UART_addr_resp" fromId="68" toId="77">
</dataflow>
<dataflow id="414" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="398" toId="78">
</dataflow>
<dataflow id="415" from="UART_addr_1" to="UART_addr_1_resp" fromId="71" toId="78">
</dataflow>
<dataflow id="416" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_79" fromId="385" toId="79">
</dataflow>
<dataflow id="417" from="UART_addr_2" to="StgValue_79" fromId="75" toId="79">
</dataflow>
<dataflow id="419" from="StgValue_418" to="StgValue_79" fromId="418" toId="79">
</dataflow>
<dataflow id="420" from="StgValue_390" to="StgValue_79" fromId="390" toId="79">
</dataflow>
<dataflow id="421" from="UART" to="UART_addr_3" fromId="275" toId="80">
</dataflow>
<dataflow id="423" from="StgValue_422" to="UART_addr_3" fromId="422" toId="80">
</dataflow>
<dataflow id="424" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_3_req" fromId="381" toId="81">
</dataflow>
<dataflow id="425" from="UART_addr_3" to="UART_addr_3_req" fromId="80" toId="81">
</dataflow>
<dataflow id="426" from="StgValue_373" to="UART_addr_3_req" fromId="373" toId="81">
</dataflow>
<dataflow id="427" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="398" toId="82">
</dataflow>
<dataflow id="428" from="UART_addr" to="UART_addr_resp" fromId="68" toId="82">
</dataflow>
<dataflow id="429" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="398" toId="83">
</dataflow>
<dataflow id="430" from="UART_addr_1" to="UART_addr_1_resp" fromId="71" toId="83">
</dataflow>
<dataflow id="431" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="398" toId="84">
</dataflow>
<dataflow id="432" from="UART_addr_2" to="UART_addr_2_resp" fromId="75" toId="84">
</dataflow>
<dataflow id="433" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_85" fromId="385" toId="85">
</dataflow>
<dataflow id="434" from="UART_addr_3" to="StgValue_85" fromId="80" toId="85">
</dataflow>
<dataflow id="435" from="StgValue_296" to="StgValue_85" fromId="296" toId="85">
</dataflow>
<dataflow id="436" from="StgValue_390" to="StgValue_85" fromId="390" toId="85">
</dataflow>
<dataflow id="437" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_1_req4" fromId="381" toId="86">
</dataflow>
<dataflow id="438" from="UART_addr_1" to="UART_addr_1_req4" fromId="71" toId="86">
</dataflow>
<dataflow id="439" from="StgValue_373" to="UART_addr_1_req4" fromId="373" toId="86">
</dataflow>
<dataflow id="440" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="398" toId="87">
</dataflow>
<dataflow id="441" from="UART_addr" to="UART_addr_resp" fromId="68" toId="87">
</dataflow>
<dataflow id="442" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="398" toId="88">
</dataflow>
<dataflow id="443" from="UART_addr_1" to="UART_addr_1_resp" fromId="71" toId="88">
</dataflow>
<dataflow id="444" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="398" toId="89">
</dataflow>
<dataflow id="445" from="UART_addr_2" to="UART_addr_2_resp" fromId="75" toId="89">
</dataflow>
<dataflow id="446" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="398" toId="90">
</dataflow>
<dataflow id="447" from="UART_addr_3" to="UART_addr_3_resp" fromId="80" toId="90">
</dataflow>
<dataflow id="448" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_91" fromId="385" toId="91">
</dataflow>
<dataflow id="449" from="UART_addr_1" to="StgValue_91" fromId="71" toId="91">
</dataflow>
<dataflow id="451" from="StgValue_450" to="StgValue_91" fromId="450" toId="91">
</dataflow>
<dataflow id="452" from="StgValue_390" to="StgValue_91" fromId="390" toId="91">
</dataflow>
<dataflow id="453" from="UART" to="UART_addr_4" fromId="275" toId="92">
</dataflow>
<dataflow id="455" from="StgValue_454" to="UART_addr_4" fromId="454" toId="92">
</dataflow>
<dataflow id="456" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_4_req" fromId="381" toId="93">
</dataflow>
<dataflow id="457" from="UART_addr_4" to="UART_addr_4_req" fromId="92" toId="93">
</dataflow>
<dataflow id="458" from="StgValue_373" to="UART_addr_4_req" fromId="373" toId="93">
</dataflow>
<dataflow id="459" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp" fromId="398" toId="94">
</dataflow>
<dataflow id="460" from="UART_addr" to="UART_addr_resp" fromId="68" toId="94">
</dataflow>
<dataflow id="461" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="398" toId="95">
</dataflow>
<dataflow id="462" from="UART_addr_1" to="UART_addr_1_resp" fromId="71" toId="95">
</dataflow>
<dataflow id="463" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="398" toId="96">
</dataflow>
<dataflow id="464" from="UART_addr_2" to="UART_addr_2_resp" fromId="75" toId="96">
</dataflow>
<dataflow id="465" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="398" toId="97">
</dataflow>
<dataflow id="466" from="UART_addr_3" to="UART_addr_3_resp" fromId="80" toId="97">
</dataflow>
<dataflow id="467" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="398" toId="98">
</dataflow>
<dataflow id="468" from="UART_addr_1" to="UART_addr_1_resp5" fromId="71" toId="98">
</dataflow>
<dataflow id="469" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_99" fromId="385" toId="99">
</dataflow>
<dataflow id="470" from="UART_addr_4" to="StgValue_99" fromId="92" toId="99">
</dataflow>
<dataflow id="471" from="StgValue_373" to="StgValue_99" fromId="373" toId="99">
</dataflow>
<dataflow id="472" from="StgValue_390" to="StgValue_99" fromId="390" toId="99">
</dataflow>
<dataflow id="473" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_3_req6" fromId="381" toId="100">
</dataflow>
<dataflow id="474" from="UART_addr_3" to="UART_addr_3_req6" fromId="80" toId="100">
</dataflow>
<dataflow id="475" from="StgValue_373" to="UART_addr_3_req6" fromId="373" toId="100">
</dataflow>
<dataflow id="476" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp" fromId="398" toId="101">
</dataflow>
<dataflow id="477" from="UART_addr_1" to="UART_addr_1_resp" fromId="71" toId="101">
</dataflow>
<dataflow id="478" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="398" toId="102">
</dataflow>
<dataflow id="479" from="UART_addr_2" to="UART_addr_2_resp" fromId="75" toId="102">
</dataflow>
<dataflow id="480" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="398" toId="103">
</dataflow>
<dataflow id="481" from="UART_addr_3" to="UART_addr_3_resp" fromId="80" toId="103">
</dataflow>
<dataflow id="482" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="398" toId="104">
</dataflow>
<dataflow id="483" from="UART_addr_1" to="UART_addr_1_resp5" fromId="71" toId="104">
</dataflow>
<dataflow id="484" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="398" toId="105">
</dataflow>
<dataflow id="485" from="UART_addr_4" to="UART_addr_4_resp" fromId="92" toId="105">
</dataflow>
<dataflow id="486" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_106" fromId="385" toId="106">
</dataflow>
<dataflow id="487" from="UART_addr_3" to="StgValue_106" fromId="80" toId="106">
</dataflow>
<dataflow id="488" from="StgValue_373" to="StgValue_106" fromId="373" toId="106">
</dataflow>
<dataflow id="489" from="StgValue_390" to="StgValue_106" fromId="390" toId="106">
</dataflow>
<dataflow id="490" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_2_resp" fromId="398" toId="107">
</dataflow>
<dataflow id="491" from="UART_addr_2" to="UART_addr_2_resp" fromId="75" toId="107">
</dataflow>
<dataflow id="492" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="398" toId="108">
</dataflow>
<dataflow id="493" from="UART_addr_3" to="UART_addr_3_resp" fromId="80" toId="108">
</dataflow>
<dataflow id="494" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="398" toId="109">
</dataflow>
<dataflow id="495" from="UART_addr_1" to="UART_addr_1_resp5" fromId="71" toId="109">
</dataflow>
<dataflow id="496" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="398" toId="110">
</dataflow>
<dataflow id="497" from="UART_addr_4" to="UART_addr_4_resp" fromId="92" toId="110">
</dataflow>
<dataflow id="498" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="398" toId="111">
</dataflow>
<dataflow id="499" from="UART_addr_3" to="UART_addr_3_resp7" fromId="80" toId="111">
</dataflow>
<dataflow id="500" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp" fromId="398" toId="112">
</dataflow>
<dataflow id="501" from="UART_addr_3" to="UART_addr_3_resp" fromId="80" toId="112">
</dataflow>
<dataflow id="502" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="398" toId="113">
</dataflow>
<dataflow id="503" from="UART_addr_1" to="UART_addr_1_resp5" fromId="71" toId="113">
</dataflow>
<dataflow id="504" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="398" toId="114">
</dataflow>
<dataflow id="505" from="UART_addr_4" to="UART_addr_4_resp" fromId="92" toId="114">
</dataflow>
<dataflow id="506" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="398" toId="115">
</dataflow>
<dataflow id="507" from="UART_addr_3" to="UART_addr_3_resp7" fromId="80" toId="115">
</dataflow>
<dataflow id="508" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_1_resp5" fromId="398" toId="116">
</dataflow>
<dataflow id="509" from="UART_addr_1" to="UART_addr_1_resp5" fromId="71" toId="116">
</dataflow>
<dataflow id="510" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="398" toId="117">
</dataflow>
<dataflow id="511" from="UART_addr_4" to="UART_addr_4_resp" fromId="92" toId="117">
</dataflow>
<dataflow id="512" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="398" toId="118">
</dataflow>
<dataflow id="513" from="UART_addr_3" to="UART_addr_3_resp7" fromId="80" toId="118">
</dataflow>
<dataflow id="514" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_4_resp" fromId="398" toId="119">
</dataflow>
<dataflow id="515" from="UART_addr_4" to="UART_addr_4_resp" fromId="92" toId="119">
</dataflow>
<dataflow id="516" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="398" toId="120">
</dataflow>
<dataflow id="517" from="UART_addr_3" to="UART_addr_3_resp7" fromId="80" toId="120">
</dataflow>
<dataflow id="518" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_3_resp7" fromId="398" toId="121">
</dataflow>
<dataflow id="519" from="UART_addr_3" to="UART_addr_3_resp7" fromId="80" toId="121">
</dataflow>
<dataflow id="521" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="122">
</dataflow>
<dataflow id="522" from="UART_addr" to="UART_load_req" fromId="68" toId="122">
</dataflow>
<dataflow id="523" from="StgValue_373" to="UART_load_req" fromId="373" toId="122">
</dataflow>
<dataflow id="524" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="123">
</dataflow>
<dataflow id="525" from="UART_addr" to="UART_load_req" fromId="68" toId="123">
</dataflow>
<dataflow id="526" from="StgValue_373" to="UART_load_req" fromId="373" toId="123">
</dataflow>
<dataflow id="527" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="124">
</dataflow>
<dataflow id="528" from="UART_addr" to="UART_load_req" fromId="68" toId="124">
</dataflow>
<dataflow id="529" from="StgValue_373" to="UART_load_req" fromId="373" toId="124">
</dataflow>
<dataflow id="530" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="125">
</dataflow>
<dataflow id="531" from="UART_addr" to="UART_load_req" fromId="68" toId="125">
</dataflow>
<dataflow id="532" from="StgValue_373" to="UART_load_req" fromId="373" toId="125">
</dataflow>
<dataflow id="533" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="126">
</dataflow>
<dataflow id="534" from="UART_addr" to="UART_load_req" fromId="68" toId="126">
</dataflow>
<dataflow id="535" from="StgValue_373" to="UART_load_req" fromId="373" toId="126">
</dataflow>
<dataflow id="536" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="127">
</dataflow>
<dataflow id="537" from="UART_addr" to="UART_load_req" fromId="68" toId="127">
</dataflow>
<dataflow id="538" from="StgValue_373" to="UART_load_req" fromId="373" toId="127">
</dataflow>
<dataflow id="539" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_req" fromId="520" toId="128">
</dataflow>
<dataflow id="540" from="UART_addr" to="UART_load_req" fromId="68" toId="128">
</dataflow>
<dataflow id="541" from="StgValue_373" to="UART_load_req" fromId="373" toId="128">
</dataflow>
<dataflow id="543" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_read" fromId="542" toId="129">
</dataflow>
<dataflow id="544" from="UART_addr" to="UART_addr_read" fromId="68" toId="129">
</dataflow>
<dataflow id="545" from="UART_addr_read" to="temp" fromId="129" toId="130">
</dataflow>
<dataflow id="546" from="temp" to="tmp" fromId="130" toId="131">
</dataflow>
<dataflow id="548" from="StgValue_547" to="tmp" fromId="547" toId="131">
</dataflow>
<dataflow id="549" from="tmp" to="StgValue_132" fromId="131" toId="132">
</dataflow>
<dataflow id="551" from="StgValue_550" to="StgValue_133" fromId="550" toId="133">
</dataflow>
<dataflow id="552" from="calibrationSuccess" to="StgValue_133" fromId="278" toId="133">
</dataflow>
<dataflow id="553" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_req2" fromId="381" toId="134">
</dataflow>
<dataflow id="554" from="UART_addr" to="UART_addr_req2" fromId="68" toId="134">
</dataflow>
<dataflow id="555" from="StgValue_373" to="UART_addr_req2" fromId="373" toId="134">
</dataflow>
<dataflow id="556" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_135" fromId="385" toId="135">
</dataflow>
<dataflow id="557" from="UART_addr" to="StgValue_135" fromId="68" toId="135">
</dataflow>
<dataflow id="558" from="StgValue_296" to="StgValue_135" fromId="296" toId="135">
</dataflow>
<dataflow id="559" from="StgValue_390" to="StgValue_135" fromId="390" toId="135">
</dataflow>
<dataflow id="560" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp3" fromId="398" toId="136">
</dataflow>
<dataflow id="561" from="UART_addr" to="UART_addr_resp3" fromId="68" toId="136">
</dataflow>
<dataflow id="562" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp3" fromId="398" toId="137">
</dataflow>
<dataflow id="563" from="UART_addr" to="UART_addr_resp3" fromId="68" toId="137">
</dataflow>
<dataflow id="564" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp3" fromId="398" toId="138">
</dataflow>
<dataflow id="565" from="UART_addr" to="UART_addr_resp3" fromId="68" toId="138">
</dataflow>
<dataflow id="566" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp3" fromId="398" toId="139">
</dataflow>
<dataflow id="567" from="UART_addr" to="UART_addr_resp3" fromId="68" toId="139">
</dataflow>
<dataflow id="568" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_resp3" fromId="398" toId="140">
</dataflow>
<dataflow id="569" from="UART_addr" to="UART_addr_resp3" fromId="68" toId="140">
</dataflow>
<dataflow id="571" from="StgValue_570" to="StgValue_142" fromId="570" toId="142">
</dataflow>
<dataflow id="572" from="firstSample" to="StgValue_142" fromId="277" toId="142">
</dataflow>
<dataflow id="573" from="calibrationSuccess" to="calibrationSuccess_l" fromId="278" toId="144">
</dataflow>
<dataflow id="574" from="calibrationSuccess_l" to="StgValue_145" fromId="144" toId="145">
</dataflow>
<dataflow id="575" from="UART" to="UART_addr_5" fromId="275" toId="146">
</dataflow>
<dataflow id="576" from="StgValue_407" to="UART_addr_5" fromId="407" toId="146">
</dataflow>
<dataflow id="577" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_5_req" fromId="381" toId="147">
</dataflow>
<dataflow id="578" from="UART_addr_5" to="UART_addr_5_req" fromId="146" toId="147">
</dataflow>
<dataflow id="579" from="StgValue_373" to="UART_addr_5_req" fromId="373" toId="147">
</dataflow>
<dataflow id="580" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_148" fromId="385" toId="148">
</dataflow>
<dataflow id="581" from="UART_addr_5" to="StgValue_148" fromId="146" toId="148">
</dataflow>
<dataflow id="582" from="StgValue_388" to="StgValue_148" fromId="388" toId="148">
</dataflow>
<dataflow id="583" from="StgValue_390" to="StgValue_148" fromId="390" toId="148">
</dataflow>
<dataflow id="584" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_5_resp" fromId="398" toId="149">
</dataflow>
<dataflow id="585" from="UART_addr_5" to="UART_addr_5_resp" fromId="146" toId="149">
</dataflow>
<dataflow id="586" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_5_resp" fromId="398" toId="150">
</dataflow>
<dataflow id="587" from="UART_addr_5" to="UART_addr_5_resp" fromId="146" toId="150">
</dataflow>
<dataflow id="588" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_5_resp" fromId="398" toId="151">
</dataflow>
<dataflow id="589" from="UART_addr_5" to="UART_addr_5_resp" fromId="146" toId="151">
</dataflow>
<dataflow id="590" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_5_resp" fromId="398" toId="152">
</dataflow>
<dataflow id="591" from="UART_addr_5" to="UART_addr_5_resp" fromId="146" toId="152">
</dataflow>
<dataflow id="592" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_5_resp" fromId="398" toId="153">
</dataflow>
<dataflow id="593" from="UART_addr_5" to="UART_addr_5_resp" fromId="146" toId="153">
</dataflow>
<dataflow id="595" from="StgValue_594" to="StgValue_154" fromId="594" toId="154">
</dataflow>
<dataflow id="596" from="SBUS_data_addr" to="StgValue_154" fromId="58" toId="154">
</dataflow>
<dataflow id="597" from="UART" to="UART_addr_6" fromId="275" toId="155">
</dataflow>
<dataflow id="599" from="StgValue_598" to="UART_addr_6" fromId="598" toId="155">
</dataflow>
<dataflow id="600" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="156">
</dataflow>
<dataflow id="601" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="156">
</dataflow>
<dataflow id="602" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="156">
</dataflow>
<dataflow id="603" from="SBUS_data" to="SBUS_data_addr_1" fromId="276" toId="157">
</dataflow>
<dataflow id="604" from="StgValue_285" to="SBUS_data_addr_1" fromId="285" toId="157">
</dataflow>
<dataflow id="605" from="StgValue_288" to="SBUS_data_addr_1" fromId="288" toId="157">
</dataflow>
<dataflow id="607" from="StgValue_606" to="StgValue_158" fromId="606" toId="158">
</dataflow>
<dataflow id="608" from="SBUS_data_addr_1" to="StgValue_158" fromId="157" toId="158">
</dataflow>
<dataflow id="609" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="159">
</dataflow>
<dataflow id="610" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="159">
</dataflow>
<dataflow id="611" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="159">
</dataflow>
<dataflow id="612" from="SBUS_data" to="SBUS_data_addr_2" fromId="276" toId="160">
</dataflow>
<dataflow id="613" from="StgValue_285" to="SBUS_data_addr_2" fromId="285" toId="160">
</dataflow>
<dataflow id="615" from="StgValue_614" to="SBUS_data_addr_2" fromId="614" toId="160">
</dataflow>
<dataflow id="617" from="StgValue_616" to="StgValue_161" fromId="616" toId="161">
</dataflow>
<dataflow id="618" from="SBUS_data_addr_2" to="StgValue_161" fromId="160" toId="161">
</dataflow>
<dataflow id="619" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="162">
</dataflow>
<dataflow id="620" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="162">
</dataflow>
<dataflow id="621" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="162">
</dataflow>
<dataflow id="622" from="SBUS_data" to="SBUS_data_addr_3" fromId="276" toId="163">
</dataflow>
<dataflow id="623" from="StgValue_285" to="SBUS_data_addr_3" fromId="285" toId="163">
</dataflow>
<dataflow id="625" from="StgValue_624" to="SBUS_data_addr_3" fromId="624" toId="163">
</dataflow>
<dataflow id="627" from="StgValue_626" to="StgValue_164" fromId="626" toId="164">
</dataflow>
<dataflow id="628" from="SBUS_data_addr_3" to="StgValue_164" fromId="163" toId="164">
</dataflow>
<dataflow id="629" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="165">
</dataflow>
<dataflow id="630" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="165">
</dataflow>
<dataflow id="631" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="165">
</dataflow>
<dataflow id="632" from="SBUS_data" to="SBUS_data_addr_4" fromId="276" toId="166">
</dataflow>
<dataflow id="633" from="StgValue_285" to="SBUS_data_addr_4" fromId="285" toId="166">
</dataflow>
<dataflow id="635" from="StgValue_634" to="SBUS_data_addr_4" fromId="634" toId="166">
</dataflow>
<dataflow id="637" from="StgValue_636" to="StgValue_167" fromId="636" toId="167">
</dataflow>
<dataflow id="638" from="SBUS_data_addr_4" to="StgValue_167" fromId="166" toId="167">
</dataflow>
<dataflow id="639" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="168">
</dataflow>
<dataflow id="640" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="168">
</dataflow>
<dataflow id="641" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="168">
</dataflow>
<dataflow id="642" from="SBUS_data" to="SBUS_data_addr_5" fromId="276" toId="169">
</dataflow>
<dataflow id="643" from="StgValue_285" to="SBUS_data_addr_5" fromId="285" toId="169">
</dataflow>
<dataflow id="645" from="StgValue_644" to="SBUS_data_addr_5" fromId="644" toId="169">
</dataflow>
<dataflow id="647" from="StgValue_646" to="StgValue_170" fromId="646" toId="170">
</dataflow>
<dataflow id="648" from="SBUS_data_addr_5" to="StgValue_170" fromId="169" toId="170">
</dataflow>
<dataflow id="649" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="171">
</dataflow>
<dataflow id="650" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="171">
</dataflow>
<dataflow id="651" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="171">
</dataflow>
<dataflow id="652" from="SBUS_data" to="SBUS_data_addr_6" fromId="276" toId="172">
</dataflow>
<dataflow id="653" from="StgValue_285" to="SBUS_data_addr_6" fromId="285" toId="172">
</dataflow>
<dataflow id="655" from="StgValue_654" to="SBUS_data_addr_6" fromId="654" toId="172">
</dataflow>
<dataflow id="657" from="StgValue_656" to="StgValue_173" fromId="656" toId="173">
</dataflow>
<dataflow id="658" from="SBUS_data_addr_6" to="StgValue_173" fromId="172" toId="173">
</dataflow>
<dataflow id="659" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_1_req" fromId="520" toId="174">
</dataflow>
<dataflow id="660" from="UART_addr_6" to="UART_load_1_req" fromId="155" toId="174">
</dataflow>
<dataflow id="661" from="StgValue_373" to="UART_load_1_req" fromId="373" toId="174">
</dataflow>
<dataflow id="662" from="SBUS_data" to="SBUS_data_addr_7" fromId="276" toId="175">
</dataflow>
<dataflow id="663" from="StgValue_285" to="SBUS_data_addr_7" fromId="285" toId="175">
</dataflow>
<dataflow id="665" from="StgValue_664" to="SBUS_data_addr_7" fromId="664" toId="175">
</dataflow>
<dataflow id="667" from="StgValue_666" to="StgValue_176" fromId="666" toId="176">
</dataflow>
<dataflow id="668" from="SBUS_data_addr_7" to="StgValue_176" fromId="175" toId="176">
</dataflow>
<dataflow id="669" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_6_read" fromId="542" toId="177">
</dataflow>
<dataflow id="670" from="UART_addr_6" to="UART_addr_6_read" fromId="155" toId="177">
</dataflow>
<dataflow id="671" from="UART_addr_6_read" to="tmp_2" fromId="177" toId="178">
</dataflow>
<dataflow id="672" from="tmp_2" to="StgValue_179" fromId="178" toId="179">
</dataflow>
<dataflow id="673" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="180">
</dataflow>
<dataflow id="674" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="180">
</dataflow>
<dataflow id="675" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="180">
</dataflow>
<dataflow id="676" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="181">
</dataflow>
<dataflow id="677" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="181">
</dataflow>
<dataflow id="678" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="181">
</dataflow>
<dataflow id="679" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="182">
</dataflow>
<dataflow id="680" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="182">
</dataflow>
<dataflow id="681" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="182">
</dataflow>
<dataflow id="682" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="183">
</dataflow>
<dataflow id="683" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="183">
</dataflow>
<dataflow id="684" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="183">
</dataflow>
<dataflow id="685" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="184">
</dataflow>
<dataflow id="686" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="184">
</dataflow>
<dataflow id="687" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="184">
</dataflow>
<dataflow id="688" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="185">
</dataflow>
<dataflow id="689" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="185">
</dataflow>
<dataflow id="690" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="185">
</dataflow>
<dataflow id="691" from="_ssdm_op_ReadReq.m_axi.i32P" to="UART_load_2_req" fromId="520" toId="186">
</dataflow>
<dataflow id="692" from="UART_addr_5" to="UART_load_2_req" fromId="146" toId="186">
</dataflow>
<dataflow id="693" from="StgValue_373" to="UART_load_2_req" fromId="373" toId="186">
</dataflow>
<dataflow id="694" from="UART" to="UART_addr_7" fromId="275" toId="187">
</dataflow>
<dataflow id="695" from="StgValue_379" to="UART_addr_7" fromId="379" toId="187">
</dataflow>
<dataflow id="696" from="_ssdm_op_WriteReq.m_axi.i32P" to="UART_addr_7_req" fromId="381" toId="188">
</dataflow>
<dataflow id="697" from="UART_addr_7" to="UART_addr_7_req" fromId="187" toId="188">
</dataflow>
<dataflow id="698" from="StgValue_373" to="UART_addr_7_req" fromId="373" toId="188">
</dataflow>
<dataflow id="699" from="_ssdm_op_Read.m_axi.volatile.i32P" to="UART_addr_5_read" fromId="542" toId="189">
</dataflow>
<dataflow id="700" from="UART_addr_5" to="UART_addr_5_read" fromId="146" toId="189">
</dataflow>
<dataflow id="701" from="_ssdm_op_Write.m_axi.volatile.i32P" to="StgValue_190" fromId="385" toId="190">
</dataflow>
<dataflow id="702" from="UART_addr_7" to="StgValue_190" fromId="187" toId="190">
</dataflow>
<dataflow id="703" from="StgValue_373" to="StgValue_190" fromId="373" toId="190">
</dataflow>
<dataflow id="704" from="StgValue_390" to="StgValue_190" fromId="390" toId="190">
</dataflow>
<dataflow id="705" from="UART_addr_5_read" to="StgValue_191" fromId="189" toId="191">
</dataflow>
<dataflow id="706" from="SBUS_data_addr" to="StgValue_191" fromId="58" toId="191">
</dataflow>
<dataflow id="707" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_7_resp" fromId="398" toId="192">
</dataflow>
<dataflow id="708" from="UART_addr_7" to="UART_addr_7_resp" fromId="187" toId="192">
</dataflow>
<dataflow id="709" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_7_resp" fromId="398" toId="193">
</dataflow>
<dataflow id="710" from="UART_addr_7" to="UART_addr_7_resp" fromId="187" toId="193">
</dataflow>
<dataflow id="711" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_7_resp" fromId="398" toId="194">
</dataflow>
<dataflow id="712" from="UART_addr_7" to="UART_addr_7_resp" fromId="187" toId="194">
</dataflow>
<dataflow id="713" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_7_resp" fromId="398" toId="195">
</dataflow>
<dataflow id="714" from="UART_addr_7" to="UART_addr_7_resp" fromId="187" toId="195">
</dataflow>
<dataflow id="715" from="_ssdm_op_WriteResp.m_axi.i32P" to="UART_addr_7_resp" fromId="398" toId="196">
</dataflow>
<dataflow id="716" from="UART_addr_7" to="UART_addr_7_resp" fromId="187" toId="196">
</dataflow>
<dataflow id="718" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="717" toId="199">
</dataflow>
<dataflow id="720" from="delay_until_ms_MD_5u" to="rbegin" fromId="719" toId="199">
</dataflow>
<dataflow id="722" from="_ssdm_op_SpecProtocol" to="StgValue_200" fromId="721" toId="200">
</dataflow>
<dataflow id="723" from="StgValue_296" to="StgValue_200" fromId="296" toId="200">
</dataflow>
<dataflow id="724" from="p_str" to="StgValue_200" fromId="302" toId="200">
</dataflow>
<dataflow id="726" from="StgValue_725" to="p_014_0_i" fromId="725" toId="202">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="727" from="StgValue_201" to="p_014_0_i" fromId="201" toId="202">
</dataflow>
<dataflow id="728" from="ctr_V" to="p_014_0_i" fromId="205" toId="202">
<BackEdge/>
<condition id="200">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="729" from="StgValue_209" to="p_014_0_i" fromId="209" toId="202">
<BackEdge/>
</dataflow>
<dataflow id="730" from="p_014_0_i" to="tmp_4" fromId="202" toId="203">
</dataflow>
<dataflow id="732" from="StgValue_731" to="tmp_4" fromId="731" toId="203">
</dataflow>
<dataflow id="734" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="733" toId="204">
</dataflow>
<dataflow id="736" from="StgValue_735" to="empty" fromId="735" toId="204">
</dataflow>
<dataflow id="737" from="StgValue_735" to="empty" fromId="735" toId="204">
</dataflow>
<dataflow id="738" from="StgValue_735" to="empty" fromId="735" toId="204">
</dataflow>
<dataflow id="739" from="p_014_0_i" to="ctr_V" fromId="202" toId="205">
</dataflow>
<dataflow id="741" from="StgValue_740" to="ctr_V" fromId="740" toId="205">
</dataflow>
<dataflow id="742" from="tmp_4" to="StgValue_206" fromId="203" toId="206">
</dataflow>
<dataflow id="743" from="dummy" to="dummy_1" fromId="59" toId="207">
</dataflow>
<dataflow id="744" from="dummy_1" to="StgValue_208" fromId="207" toId="208">
</dataflow>
<dataflow id="745" from="dummy" to="StgValue_208" fromId="59" toId="208">
</dataflow>
<dataflow id="747" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="746" toId="210">
</dataflow>
<dataflow id="748" from="delay_until_ms_MD_5u" to="rend" fromId="719" toId="210">
</dataflow>
<dataflow id="749" from="rbegin" to="rend" fromId="199" toId="210">
</dataflow>
<dataflow id="750" from="firstSample_load" to="StgValue_1" fromId="66" toId="1">
</dataflow>
<dataflow id="751" from="tmp" to="StgValue_22" fromId="131" toId="22">
</dataflow>
<dataflow id="752" from="firstSample_load" to="StgValue_28" fromId="66" toId="28">
</dataflow>
<dataflow id="753" from="tmp" to="StgValue_28" fromId="131" toId="28">
</dataflow>
<dataflow id="754" from="calibrationSuccess_l" to="StgValue_28" fromId="144" toId="28">
</dataflow>
<dataflow id="755" from="tmp_2" to="StgValue_42" fromId="178" toId="42">
</dataflow>
<dataflow id="756" from="calibrationSuccess_l" to="StgValue_54" fromId="144" toId="54">
</dataflow>
<dataflow id="757" from="tmp_2" to="StgValue_54" fromId="178" toId="54">
</dataflow>
<dataflow id="758" from="tmp_4" to="StgValue_55" fromId="203" toId="55">
</dataflow>
</dataflows>


</stg>
