I 000051 55 601           1697588980384 structural
(_unit VHDL(and_gate 0 15(structural 0 21))
	(_version vef)
	(_time 1697588980385 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b2d2a2f2c7c7b3e7d793c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1697588980382)
	)
	(_object
		(_port(_int a -1 0 16(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 601           1697588980390 structural
(_unit VHDL(xor_gate 0 30(structural 0 36))
	(_version vef)
	(_time 1697588980391 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2b2c232f2f7d7d3e7d7e3c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1697588980388)
	)
	(_object
		(_port(_int a -1 0 31(_ent(_in))))
		(_port(_int b -1 0 32(_ent(_in))))
		(_port(_int c -1 0 33(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1480          1697588980396 structural
(_unit VHDL(half_adder 0 45(structural 0 53))
	(_version vef)
	(_time 1697588980397 2023.10.17 20:29:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3a3c323f6a6d3d2c3e6b7c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1697588980394)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 57(_ent (_in))))
				(_port(_int b -1 0 58(_ent (_in))))
				(_port(_int c -1 0 59(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 63(_ent (_in))))
				(_port(_int b -1 0 64(_ent (_in))))
				(_port(_int c -1 0 65(_ent (_out))))
			)
		)
	)
	(_inst U1 0 74(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 79(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 46(_ent(_in))))
		(_port(_int B -1 0 47(_ent(_in))))
		(_port(_int Sum -1 0 48(_ent(_out))))
		(_port(_int Cout -1 0 49(_ent(_out))))
		(_sig(_int and1_out -1 0 69(_arch(_uni))))
		(_sig(_int xor1_out -1 0 69(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 0 85(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__86(_arch 1 0 86(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1063          1697645703984 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version vef)
	(_time 1697645703985 2023.10.18 12:15:03)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code c4caca90c593c3d29590829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1697645471788)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1697645709696 structural
(_unit VHDL(and_gate 0 15(structural 0 28))
	(_version vef)
	(_time 1697645709697 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 0b045c0d0c5c5b1e5d591c515b0c0f0d0e0d0a0d5e)
	(_ent
		(_time 1697588980381)
	)
	(_object
		(_port(_int a -1 0 16(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 601           1697645709712 structural
(_unit VHDL(xor_gate 0 30(structural 0 43))
	(_version vef)
	(_time 1697645709713 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 1b15451c1f4d4d0e4d4e0c414b1c1f1d1e1c131d4d)
	(_ent
		(_time 1697588980387)
	)
	(_object
		(_port(_int a -1 0 31(_ent(_in))))
		(_port(_int b -1 0 32(_ent(_in))))
		(_port(_int c -1 0 33(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1480          1697645709726 structural
(_unit VHDL(half_adder 0 45(structural 0 60))
	(_version vef)
	(_time 1697645709727 2023.10.18 12:15:09)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a25742e7a7d2d3c2e796c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697588980393)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 46(_ent(_in))))
		(_port(_int B -1 0 47(_ent(_in))))
		(_port(_int Sum -1 0 48(_ent(_out))))
		(_port(_int Cout -1 0 49(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1508          1697646593175 structural
(_unit VHDL(sixteen_bit_adder 0 8(structural 0 16))
	(_version vef)
	(_time 1697646593176 2023.10.18 12:29:53)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 282e7a2c297e743f2e263d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1697646593170)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 21(_ent (_in))))
				(_port(_int B -1 0 21(_ent (_in))))
				(_port(_int Cin -1 0 21(_ent (_in))))
				(_port(_int Sum -1 0 22(_ent (_out))))
				(_port(_int Cout -1 0 22(_ent (_out))))
			)
		)
	)
	(_generate adders 0 32(_for 2 )
		(_inst FA 0 33(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 32(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_port(_int Sum 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 27(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 32(_scalar (_to i 0 i 15))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2236          1697648320022 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version vef)
	(_time 1697648320023 2023.10.18 12:58:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code a3a3a3f4a9f5ffb4a4f4b6f9f7a5f6a6f5a5a1a5aa)
	(_ent
		(_time 1697648320020)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697665397198 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665397199 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 3838683d656f682d6e6a2f62683f3c3e3d3e393e6d)
	(_ent
		(_time 1697665397196)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665397213 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665397214 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 47461e45161111521112501d1740434142404f4111)
	(_ent
		(_time 1697665397208)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665397229 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665397230 2023.10.18 17:43:17)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 57570e54510050415304110d075153515351525055)
	(_ent
		(_time 1697665397222)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665397292 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665397293 2023.10.18 17:43:17)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9595c29b95c29283c4c1d3cfc59391939193909297)
	(_ent
		(_time 1697665397286)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665397335 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665397336 2023.10.18 17:43:17)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code c4c59691c99298d3c2cad19e90c291c192c2c6c2cd)
	(_ent
		(_time 1697665397329)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665397377 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665397378 2023.10.18 17:43:17)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code e3e2b1b0e9b5bff4e4b4f6b9b7e5b6e6b5e5e1e5ea)
	(_ent
		(_time 1697665397371)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1356          1697665397463 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697665397464 2023.10.18 17:43:17)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 41411b4341164657434d071b114745474547444643)
	(_ent
		(_time 1697665397457)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__51(_arch 1 0 51(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__59(_arch 2 0 59(_prcs(_wait_for)(_trgt(0)(1)))))
			(line__67(_arch 3 0 67(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000056 55 1377          1697665397524 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665397525 2023.10.18 17:43:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8080d48f85d78796d785c6dad08684868486858782)
	(_ent
		(_time 1697665397518)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665397534 2023.10.18 17:43:17)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 8081d68e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665397587 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665397588 2023.10.18 17:43:17)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code bebfefeae2e8e2a9b9bdabe4eab8ebbbe8b8bcb8b7)
	(_ent
		(_time 1697665397579)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697665698841 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665698842 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 8086858ed5d7d095d6d297dad087848685868186d5)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665698847 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665698848 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80878c8ed6d6d695d6d597dad087848685878886d6)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665698853 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665698854 2023.10.18 17:48:18)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 80868c8e81d7879684d3c6dad08684868486858782)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665698874 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665698875 2023.10.18 17:48:18)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 9f999d91ccc89889cecbd9c5cf999b999b999a989d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665698889 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665698890 2023.10.18 17:48:18)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code afa8a8f8f0f9f3b8a9a1baf5fba9faaaf9a9ada9a6)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665698903 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665698904 2023.10.18 17:48:18)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code bfb8b8ebe0e9e3a8b8e8aae5ebb9eabae9b9bdb9b6)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697665698957 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665698958 2023.10.18 17:48:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code eee8ecbcbeb9e9f8b9eba8b4bee8eae8eae8ebe9ec)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665698965 2023.10.18 17:48:18)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code fdfafdadacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665699008 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665699009 2023.10.18 17:48:19)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2c2b2a28767a703b2b2f3976782a79297a2a2e2a25)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697665890381 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697665890382 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bbebbaefbcecebaeede9ace1ebbcbfbdbebdbabdee)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697665890387 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697665890388 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bbeab3efbfededaeedeeace1ebbcbfbdbebcb3bded)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697665890400 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697665890401 2023.10.18 17:51:30)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code cb9bc39e989cccddcf988d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697665890435 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697665890436 2023.10.18 17:51:30)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code eabaecb8bebdedfcbbbeacb0baeceeeceeecefede8)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697665890451 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697665890452 2023.10.18 17:51:30)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code faabf9aaa2aca6edfcf4efa0aefcafffacfcf8fcf3)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697665890466 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697665890467 2023.10.18 17:51:30)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 09580b0f095f551e0e5e1c535d0f5c0c5f0f0b0f00)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697665890496 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697665890497 2023.10.18 17:51:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 28782f2d257f2f3e7f2d6e72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697665890500 2023.10.18 17:51:30)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 28792d2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697665890513 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697665890514 2023.10.18 17:51:30)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 38693a3d396e642f3f3b2d626c3e6d3d6e3e3a3e31)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697666281617 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697666281618 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaef4adfcaaade8abafeaa7adfaf9fbf8fbfcfba8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697666281623 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697666281624 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaffdadffababe8aba8eaa7adfaf9fbf8faf5fbab)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697666281629 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697666281630 2023.10.18 17:58:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code fdaefdada8aafaebf9aebba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 605           1697667079142 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667079143 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 494e4c4b151e195c1f1b5e13194e4d4f4c4f484f1c)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697667079151 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667079152 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 595f555a060f0f4c0f0c4e03095e5d5f5c5e515f0f)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697667079157 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667079158 2023.10.18 18:11:19)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 595e555a510e5e4f5d0a1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697667079179 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667079180 2023.10.18 18:11:19)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 787f7a78752f7f6e292c3e22287e7c7e7c7e7d7f7a)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697667079201 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667079202 2023.10.18 18:11:19)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 888e8f8689ded49f8e869dd2dc8edd8dde8e8a8e81)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697667079217 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667079218 2023.10.18 18:11:19)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 9791909899c1cb8090c082cdc391c292c19195919e)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697667079259 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667079260 2023.10.18 18:11:19)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c1c492c591c1d091c3809c96c0c2c0c2c0c3c1c4)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667079263 2023.10.18 18:11:19)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code c6c0c693c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697667079277 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667079278 2023.10.18 18:11:19)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code d6d0d184d9808ac1d1d5c38c82d083d380d0d4d0df)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000051 55 605           1697667095636 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667095637 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbeb8e9bceaeda8ebefaae7edbab9bbb8bbbcbbe8)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697667095642 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667095643 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbfb1e9bfebeba8ebe8aae7edbab9bbb8bab5bbeb)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697667095648 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667095649 2023.10.18 18:11:35)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code bdbeb1e9e8eabaabb9eefbe7edbbb9bbb9bbb8babf)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697667095666 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667095667 2023.10.18 18:11:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code dcdfde8f8a8bdbca8d889a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697667095681 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667095682 2023.10.18 18:11:35)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code eceeebbfb6bab0fbeae2f9b6b8eab9e9baeaeeeae5)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697667095696 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667095697 2023.10.18 18:11:35)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code fcfefbaca6aaa0ebfbabe9a6a8faa9f9aafafefaf5)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1377          1697667095725 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667095726 2023.10.18 18:11:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b18181d4c4c1c0d4c1e5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667095729 2023.10.18 18:11:35)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 1b191a1c4c4d4c0c1f1a09414f1d4e1d181d131e4d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1474          1697667095741 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667095742 2023.10.18 18:11:35)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 2a282c2e727c763d2d293f707e2c7f2f7c2c282c23)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
V 000051 55 605           1697667143029 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697667143030 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcda898eda8b8cc98a8ecb868cdbd8dad9daddda89)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1697667143035 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697667143036 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcdb808ed98a8ac98a89cb868cdbd8dad9dbd4da8a)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1697667143041 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697667143042 2023.10.18 18:12:23)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code dcda808e8e8bdbcad88f9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1697667143059 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697667143060 2023.10.18 18:12:23)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code fbfda9aaacacfcedaaafbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1517          1697667143076 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697667143077 2023.10.18 18:12:23)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 0b0c5d0d505d571c0d051e515f0d5e0e5d0d090d02)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2240          1697667143089 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697667143090 2023.10.18 18:12:23)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 1a1d4c1d424c460d1d4d0f404e1c4f1f4c1c181c13)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1176          1697667143106 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667143107 2023.10.18 18:12:23)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 2a2c772e7a7d2d3c282b6c707a2c2e2c2e2c2f2d28)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1377          1697667143163 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697667143164 2023.10.18 18:12:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 686e3b69653f6f7e3f6d2e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697667143170 2023.10.18 18:12:23)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 686f3968653e3f7f6c697a323c6e3d6e6b6e606d3e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1474          1697667143214 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697667143215 2023.10.18 18:12:23)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 9790c19899c1cb80909482cdc391c292c19195919e)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1176          1697667177459 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667177460 2023.10.18 18:12:57)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 616e6d61613666776360273b316765676567646663)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Carry -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Carry)(Carry))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((Sum)(Sum))
				((Carry)(Carry))
			)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Carry -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1095          1697667225449 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697667225450 2023.10.18 18:13:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d2d08c80d185d5c4d0d3948882d4d6d4d6d4d7d5d0)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697667225453 2023.10.18 18:13:45)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code d2d18080d58485c5d6d3c08886d487d4d1d4dad784)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 1067          1697743295012 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743295013 2023.10.19 15:21:35)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 8c8adb83dadb8b9addd8cad6dc8a888a888a898b8e)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743300797 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743300798 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 21252125757671347773367b712625272427202774)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743300804 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743300805 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31343834666767246764266b613635373436393767)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743300810 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743300811 2023.10.19 15:21:40)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 31353834316636273562776b613735373537343633)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1697743300833 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743300834 2023.10.19 15:21:40)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 41454642451646571015071b114745474547444643)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1517          1697743300857 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697743300858 2023.10.19 15:21:40)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 6065626069363c77666e753a346635653666626669)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 2240          1697743300880 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697743300881 2023.10.19 15:21:40)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 6f6a6d6f3039337868387a353b693a6a39696d6966)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1095          1697743300916 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697743300917 2023.10.19 15:21:40)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 9e9a9791cac999889c9fd8c4ce989a989a989b999c)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1095          1697743315431 TB_ARCHITECTURE
(_unit VHDL(half_adder_tb 0 8(tb_architecture 0 11))
	(_version ve8)
	(_time 1697743315432 2023.10.19 15:21:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 52510b515105554450531408025456545654575550)
	(_ent
		(_time 1697665397456)
	)
	(_comp
		(half_adder
			(_object
				(_port(_int A -1 0 15(_ent (_in))))
				(_port(_int B -1 0 16(_ent (_in))))
				(_port(_int Sum -1 0 17(_ent (_out))))
				(_port(_int Cout -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . half_adder)
		)
	)
	(_object
		(_sig(_int A -1 0 22(_arch(_uni))))
		(_sig(_int B -1 0 23(_arch(_uni))))
		(_sig(_int Sum -1 0 26(_arch(_uni))))
		(_sig(_int Cout -1 0 27(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 43(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 440 0 testbench_for_half_adder
(_configuration VHDL (testbench_for_half_adder 0 71 (half_adder_tb))
	(_version ve8)
	(_time 1697743315435 2023.10.19 15:21:55)
	(_source(\../src/TestBench/half_adder_TB.vhd\))
	(_parameters tan)
	(_code 5250075155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . half_adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164))(ieee(std_logic_arith)))
)
I 000051 55 605           1697743321526 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743321527 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20212324757770357672377a702724262526212675)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1697743321532 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743321533 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20202a24767676357675377a702724262527282676)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1697743321538 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743321539 2023.10.19 15:22:01)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 20212a24217727362473667a702624262426252722)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1697743321555 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1697743321556 2023.10.19 15:22:01)
	(_source(\../src/Full Adder.vhd\))
	(_parameters tan)
	(_code 3f3e3b3b6c6838296e6b79656f393b393b393a383d)
	(_ent
		(_time 1697665397285)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1517          1697743321573 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 31))
	(_version ve8)
	(_time 1697743321574 2023.10.19 15:22:01)
	(_source(\../src/16-bit Adder.vhd\))
	(_parameters tan)
	(_code 4f4f4e4d1019135849415a151b491a4a19494d4946)
	(_ent
		(_time 1697665397328)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 36(_ent (_in))))
				(_port(_int B -1 0 36(_ent (_in))))
				(_port(_int Cin -1 0 36(_ent (_in))))
				(_port(_int Sum -1 0 37(_ent (_out))))
				(_port(_int Cout -1 0 37(_ent (_out))))
			)
		)
	)
	(_generate adders 0 47(_for 2 )
		(_inst FA 0 48(_comp Full_Adder)
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(C(_object 0)))
				((Sum)(Sum(_object 0)))
				((Cout)(C(_index 1)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 2 0 47(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int C 1 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 47(_scalar (_to i 0 i 15))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_trgt(3(0))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 2240          1697743321588 structural
(_unit VHDL(sixteen_bit_subtractor 0 25(structural 0 33))
	(_version ve8)
	(_time 1697743321589 2023.10.19 15:22:01)
	(_source(\../src/16-bit Subtractor.vhd\))
	(_parameters tan)
	(_code 5e5e5f5d0208024959094b040a580b5b08585c5857)
	(_ent
		(_time 1697665397370)
	)
	(_comp
		(xor_gate
			(_object
				(_port(_int a -1 0 42(_ent (_in))))
				(_port(_int b -1 0 42(_ent (_in))))
				(_port(_int y -1 0 43(_ent (_out))))
			)
		)
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 50(_ent (_in))))
				(_port(_int B 2 0 50(_ent (_in))))
				(_port(_int S 2 0 51(_ent (_out))))
				(_port(_int Cout -1 0 52(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 59(_for 3 )
		(_inst NOT_B_i 0 60(_comp xor_gate)
			(_port
				((a)(B(_object 0)))
				((b)((i 3)))
				((y)(not_B_sig(_object 0)))
			)
			(_use(_implicit)
				(_port
					((a)(a))
					((b)(b))
					((y)(y))
				)
			)
		)
		(_object
			(_cnst(_int i 3 0 59(_arch)))
		)
	)
	(_inst ADDER 0 67(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(not_B_sig))
			((S)(adder_out))
			((Cout)(borrow_temp))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((B)(B))
				((S)(S))
				((Cout)(Cout))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 27(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 27(_ent(_in))))
		(_port(_int B 0 0 27(_ent(_in))))
		(_port(_int D 0 0 28(_ent(_out))))
		(_port(_int Borrow -1 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 36(_arch(_uni))))
		(_sig(_int adder_out 1 0 36(_arch(_uni))))
		(_sig(_int borrow_temp -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 50(_array -1((_dto i 15 i 0)))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 59(_scalar (_to i 0 i 15))))
		(_prcs
			(line__75(_arch 0 0 75(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
			(line__76(_arch 1 0 76(_assignment(_alias((Borrow)(borrow_temp)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_model . structural 2 -1)
)
I 000056 55 1239          1697743342805 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743342806 2023.10.19 15:22:22)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 41144242451646571112071b114745474547444643)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000056 55 1474          1697743387836 TB_architecture
(_unit VHDL(sixteen_bit_subtractor_tb 0 17(tb_architecture 0 20))
	(_version ve8)
	(_time 1697743387837 2023.10.19 15:23:07)
	(_source(\../src/TestBench/sixteen_bit_subtractor_TB.vhd\))
	(_parameters tan)
	(_code 28282e2c297e743f2f2b3d727c2e7d2d7e2e2a2e21)
	(_ent
		(_time 1697665397578)
	)
	(_comp
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 0 0 25(_ent (_in))))
				(_port(_int B 0 0 25(_ent (_in))))
				(_port(_int D 0 0 26(_ent (_out))))
				(_port(_int Borrow -1 0 27(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 38(_comp sixteen_bit_subtractor)
		(_port
			((A)(A_tb))
			((B)(B_tb))
			((D)(D_tb))
			((Borrow)(Borrow_tb))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 31(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_tb 1 0 31(_arch(_uni))))
		(_sig(_int B_tb 1 0 31(_arch(_uni))))
		(_sig(_int D_tb 1 0 32(_arch(_uni))))
		(_sig(_int Borrow_tb -1 0 33(_arch(_uni))))
		(_prcs
			(stim_proc(_arch 0 0 45(_prcs(_wait_for)(_trgt(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751555 33751555 33751555 33751555)
		(50463490 50463490 50463490 50463490)
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . TB_architecture 1 -1)
)
I 000056 55 1377          1697743394191 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743394192 2023.10.19 15:23:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code f0fea2a1f5a7f7e6a7f5b6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
			(line__54(_arch 1 0 54(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 67 (full_adder_tb))
	(_version ve8)
	(_time 1697743394195 2023.10.19 15:23:14)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 000f5106055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1295          1697743489807 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743489808 2023.10.19 15:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 797f7c79752e7e6f29293f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 65 (full_adder_tb))
	(_version ve8)
	(_time 1697743489819 2023.10.19 15:24:49)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 898e8e8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 1295          1697743526977 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743526978 2023.10.19 15:25:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code ada2affbfcfaaabbfdfdebf7fdaba9aba9aba8aaaf)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2))(_mon)(_read(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(1953719636 1935754016 540090469 1818845542 2188389)
		(1953719636 1935754016 540156005 1818845542 2188389)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 65 (full_adder_tb))
	(_version ve8)
	(_time 1697743526989 2023.10.19 15:25:26)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code bcb2bce8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1149          1697743773886 TB_ARCHITECTURE
(_unit VHDL(full_adder_tb 0 4(tb_architecture 0 7))
	(_version ve8)
	(_time 1697743773887 2023.10.19 15:29:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 27242822257020317222617d772123212321222025)
	(_ent
		(_time 1697665397517)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 11(_ent (_in))))
				(_port(_int B -1 0 12(_ent (_in))))
				(_port(_int Cin -1 0 13(_ent (_in))))
				(_port(_int Sum -1 0 14(_ent (_out))))
				(_port(_int Cout -1 0 15(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 30(_comp Full_Adder)
		(_port
			((A)(A))
			((B)(B))
			((Cin)(Cin))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . Full_Adder)
		)
	)
	(_object
		(_sig(_int A -1 0 19(_arch(_uni))))
		(_sig(_int B -1 0 20(_arch(_uni))))
		(_sig(_int Cin -1 0 21(_arch(_uni))))
		(_sig(_int Sum -1 0 24(_arch(_uni))))
		(_sig(_int Cout -1 0 25(_arch(_uni))))
		(_prcs
			(stimulus(_arch 0 0 42(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000043 55 391 0 testbench_for_full_adder
(_configuration VHDL (testbench_for_full_adder 0 99 (full_adder_tb))
	(_version ve8)
	(_time 1697743773897 2023.10.19 15:29:33)
	(_source(\../src/TestBench/full_adder_TB.vhd\))
	(_parameters tan)
	(_code 37353a32356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Full_Adder behavioral
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000051 55 605           1697743857095 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1697743857096 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a257e2e2e7d7a3f7c783d707a2d2e2c2f2c2b2c7f)
	(_ent
		(_time 1697665397195)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1697743857101 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1697743857102 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 2a24772e2d7c7c3f7c7f3d707a2d2e2c2f2d222c7c)
	(_ent
		(_time 1697665397207)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1697743857116 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1697743857117 2023.10.19 15:30:57)
	(_source(\../src/Half Adder.vhd\))
	(_parameters tan)
	(_code 4946144b411e4e5f4d1a0f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1697665397221)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
