

================================================================
== Vitis HLS Report for 'ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1'
================================================================
* Date:           Tue Dec  6 19:10:53 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      585|      585|  5.850 us|  5.850 us|  585|  585|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                          |               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |         Instance         |     Module    |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_ClefiaF0Xor_1_fu_722  |ClefiaF0Xor_1  |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
        |grp_ClefiaF1Xor_1_fu_743  |ClefiaF1Xor_1  |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
        +--------------------------+---------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_210_1  |      583|      583|        54|         53|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     63|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     416|   1622|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    916|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    0|     496|   2601|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+----+-----+-----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------+---------+----+-----+-----+-----+
    |grp_ClefiaF0Xor_1_fu_722  |ClefiaF0Xor_1  |        2|   0|  200|  783|    0|
    |grp_ClefiaF1Xor_1_fu_743  |ClefiaF1Xor_1  |        2|   0|  216|  839|    0|
    +--------------------------+---------------+---------+----+-----+-----+-----+
    |Total                     |               |        4|   0|  416| 1622|    0|
    +--------------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |con192_U  |ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R  |        1|  0|   0|    0|   336|    8|     1|         2688|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                              |        1|  0|   0|    0|   336|    8|     1|         2688|
    +----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln210_fu_783_p2   |         +|   0|  0|  13|           4|           2|
    |add_ln215_fu_798_p2   |         +|   0|  0|  15|           8|           5|
    |icmp_ln216_fu_777_p2  |      icmp|   0|  0|   9|           4|           1|
    |or_ln212_fu_809_p2    |        or|   0|  0|   8|           8|           3|
    |or_ln213_fu_815_p2    |        or|   0|  0|   8|           8|           4|
    |or_ln214_fu_821_p2    |        or|   0|  0|   8|           8|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  63|          41|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+-----+-----------+-----+-----------+
    |                 Name                | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                            |  233|         54|    1|         54|
    |ap_done_int                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |    9|          2|    1|          2|
    |ap_sig_allocacmp_r_assign_load       |    9|          2|    4|          8|
    |con192_address0                      |   14|          3|    9|         27|
    |con192_ce0                           |   14|          3|    1|          3|
    |fin_address0                         |   93|         19|    5|         95|
    |fin_address1                         |   93|         19|    5|         95|
    |fin_ce0                              |   20|          4|    1|          4|
    |fin_ce1                              |   20|          4|    1|          4|
    |fout_address0                        |   93|         19|    5|         95|
    |fout_address1                        |   93|         19|    5|         95|
    |fout_ce0                             |   20|          4|    1|          4|
    |fout_ce1                             |   20|          4|    1|          4|
    |fout_d0                              |   14|          3|    8|         24|
    |fout_d1                              |   14|          3|    8|         24|
    |fout_we0                             |   14|          3|    1|          3|
    |fout_we1                             |   14|          3|    1|          3|
    |grp_ClefiaF0Xor_1_fu_722_dst_offset  |   14|          3|    5|         15|
    |grp_ClefiaF0Xor_1_fu_722_rk_offset   |   14|          3|    8|         24|
    |grp_ClefiaF0Xor_1_fu_722_src_offset  |   14|          3|    5|         15|
    |grp_ClefiaF1Xor_1_fu_743_dst_offset  |   14|          3|    5|         15|
    |grp_ClefiaF1Xor_1_fu_743_rk_offset   |   14|          3|    8|         24|
    |grp_ClefiaF1Xor_1_fu_743_src_offset  |   14|          3|    5|         15|
    |idx41_fu_118                         |    9|          2|    8|         16|
    |r_assign_fu_122                      |    9|          2|    4|          8|
    +-------------------------------------+-----+-----------+-----+-----------+
    |Total                                |  916|        196|  109|        682|
    +-------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  53|   0|   53|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |grp_ClefiaF0Xor_1_fu_722_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaF1Xor_1_fu_743_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln216_reg_841                     |   1|   0|    1|          0|
    |idx41_fu_118                           |   8|   0|    8|          0|
    |idx41_load_reg_845                     |   8|   0|    8|          0|
    |r_assign_fu_122                        |   4|   0|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  80|   0|   80|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1|  return value|
|fin_address0   |  out|    5|   ap_memory|                                        fin|         array|
|fin_ce0        |  out|    1|   ap_memory|                                        fin|         array|
|fin_we0        |  out|    1|   ap_memory|                                        fin|         array|
|fin_d0         |  out|    8|   ap_memory|                                        fin|         array|
|fin_q0         |   in|    8|   ap_memory|                                        fin|         array|
|fin_address1   |  out|    5|   ap_memory|                                        fin|         array|
|fin_ce1        |  out|    1|   ap_memory|                                        fin|         array|
|fin_we1        |  out|    1|   ap_memory|                                        fin|         array|
|fin_d1         |  out|    8|   ap_memory|                                        fin|         array|
|fin_q1         |   in|    8|   ap_memory|                                        fin|         array|
|fout_address0  |  out|    5|   ap_memory|                                       fout|         array|
|fout_ce0       |  out|    1|   ap_memory|                                       fout|         array|
|fout_we0       |  out|    1|   ap_memory|                                       fout|         array|
|fout_d0        |  out|    8|   ap_memory|                                       fout|         array|
|fout_q0        |   in|    8|   ap_memory|                                       fout|         array|
|fout_address1  |  out|    5|   ap_memory|                                       fout|         array|
|fout_ce1       |  out|    1|   ap_memory|                                       fout|         array|
|fout_we1       |  out|    1|   ap_memory|                                       fout|         array|
|fout_d1        |  out|    8|   ap_memory|                                       fout|         array|
|fout_q1        |   in|    8|   ap_memory|                                       fout|         array|
+---------------+-----+-----+------------+-------------------------------------------+--------------+

