[Benchmarks] set sniper output to rundi /scratch/miz087/results/baseline_roi_splash2_radix_large
/scratch/miz087/results/baseline_roi_splash2_radix_large
[SPLASH] Benchmarks to run: radix

[SPLASH] [========== Running benchmark radix ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/baseline_roi_splash2_radix_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/baseline_roi_splash2_radix_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/kernels/radix/RADIX -n1048576 -p4':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/baseline_roi_splash2_radix_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

Integer Radix Sort
     1048576 Keys
     4 Processors
     Radix = 1024
     Max key = 524288

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 632.82 seconds
[SNIPER] Simulated 171.3M instructions, 104.0M cycles, 1.65 IPC
[SNIPER] Simulation speed 265.5 KIPS (66.4 KIPS / target core - 15066.9ns/instr)
[SNIPER] Sampling: executed 99.80% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
[HOOKS] Leaving ROI

                 PROCESS STATISTICS
               Total            Rank            Sort
 Proc          Time             Time            Time
    0       95635997        35343999        59779998

                 TIMING INFORMATION
Start time                        :       -641399924
Initialization finish time        :       -104275941
Overall finish time               :         -8639944
Total time with initialization    :        632759980
Total time without initialization :         95635997


 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 154105, miss: 18018, miss rate: 0.11692
*** DRAM Total Access In ROI: 141008, miss: 15674, miss rate: 0.111157
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 4024358 reads, 201620 writes, 2152351 row hits, 235938 ACT time, 235938 PRE time, 178106 RD time, 6610 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 20779513

**Ramulator Active Cycles: 3.45129e+06

**DRAM Cycles: 2.07795e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 320374

**Serving Request**
Channel_0: serving reads(5955), serving writes(1111).
Channel_1: serving reads(6791), serving writes(622).
Channel_2: serving reads(3568), serving writes(290).
Channel_3: serving reads(5504), serving writes(765).
Channel_4: serving reads(7737), serving writes(1044).
Channel_5: serving reads(6943), serving writes(519).
Channel_6: serving reads(7028), serving writes(1127).
Channel_7: serving reads(8021), serving writes(1825).
Channel_8: serving reads(94540), serving writes(6022).
Channel_9: serving reads(33666), serving writes(2427).
Channel_10: serving reads(11361), serving writes(871).
Channel_11: serving reads(6880), serving writes(806).
Channel_12: serving reads(4976), serving writes(482).
Channel_13: serving reads(5335), serving writes(610).
Channel_14: serving reads(4600), serving writes(327).
Channel_15: serving reads(4166), serving writes(173).
Channel_16: serving reads(4097), serving writes(132).
Channel_17: serving reads(4467), serving writes(273).
Channel_18: serving reads(3167), serving writes(141).
Channel_19: serving reads(4043), serving writes(119).
Channel_20: serving reads(4653), serving writes(360).
Channel_21: serving reads(5146), serving writes(548).
Channel_22: serving reads(4133), serving writes(162).
Channel_23: serving reads(4012), serving writes(109).
Channel_24: serving reads(4017), serving writes(111).
Channel_25: serving reads(4034), serving writes(131).
Channel_26: serving reads(3080), serving writes(100).
Channel_27: serving reads(4188), serving writes(204).
Channel_28: serving reads(4101), serving writes(153).
Channel_29: serving reads(4029), serving writes(109).
Channel_30: serving reads(4008), serving writes(104).
Channel_31: serving reads(4008), serving writes(100).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 2976, Cool Access: 875864

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 0, Total Inter-Vault remaps: 0, Total number of intervals: 0


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (2449), hot access (0), error acces (0).
/*BANK*/0->1: cool access (4097), hot access (0), error acces (0).
/*BANK*/0->2: cool access (4123), hot access (0), error acces (0).
/*BANK*/0->3: cool access (0), hot access (0), error acces (0).
/*BANK*/0->4: cool access (0), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (845), hot access (0), error acces (0).
/*BANK*/1->1: cool access (4097), hot access (0), error acces (0).
/*BANK*/1->2: cool access (4105), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (387), hot access (0), error acces (0).
/*BANK*/2->1: cool access (3071), hot access (0), error acces (0).
/*BANK*/2->2: cool access (3075), hot access (0), error acces (0).
/*BANK*/2->3: cool access (0), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (2452), hot access (0), error acces (0).
/*BANK*/3->1: cool access (4099), hot access (0), error acces (0).
/*BANK*/3->2: cool access (4103), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (3450), hot access (0), error acces (0).
/*BANK*/4->1: cool access (5232), hot access (0), error acces (0).
/*BANK*/4->2: cool access (4099), hot access (0), error acces (0).
/*BANK*/4->3: cool access (0), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (746), hot access (0), error acces (0).
/*BANK*/5->1: cool access (4556), hot access (0), error acces (0).
/*BANK*/5->2: cool access (5052), hot access (0), error acces (0).
/*BANK*/5->3: cool access (0), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (969), hot access (0), error acces (0).
/*BANK*/6->1: cool access (4651), hot access (0), error acces (0).
/*BANK*/6->2: cool access (5423), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (956), hot access (0), error acces (0).
/*BANK*/7->1: cool access (4518), hot access (0), error acces (0).
/*BANK*/7->2: cool access (8580), hot access (0), error acces (0).
/*BANK*/7->3: cool access (0), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (1493), hot access (96), error acces (0).
/*BANK*/8->1: cool access (4362), hot access (0), error acces (0).
/*BANK*/8->2: cool access (199005), hot access (0), error acces (0).
/*BANK*/8->3: cool access (0), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (3408), hot access (0), error acces (0).
/*BANK*/9->1: cool access (4599), hot access (0), error acces (0).
/*BANK*/9->2: cool access (60634), hot access (0), error acces (0).
/*BANK*/9->3: cool access (0), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (1465), hot access (0), error acces (0).
/*BANK*/10->1: cool access (3922), hot access (0), error acces (0).
/*BANK*/10->2: cool access (15741), hot access (0), error acces (0).
/*BANK*/10->3: cool access (0), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (3290), hot access (0), error acces (0).
/*BANK*/11->1: cool access (4761), hot access (0), error acces (0).
/*BANK*/11->2: cool access (2867), hot access (0), error acces (0).
/*BANK*/11->3: cool access (0), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (5561), error acces (183).
/*BANK*/12->1: cool access (4714), hot access (349), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (0), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (5829), hot access (250), error acces (0).
/*BANK*/13->1: cool access (5219), hot access (219), error acces (0).
/*BANK*/13->2: cool access (0), hot access (0), error acces (0).
/*BANK*/13->3: cool access (0), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (4099), hot access (843), error acces (0).
/*BANK*/14->1: cool access (4456), hot access (247), error acces (0).
/*BANK*/14->2: cool access (0), hot access (0), error acces (0).
/*BANK*/14->3: cool access (0), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (4121), hot access (0), error acces (0).
/*BANK*/15->1: cool access (4496), hot access (0), error acces (0).
/*BANK*/15->2: cool access (0), hot access (0), error acces (0).
/*BANK*/15->3: cool access (0), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (4308), hot access (4), error acces (0).
/*BANK*/16->1: cool access (4099), hot access (12), error acces (0).
/*BANK*/16->2: cool access (0), hot access (0), error acces (0).
/*BANK*/16->3: cool access (0), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (5106), hot access (0), error acces (0).
/*BANK*/17->1: cool access (4190), hot access (0), error acces (0).
/*BANK*/17->2: cool access (0), hot access (0), error acces (0).
/*BANK*/17->3: cool access (0), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (3075), hot access (10), error acces (0).
/*BANK*/18->1: cool access (3469), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (0), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (4137), hot access (0), error acces (0).
/*BANK*/19->1: cool access (4157), hot access (0), error acces (0).
/*BANK*/19->2: cool access (0), hot access (0), error acces (0).
/*BANK*/19->3: cool access (0), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (5589), hot access (102), error acces (0).
/*BANK*/20->1: cool access (4097), hot access (21), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (0), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (5033), hot access (0), error acces (0).
/*BANK*/21->1: cool access (6065), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (0), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (4114), hot access (12), error acces (0).
/*BANK*/22->1: cool access (4280), hot access (137), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (0), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (4115), hot access (0), error acces (0).
/*BANK*/23->1: cool access (4132), hot access (0), error acces (0).
/*BANK*/23->2: cool access (0), hot access (0), error acces (0).
/*BANK*/23->3: cool access (0), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (4142), error acces (45).
/*BANK*/24->1: cool access (4101), hot access (17), error acces (0).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (0), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (4095), hot access (37), error acces (0).
/*BANK*/25->1: cool access (4101), hot access (78), error acces (0).
/*BANK*/25->2: cool access (0), hot access (0), error acces (0).
/*BANK*/25->3: cool access (0), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (3075), hot access (176), error acces (0).
/*BANK*/26->1: cool access (3075), hot access (6), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (0), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (4381), hot access (0), error acces (0).
/*BANK*/27->1: cool access (4279), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (0), hot access (0), error acces (0).
/*BANK*/27->4: cool access (19), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (4099), hot access (81), error acces (0).
/*BANK*/28->1: cool access (4223), hot access (51), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (0), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (4121), hot access (0), error acces (0).
/*BANK*/29->1: cool access (4147), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (0), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (4097), hot access (24), error acces (0).
/*BANK*/30->1: cool access (4103), hot access (0), error acces (0).
/*BANK*/30->2: cool access (0), hot access (0), error acces (0).
/*BANK*/30->3: cool access (0), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (4107), hot access (0), error acces (0).
/*BANK*/31->1: cool access (4105), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (0), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 12475 Hot Accesses, 553710 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         6.57 W     0.26  J     20.43%
  core-ifetch       1.73 W     0.07  J      5.39%
  core-alu          1.51 W     0.06  J      4.69%
  core-int          1.48 W     0.06  J      4.61%
  core-fp           3.75 W     0.15  J     11.65%
  core-mem          0.66 W     0.03  J      2.05%
  core-other        3.79 W     0.15  J     11.80%
  icache            1.09 W     0.04  J      3.39%
  dcache            1.87 W     0.07  J      5.82%
  l2                1.69 W     0.07  J      5.25%
  l3                3.41 W     0.13  J     10.61%
  dram              4.57 W     0.18  J     14.21%
  other             0.03 W     1.28 mJ      0.10%

  core             19.49 W     0.76  J     60.62%
  cache             8.06 W     0.32  J     25.07%
  total            32.16 W     1.26  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 664.64 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/baseline_roi_splash2_radix_large
