
WRAP_TX_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b050  080002b0  080002b0  000012b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a20  0800b300  0800b300  0000c300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bd20  0800bd20  0000cd20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bd28  0800bd28  0000cd28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bd2c  0800bd2c  0000cd2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000d7b0  24000000  0800bd30  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0001abcc  2400d7b0  080194e0  0001a7b0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2402837c  080194e0  0001b37c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001a7b0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00019078  00000000  00000000  0001a7de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f90  00000000  00000000  00033856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001358  00000000  00000000  000367e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000eff  00000000  00000000  00037b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031922  00000000  00000000  00038a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001b22c  00000000  00000000  0006a361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00143d46  00000000  00000000  0008558d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      000000b8  00000000  00000000  001c92d3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005384  00000000  00000000  001c938c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001ce710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loc    00001363  00000000  00000000  001ce77f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000010  00000000  00000000  001cfae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	2400d7b0 	.word	0x2400d7b0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800b2e8 	.word	0x0800b2e8

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	2400d7b4 	.word	0x2400d7b4
 80002ec:	0800b2e8 	.word	0x0800b2e8

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <recalculate_output>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void recalculate_output(uint8_t * message, uint16_t len) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b08c      	sub	sp, #48	@ 0x30
 80005e4:	af02      	add	r7, sp, #8
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	460b      	mov	r3, r1
 80005ea:	807b      	strh	r3, [r7, #2]

	// Reset symbol buffer from last time
	for(int i = 0; i < NUM_SYMBS; i++) {
 80005ec:	2300      	movs	r3, #0
 80005ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80005f0:	e007      	b.n	8000602 <recalculate_output+0x22>
		symbol_buffer[i] = 0;
 80005f2:	4a77      	ldr	r2, [pc, #476]	@ (80007d0 <recalculate_output+0x1f0>)
 80005f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005f6:	2100      	movs	r1, #0
 80005f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUM_SYMBS; i++) {
 80005fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005fe:	3301      	adds	r3, #1
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
 8000602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000604:	2b84      	cmp	r3, #132	@ 0x84
 8000606:	ddf4      	ble.n	80005f2 <recalculate_output+0x12>
	}

	// Copy received message into temp so we don't change the original (for debugging)
	for (size_t i = 0; i < sizeof(rx_msg); ++i) {
 8000608:	2300      	movs	r3, #0
 800060a:	623b      	str	r3, [r7, #32]
 800060c:	e00b      	b.n	8000626 <recalculate_output+0x46>
		temp_msg[i] = message[i];
 800060e:	687a      	ldr	r2, [r7, #4]
 8000610:	6a3b      	ldr	r3, [r7, #32]
 8000612:	4413      	add	r3, r2
 8000614:	7819      	ldrb	r1, [r3, #0]
 8000616:	4a6f      	ldr	r2, [pc, #444]	@ (80007d4 <recalculate_output+0x1f4>)
 8000618:	6a3b      	ldr	r3, [r7, #32]
 800061a:	4413      	add	r3, r2
 800061c:	460a      	mov	r2, r1
 800061e:	701a      	strb	r2, [r3, #0]
	for (size_t i = 0; i < sizeof(rx_msg); ++i) {
 8000620:	6a3b      	ldr	r3, [r7, #32]
 8000622:	3301      	adds	r3, #1
 8000624:	623b      	str	r3, [r7, #32]
 8000626:	6a3b      	ldr	r3, [r7, #32]
 8000628:	2b04      	cmp	r3, #4
 800062a:	d9f0      	bls.n	800060e <recalculate_output+0x2e>
	}

	// put the packet header in the symbol buffer
	memcpy(symbol_buffer, packet_header, 4*PACKET_HEADER_LEN);
 800062c:	4a68      	ldr	r2, [pc, #416]	@ (80007d0 <recalculate_output+0x1f0>)
 800062e:	4b6a      	ldr	r3, [pc, #424]	@ (80007d8 <recalculate_output+0x1f8>)
 8000630:	4614      	mov	r4, r2
 8000632:	461d      	mov	r5, r3
 8000634:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000636:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000638:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000640:	682b      	ldr	r3, [r5, #0]
 8000642:	6023      	str	r3, [r4, #0]
				}
			}
		}

	#elif REPETITION_CODE_FLAG
		for(int i = 0; i < len; i++) {
 8000644:	2300      	movs	r3, #0
 8000646:	61fb      	str	r3, [r7, #28]
 8000648:	e038      	b.n	80006bc <recalculate_output+0xdc>
			for(int j = 0; j < 8; j++) {
 800064a:	2300      	movs	r3, #0
 800064c:	61bb      	str	r3, [r7, #24]
 800064e:	e02f      	b.n	80006b0 <recalculate_output+0xd0>
				for(int k = 0; k < REPETITION_INVERSE_CODERATE; k++){
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]
 8000654:	e01b      	b.n	800068e <recalculate_output+0xae>
					symbol_buffer[PACKET_HEADER_LEN + BITS_PER_CHAR - 1 + BITS_PER_CHAR*i - REPETITION_INVERSE_CODERATE*j - k] = 2 * (int)(temp_msg[i] & 0x01) - 1;
 8000656:	4a5f      	ldr	r2, [pc, #380]	@ (80007d4 <recalculate_output+0x1f4>)
 8000658:	69fb      	ldr	r3, [r7, #28]
 800065a:	4413      	add	r3, r2
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	f003 0301 	and.w	r3, r3, #1
 8000662:	0059      	lsls	r1, r3, #1
 8000664:	69fa      	ldr	r2, [r7, #28]
 8000666:	4613      	mov	r3, r2
 8000668:	005b      	lsls	r3, r3, #1
 800066a:	4413      	add	r3, r2
 800066c:	00db      	lsls	r3, r3, #3
 800066e:	f103 0224 	add.w	r2, r3, #36	@ 0x24
 8000672:	69bb      	ldr	r3, [r7, #24]
 8000674:	4618      	mov	r0, r3
 8000676:	009b      	lsls	r3, r3, #2
 8000678:	1ac3      	subs	r3, r0, r3
 800067a:	441a      	add	r2, r3
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	1e4a      	subs	r2, r1, #1
 8000682:	4953      	ldr	r1, [pc, #332]	@ (80007d0 <recalculate_output+0x1f0>)
 8000684:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				for(int k = 0; k < REPETITION_INVERSE_CODERATE; k++){
 8000688:	697b      	ldr	r3, [r7, #20]
 800068a:	3301      	adds	r3, #1
 800068c:	617b      	str	r3, [r7, #20]
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	2b02      	cmp	r3, #2
 8000692:	dde0      	ble.n	8000656 <recalculate_output+0x76>
				}
				temp_msg[i] = temp_msg[i] >> 1;
 8000694:	4a4f      	ldr	r2, [pc, #316]	@ (80007d4 <recalculate_output+0x1f4>)
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	4413      	add	r3, r2
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	085b      	lsrs	r3, r3, #1
 800069e:	b2d9      	uxtb	r1, r3
 80006a0:	4a4c      	ldr	r2, [pc, #304]	@ (80007d4 <recalculate_output+0x1f4>)
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	4413      	add	r3, r2
 80006a6:	460a      	mov	r2, r1
 80006a8:	701a      	strb	r2, [r3, #0]
			for(int j = 0; j < 8; j++) {
 80006aa:	69bb      	ldr	r3, [r7, #24]
 80006ac:	3301      	adds	r3, #1
 80006ae:	61bb      	str	r3, [r7, #24]
 80006b0:	69bb      	ldr	r3, [r7, #24]
 80006b2:	2b07      	cmp	r3, #7
 80006b4:	ddcc      	ble.n	8000650 <recalculate_output+0x70>
		for(int i = 0; i < len; i++) {
 80006b6:	69fb      	ldr	r3, [r7, #28]
 80006b8:	3301      	adds	r3, #1
 80006ba:	61fb      	str	r3, [r7, #28]
 80006bc:	887b      	ldrh	r3, [r7, #2]
 80006be:	69fa      	ldr	r2, [r7, #28]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbc2      	blt.n	800064a <recalculate_output+0x6a>
		}

	#endif

    // upsample symbols
    for (int i = 0; i < DAC_BUF_LEN; i++) {
 80006c4:	2300      	movs	r3, #0
 80006c6:	613b      	str	r3, [r7, #16]
 80006c8:	e02b      	b.n	8000722 <recalculate_output+0x142>
	    if (i % SPS == 0) {
 80006ca:	693a      	ldr	r2, [r7, #16]
 80006cc:	4b43      	ldr	r3, [pc, #268]	@ (80007dc <recalculate_output+0x1fc>)
 80006ce:	fb83 1302 	smull	r1, r3, r3, r2
 80006d2:	1159      	asrs	r1, r3, #5
 80006d4:	17d3      	asrs	r3, r2, #31
 80006d6:	1acb      	subs	r3, r1, r3
 80006d8:	2164      	movs	r1, #100	@ 0x64
 80006da:	fb01 f303 	mul.w	r3, r1, r3
 80006de:	1ad3      	subs	r3, r2, r3
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d114      	bne.n	800070e <recalculate_output+0x12e>
		    buf1[i] = (symbol_buffer[i / SPS]);
 80006e4:	693b      	ldr	r3, [r7, #16]
 80006e6:	4a3d      	ldr	r2, [pc, #244]	@ (80007dc <recalculate_output+0x1fc>)
 80006e8:	fb82 1203 	smull	r1, r2, r2, r3
 80006ec:	1152      	asrs	r2, r2, #5
 80006ee:	17db      	asrs	r3, r3, #31
 80006f0:	1ad3      	subs	r3, r2, r3
 80006f2:	4a37      	ldr	r2, [pc, #220]	@ (80007d0 <recalculate_output+0x1f0>)
 80006f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006f8:	ee07 3a90 	vmov	s15, r3
 80006fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000700:	4a37      	ldr	r2, [pc, #220]	@ (80007e0 <recalculate_output+0x200>)
 8000702:	693b      	ldr	r3, [r7, #16]
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	4413      	add	r3, r2
 8000708:	edc3 7a00 	vstr	s15, [r3]
 800070c:	e006      	b.n	800071c <recalculate_output+0x13c>
	    }
	    else {
		    buf1[i] = 0;
 800070e:	4a34      	ldr	r2, [pc, #208]	@ (80007e0 <recalculate_output+0x200>)
 8000710:	693b      	ldr	r3, [r7, #16]
 8000712:	009b      	lsls	r3, r3, #2
 8000714:	4413      	add	r3, r2
 8000716:	f04f 0200 	mov.w	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < DAC_BUF_LEN; i++) {
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	3301      	adds	r3, #1
 8000720:	613b      	str	r3, [r7, #16]
 8000722:	693b      	ldr	r3, [r7, #16]
 8000724:	f243 32f3 	movw	r2, #13299	@ 0x33f3
 8000728:	4293      	cmp	r3, r2
 800072a:	ddce      	ble.n	80006ca <recalculate_output+0xea>
	    }
    }

    // filter
    arm_conv_f32(buf1, DAC_BUF_LEN, RRC, RRC_LEN, buf2);
 800072c:	4b2d      	ldr	r3, [pc, #180]	@ (80007e4 <recalculate_output+0x204>)
 800072e:	9300      	str	r3, [sp, #0]
 8000730:	f240 13f5 	movw	r3, #501	@ 0x1f5
 8000734:	4a2c      	ldr	r2, [pc, #176]	@ (80007e8 <recalculate_output+0x208>)
 8000736:	f243 31f4 	movw	r1, #13300	@ 0x33f4
 800073a:	4829      	ldr	r0, [pc, #164]	@ (80007e0 <recalculate_output+0x200>)
 800073c:	f009 fd42 	bl	800a1c4 <arm_conv_f32>

    // modulate
	for (int i = 0; i < DAC_BUF_LEN + RRC_LEN - 1; i++) {
 8000740:	2300      	movs	r3, #0
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	e02b      	b.n	800079e <recalculate_output+0x1be>
		dac_buf[i] = 0x800 + 5.5 * 0x7FF*cos(2 * M_PI * FC / FS * i) *  buf2[i];
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	ee07 3a90 	vmov	s15, r3
 800074c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000750:	ed9f 6b19 	vldr	d6, [pc, #100]	@ 80007b8 <recalculate_output+0x1d8>
 8000754:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000758:	eeb0 0b47 	vmov.f64	d0, d7
 800075c:	f009 fff8 	bl	800a750 <cos>
 8000760:	eeb0 7b40 	vmov.f64	d7, d0
 8000764:	ed9f 6b16 	vldr	d6, [pc, #88]	@ 80007c0 <recalculate_output+0x1e0>
 8000768:	ee27 6b06 	vmul.f64	d6, d7, d6
 800076c:	4a1d      	ldr	r2, [pc, #116]	@ (80007e4 <recalculate_output+0x204>)
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	4413      	add	r3, r2
 8000774:	edd3 7a00 	vldr	s15, [r3]
 8000778:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800077c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000780:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 80007c8 <recalculate_output+0x1e8>
 8000784:	ee37 7b06 	vadd.f64	d7, d7, d6
 8000788:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800078c:	ee17 1a90 	vmov	r1, s15
 8000790:	4a16      	ldr	r2, [pc, #88]	@ (80007ec <recalculate_output+0x20c>)
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < DAC_BUF_LEN + RRC_LEN - 1; i++) {
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	3301      	adds	r3, #1
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	f243 52e7 	movw	r2, #13799	@ 0x35e7
 80007a4:	4293      	cmp	r3, r2
 80007a6:	ddce      	ble.n	8000746 <recalculate_output+0x166>
	}
}
 80007a8:	bf00      	nop
 80007aa:	bf00      	nop
 80007ac:	3728      	adds	r7, #40	@ 0x28
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bdb0      	pop	{r4, r5, r7, pc}
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	769cf0e0 	.word	0x769cf0e0
 80007bc:	3ff41b2f 	.word	0x3ff41b2f
 80007c0:	00000000 	.word	0x00000000
 80007c4:	40c5fd40 	.word	0x40c5fd40
 80007c8:	00000000 	.word	0x00000000
 80007cc:	40a00000 	.word	0x40a00000
 80007d0:	2400d9e4 	.word	0x2400d9e4
 80007d4:	24028370 	.word	0x24028370
 80007d8:	0800bad4 	.word	0x0800bad4
 80007dc:	51eb851f 	.word	0x51eb851f
 80007e0:	2400dbf8 	.word	0x2400dbf8
 80007e4:	2401abc8 	.word	0x2401abc8
 80007e8:	0800b300 	.word	0x0800b300
 80007ec:	24000000 	.word	0x24000000

080007f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f6:	f000 fcf1 	bl	80011dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007fa:	f000 f833 	bl	8000864 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007fe:	f000 f9f1 	bl	8000be4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000802:	f000 f9c7 	bl	8000b94 <MX_DMA_Init>
  MX_TIM6_Init();
 8000806:	f000 f943 	bl	8000a90 <MX_TIM6_Init>
  MX_DAC1_Init();
 800080a:	f000 f8ef 	bl	80009ec <MX_DAC1_Init>
  MX_OPAMP1_Init();
 800080e:	f000 f91f 	bl	8000a50 <MX_OPAMP1_Init>
  MX_USART3_UART_Init();
 8000812:	f000 f973 	bl	8000afc <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_OPAMP_Start(&hopamp1);
 8000816:	480d      	ldr	r0, [pc, #52]	@ (800084c <main+0x5c>)
 8000818:	f004 fb06 	bl	8004e28 <HAL_OPAMP_Start>
  HAL_TIM_Base_Start(&htim6);
 800081c:	480c      	ldr	r0, [pc, #48]	@ (8000850 <main+0x60>)
 800081e:	f007 fa55 	bl	8007ccc <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 8000822:	2100      	movs	r1, #0
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <main+0x64>)
 8000826:	f000 fea8 	bl	800157a <HAL_DAC_Start>
  HAL_UART_Receive_DMA(&huart3, (uint8_t *)rx_msg, sizeof(rx_msg));
 800082a:	2205      	movs	r2, #5
 800082c:	490a      	ldr	r1, [pc, #40]	@ (8000858 <main+0x68>)
 800082e:	480b      	ldr	r0, [pc, #44]	@ (800085c <main+0x6c>)
 8000830:	f007 fcce 	bl	80081d0 <HAL_UART_Receive_DMA>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)dac_buf, DAC_BUF_LEN + RRC_LEN - 1, DAC_ALIGN_12B_R);
 8000834:	2300      	movs	r3, #0
 8000836:	9300      	str	r3, [sp, #0]
 8000838:	f243 53e8 	movw	r3, #13800	@ 0x35e8
 800083c:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <main+0x70>)
 800083e:	2100      	movs	r1, #0
 8000840:	4804      	ldr	r0, [pc, #16]	@ (8000854 <main+0x64>)
 8000842:	f000 fef1 	bl	8001628 <HAL_DAC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000846:	bf00      	nop
 8000848:	e7fd      	b.n	8000846 <main+0x56>
 800084a:	bf00      	nop
 800084c:	2400d858 	.word	0x2400d858
 8000850:	2400d88c 	.word	0x2400d88c
 8000854:	2400d7cc 	.word	0x2400d7cc
 8000858:	24028368 	.word	0x24028368
 800085c:	2400d8d8 	.word	0x2400d8d8
 8000860:	24000000 	.word	0x24000000

08000864 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	b0a4      	sub	sp, #144	@ 0x90
 8000868:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800086a:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800086e:	224c      	movs	r2, #76	@ 0x4c
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f009 ff40 	bl	800a6f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000878:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800087c:	2220      	movs	r2, #32
 800087e:	2100      	movs	r1, #0
 8000880:	4618      	mov	r0, r3
 8000882:	f009 ff39 	bl	800a6f8 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8000886:	f107 030c 	add.w	r3, r7, #12
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]
 8000896:	615a      	str	r2, [r3, #20]

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 8000898:	4b52      	ldr	r3, [pc, #328]	@ (80009e4 <SystemClock_Config+0x180>)
 800089a:	f04f 32ff 	mov.w	r2, #4294967295
 800089e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008a2:	2004      	movs	r0, #4
 80008a4:	f004 fb02 	bl	8004eac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80008a8:	2300      	movs	r3, #0
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	4b4e      	ldr	r3, [pc, #312]	@ (80009e8 <SystemClock_Config+0x184>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	4a4d      	ldr	r2, [pc, #308]	@ (80009e8 <SystemClock_Config+0x184>)
 80008b2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b4b      	ldr	r3, [pc, #300]	@ (80009e8 <SystemClock_Config+0x184>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008c0:	60bb      	str	r3, [r7, #8]
 80008c2:	68bb      	ldr	r3, [r7, #8]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008c4:	bf00      	nop
 80008c6:	4b48      	ldr	r3, [pc, #288]	@ (80009e8 <SystemClock_Config+0x184>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008d2:	d1f8      	bne.n	80008c6 <SystemClock_Config+0x62>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008d4:	f004 fada 	bl	8004e8c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008d8:	4b42      	ldr	r3, [pc, #264]	@ (80009e4 <SystemClock_Config+0x180>)
 80008da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80008dc:	4a41      	ldr	r2, [pc, #260]	@ (80009e4 <SystemClock_Config+0x180>)
 80008de:	f023 0318 	bic.w	r3, r3, #24
 80008e2:	6713      	str	r3, [r2, #112]	@ 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 80008e4:	232f      	movs	r3, #47	@ 0x2f
 80008e6:	647b      	str	r3, [r7, #68]	@ 0x44
                              |RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008e8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008ee:	2301      	movs	r3, #1
 80008f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80008f2:	2301      	movs	r3, #1
 80008f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80008f6:	2340      	movs	r3, #64	@ 0x40
 80008f8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80008fa:	2301      	movs	r3, #1
 80008fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80008fe:	2301      	movs	r3, #1
 8000900:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000902:	2302      	movs	r3, #2
 8000904:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000906:	2302      	movs	r3, #2
 8000908:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800090a:	2301      	movs	r3, #1
 800090c:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLN = 70;
 800090e:	2346      	movs	r3, #70	@ 0x46
 8000910:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000912:	2302      	movs	r3, #2
 8000914:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000916:	2304      	movs	r3, #4
 8000918:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800091a:	2302      	movs	r3, #2
 800091c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000920:	230c      	movs	r3, #12
 8000922:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000926:	2300      	movs	r3, #0
 8000928:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800092c:	2300      	movs	r3, #0
 800092e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000932:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000936:	4618      	mov	r0, r3
 8000938:	f004 fb12 	bl	8004f60 <HAL_RCC_OscConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000942:	f000 f9d9 	bl	8000cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000946:	233f      	movs	r3, #63	@ 0x3f
 8000948:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800094a:	2303      	movs	r3, #3
 800094c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800094e:	2300      	movs	r3, #0
 8000950:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000952:	2300      	movs	r3, #0
 8000954:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000956:	2340      	movs	r3, #64	@ 0x40
 8000958:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800095a:	2340      	movs	r3, #64	@ 0x40
 800095c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800095e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000962:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000964:	2340      	movs	r3, #64	@ 0x40
 8000966:	643b      	str	r3, [r7, #64]	@ 0x40

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000968:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096c:	2106      	movs	r1, #6
 800096e:	4618      	mov	r0, r3
 8000970:	f004 ff28 	bl	80057c4 <HAL_RCC_ClockConfig>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <SystemClock_Config+0x11a>
  {
    Error_Handler();
 800097a:	f000 f9bd 	bl	8000cf8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 800097e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000982:	2100      	movs	r1, #0
 8000984:	2000      	movs	r0, #0
 8000986:	f005 f8d3 	bl	8005b30 <HAL_RCC_MCOConfig>
  HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_SYSCLK, RCC_MCODIV_1);
 800098a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800098e:	2100      	movs	r1, #0
 8000990:	2001      	movs	r0, #1
 8000992:	f005 f8cd 	bl	8005b30 <HAL_RCC_MCOConfig>

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8000996:	4b13      	ldr	r3, [pc, #76]	@ (80009e4 <SystemClock_Config+0x180>)
 8000998:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 800099c:	4a11      	ldr	r2, [pc, #68]	@ (80009e4 <SystemClock_Config+0x180>)
 800099e:	f043 0302 	orr.w	r3, r3, #2
 80009a2:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <SystemClock_Config+0x180>)
 80009a8:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 80009ac:	f003 0302 	and.w	r3, r3, #2
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	687b      	ldr	r3, [r7, #4]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_LSE;
 80009b8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80009bc:	613b      	str	r3, [r7, #16]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 80009be:	2300      	movs	r3, #0
 80009c0:	617b      	str	r3, [r7, #20]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,32768);
 80009c2:	f240 53b7 	movw	r3, #1463	@ 0x5b7
 80009c6:	61bb      	str	r3, [r7, #24]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 80009c8:	2322      	movs	r3, #34	@ 0x22
 80009ca:	61fb      	str	r3, [r7, #28]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 80009cc:	2320      	movs	r3, #32
 80009ce:	623b      	str	r3, [r7, #32]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 80009d0:	f107 030c 	add.w	r3, r7, #12
 80009d4:	4618      	mov	r0, r3
 80009d6:	f006 ff67 	bl	80078a8 <HAL_RCCEx_CRSConfig>
}
 80009da:	bf00      	nop
 80009dc:	3790      	adds	r7, #144	@ 0x90
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	58024400 	.word	0x58024400
 80009e8:	58024800 	.word	0x58024800

080009ec <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b08a      	sub	sp, #40	@ 0x28
 80009f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009f2:	1d3b      	adds	r3, r7, #4
 80009f4:	2224      	movs	r2, #36	@ 0x24
 80009f6:	2100      	movs	r1, #0
 80009f8:	4618      	mov	r0, r3
 80009fa:	f009 fe7d 	bl	800a6f8 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80009fe:	4b12      	ldr	r3, [pc, #72]	@ (8000a48 <MX_DAC1_Init+0x5c>)
 8000a00:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <MX_DAC1_Init+0x60>)
 8000a02:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a04:	4810      	ldr	r0, [pc, #64]	@ (8000a48 <MX_DAC1_Init+0x5c>)
 8000a06:	f000 fd96 	bl	8001536 <HAL_DAC_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a10:	f000 f972 	bl	8000cf8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8000a18:	2316      	movs	r3, #22
 8000a1a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000a20:	2302      	movs	r3, #2
 8000a22:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000a24:	2300      	movs	r3, #0
 8000a26:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a28:	1d3b      	adds	r3, r7, #4
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	4806      	ldr	r0, [pc, #24]	@ (8000a48 <MX_DAC1_Init+0x5c>)
 8000a30:	f000 fed8 	bl	80017e4 <HAL_DAC_ConfigChannel>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8000a3a:	f000 f95d 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000a3e:	bf00      	nop
 8000a40:	3728      	adds	r7, #40	@ 0x28
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	2400d7cc 	.word	0x2400d7cc
 8000a4c:	40007400 	.word	0x40007400

08000a50 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8000a54:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <MX_OPAMP1_Init+0x38>)
 8000a56:	4a0d      	ldr	r2, [pc, #52]	@ (8000a8c <MX_OPAMP1_Init+0x3c>)
 8000a58:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8000a5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a88 <MX_OPAMP1_Init+0x38>)
 8000a5c:	2260      	movs	r2, #96	@ 0x60
 8000a5e:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_DAC_CH;
 8000a60:	4b09      	ldr	r3, [pc, #36]	@ (8000a88 <MX_OPAMP1_Init+0x38>)
 8000a62:	2204      	movs	r2, #4
 8000a64:	611a      	str	r2, [r3, #16]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_HIGHSPEED;
 8000a66:	4b08      	ldr	r3, [pc, #32]	@ (8000a88 <MX_OPAMP1_Init+0x38>)
 8000a68:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a6c:	605a      	str	r2, [r3, #4]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <MX_OPAMP1_Init+0x38>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8000a74:	4804      	ldr	r0, [pc, #16]	@ (8000a88 <MX_OPAMP1_Init+0x38>)
 8000a76:	f004 f90f 	bl	8004c98 <HAL_OPAMP_Init>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_OPAMP1_Init+0x34>
  {
    Error_Handler();
 8000a80:	f000 f93a 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8000a84:	bf00      	nop
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	2400d858 	.word	0x2400d858
 8000a8c:	40009000 	.word	0x40009000

08000a90 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b084      	sub	sp, #16
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a96:	1d3b      	adds	r3, r7, #4
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000aa0:	4b14      	ldr	r3, [pc, #80]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000aa2:	4a15      	ldr	r2, [pc, #84]	@ (8000af8 <MX_TIM6_Init+0x68>)
 8000aa4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8000aa6:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 55;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000ab4:	2237      	movs	r2, #55	@ 0x37
 8000ab6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000abe:	480d      	ldr	r0, [pc, #52]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000ac0:	f007 f8ac 	bl	8007c1c <HAL_TIM_Base_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8000aca:	f000 f915 	bl	8000cf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000ace:	2320      	movs	r3, #32
 8000ad0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000ad6:	1d3b      	adds	r3, r7, #4
 8000ad8:	4619      	mov	r1, r3
 8000ada:	4806      	ldr	r0, [pc, #24]	@ (8000af4 <MX_TIM6_Init+0x64>)
 8000adc:	f007 fa0c 	bl	8007ef8 <HAL_TIMEx_MasterConfigSynchronization>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8000ae6:	f000 f907 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000aea:	bf00      	nop
 8000aec:	3710      	adds	r7, #16
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	2400d88c 	.word	0x2400d88c
 8000af8:	40001000 	.word	0x40001000

08000afc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b00:	4b22      	ldr	r3, [pc, #136]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b02:	4a23      	ldr	r2, [pc, #140]	@ (8000b90 <MX_USART3_UART_Init+0x94>)
 8000b04:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b06:	4b21      	ldr	r3, [pc, #132]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b08:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b0c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b0e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b14:	4b1d      	ldr	r3, [pc, #116]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b20:	4b1a      	ldr	r3, [pc, #104]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b22:	220c      	movs	r2, #12
 8000b24:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b26:	4b19      	ldr	r3, [pc, #100]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b2c:	4b17      	ldr	r3, [pc, #92]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b32:	4b16      	ldr	r3, [pc, #88]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b38:	4b14      	ldr	r3, [pc, #80]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b3e:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b44:	4811      	ldr	r0, [pc, #68]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b46:	f007 fa65 	bl	8008014 <HAL_UART_Init>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000b50:	f000 f8d2 	bl	8000cf8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b54:	2100      	movs	r1, #0
 8000b56:	480d      	ldr	r0, [pc, #52]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b58:	f009 fa69 	bl	800a02e <HAL_UARTEx_SetTxFifoThreshold>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000b62:	f000 f8c9 	bl	8000cf8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b66:	2100      	movs	r1, #0
 8000b68:	4808      	ldr	r0, [pc, #32]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b6a:	f009 fa9e 	bl	800a0aa <HAL_UARTEx_SetRxFifoThreshold>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000b74:	f000 f8c0 	bl	8000cf8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000b78:	4804      	ldr	r0, [pc, #16]	@ (8000b8c <MX_USART3_UART_Init+0x90>)
 8000b7a:	f009 fa1f 	bl	8009fbc <HAL_UARTEx_DisableFifoMode>
 8000b7e:	4603      	mov	r3, r0
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d001      	beq.n	8000b88 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000b84:	f000 f8b8 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	2400d8d8 	.word	0x2400d8d8
 8000b90:	40004800 	.word	0x40004800

08000b94 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b082      	sub	sp, #8
 8000b98:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b9a:	4b11      	ldr	r3, [pc, #68]	@ (8000be0 <MX_DMA_Init+0x4c>)
 8000b9c:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000ba0:	4a0f      	ldr	r2, [pc, #60]	@ (8000be0 <MX_DMA_Init+0x4c>)
 8000ba2:	f043 0301 	orr.w	r3, r3, #1
 8000ba6:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000baa:	4b0d      	ldr	r3, [pc, #52]	@ (8000be0 <MX_DMA_Init+0x4c>)
 8000bac:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 8000bb0:	f003 0301 	and.w	r3, r3, #1
 8000bb4:	607b      	str	r3, [r7, #4]
 8000bb6:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000bb8:	2200      	movs	r2, #0
 8000bba:	2100      	movs	r1, #0
 8000bbc:	200b      	movs	r0, #11
 8000bbe:	f000 fc86 	bl	80014ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000bc2:	200b      	movs	r0, #11
 8000bc4:	f000 fc9d 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000bc8:	2200      	movs	r2, #0
 8000bca:	2100      	movs	r1, #0
 8000bcc:	200c      	movs	r0, #12
 8000bce:	f000 fc7e 	bl	80014ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000bd2:	200c      	movs	r0, #12
 8000bd4:	f000 fc95 	bl	8001502 <HAL_NVIC_EnableIRQ>

}
 8000bd8:	bf00      	nop
 8000bda:	3708      	adds	r7, #8
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	58024400 	.word	0x58024400

08000be4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	@ 0x28
 8000be8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bea:	f107 0314 	add.w	r3, r7, #20
 8000bee:	2200      	movs	r2, #0
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	605a      	str	r2, [r3, #4]
 8000bf4:	609a      	str	r2, [r3, #8]
 8000bf6:	60da      	str	r2, [r3, #12]
 8000bf8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bfa:	4b31      	ldr	r3, [pc, #196]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000bfc:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c00:	4a2f      	ldr	r2, [pc, #188]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c02:	f043 0304 	orr.w	r3, r3, #4
 8000c06:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c0c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c10:	f003 0304 	and.w	r3, r3, #4
 8000c14:	613b      	str	r3, [r7, #16]
 8000c16:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c18:	4b29      	ldr	r3, [pc, #164]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c1a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c1e:	4a28      	ldr	r2, [pc, #160]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c24:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c28:	4b25      	ldr	r3, [pc, #148]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000c32:	60fb      	str	r3, [r7, #12]
 8000c34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c36:	4b22      	ldr	r3, [pc, #136]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c38:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c3c:	4a20      	ldr	r2, [pc, #128]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c3e:	f043 0308 	orr.w	r3, r3, #8
 8000c42:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c46:	4b1e      	ldr	r3, [pc, #120]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c48:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c4c:	f003 0308 	and.w	r3, r3, #8
 8000c50:	60bb      	str	r3, [r7, #8]
 8000c52:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c54:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c56:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c5a:	4a19      	ldr	r2, [pc, #100]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c5c:	f043 0301 	orr.w	r3, r3, #1
 8000c60:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <MX_GPIO_Init+0xdc>)
 8000c66:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000c6a:	f003 0301 	and.w	r3, r3, #1
 8000c6e:	607b      	str	r3, [r7, #4]
 8000c70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c72:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c80:	2300      	movs	r3, #0
 8000c82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000c84:	2300      	movs	r3, #0
 8000c86:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c88:	f107 0314 	add.w	r3, r7, #20
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480d      	ldr	r0, [pc, #52]	@ (8000cc4 <MX_GPIO_Init+0xe0>)
 8000c90:	f003 fe52 	bl	8004938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4805      	ldr	r0, [pc, #20]	@ (8000cc8 <MX_GPIO_Init+0xe4>)
 8000cb2:	f003 fe41 	bl	8004938 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000cb6:	bf00      	nop
 8000cb8:	3728      	adds	r7, #40	@ 0x28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	58024400 	.word	0x58024400
 8000cc4:	58020800 	.word	0x58020800
 8000cc8:	58020000 	.word	0x58020000

08000ccc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	// TODO: Call a function to generate the waveform corresponding to the new message!
	HAL_UART_Transmit(&huart3, (uint8_t *)rx_msg, NUM_CHARS, 1);
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	2205      	movs	r2, #5
 8000cd8:	4905      	ldr	r1, [pc, #20]	@ (8000cf0 <HAL_UART_RxCpltCallback+0x24>)
 8000cda:	4806      	ldr	r0, [pc, #24]	@ (8000cf4 <HAL_UART_RxCpltCallback+0x28>)
 8000cdc:	f007 f9ea 	bl	80080b4 <HAL_UART_Transmit>
	recalculate_output((uint8_t *) rx_msg, NUM_CHARS);
 8000ce0:	2105      	movs	r1, #5
 8000ce2:	4803      	ldr	r0, [pc, #12]	@ (8000cf0 <HAL_UART_RxCpltCallback+0x24>)
 8000ce4:	f7ff fc7c 	bl	80005e0 <recalculate_output>

}
 8000ce8:	bf00      	nop
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	24028368 	.word	0x24028368
 8000cf4:	2400d8d8 	.word	0x2400d8d8

08000cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfc:	b672      	cpsid	i
}
 8000cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <Error_Handler+0x8>

08000d04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d34 <HAL_MspInit+0x30>)
 8000d0c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000d10:	4a08      	ldr	r2, [pc, #32]	@ (8000d34 <HAL_MspInit+0x30>)
 8000d12:	f043 0302 	orr.w	r3, r3, #2
 8000d16:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000d1a:	4b06      	ldr	r3, [pc, #24]	@ (8000d34 <HAL_MspInit+0x30>)
 8000d1c:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000d20:	f003 0302 	and.w	r3, r3, #2
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d28:	bf00      	nop
 8000d2a:	370c      	adds	r7, #12
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	58024400 	.word	0x58024400

08000d38 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a23      	ldr	r2, [pc, #140]	@ (8000dd4 <HAL_DAC_MspInit+0x9c>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d13f      	bne.n	8000dca <HAL_DAC_MspInit+0x92>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8000d4a:	4b23      	ldr	r3, [pc, #140]	@ (8000dd8 <HAL_DAC_MspInit+0xa0>)
 8000d4c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000d50:	4a21      	ldr	r2, [pc, #132]	@ (8000dd8 <HAL_DAC_MspInit+0xa0>)
 8000d52:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000d56:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000d5a:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd8 <HAL_DAC_MspInit+0xa0>)
 8000d5c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	68fb      	ldr	r3, [r7, #12]

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Stream0;
 8000d68:	4b1c      	ldr	r3, [pc, #112]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8000de0 <HAL_DAC_MspInit+0xa8>)
 8000d6c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 8000d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d70:	2243      	movs	r2, #67	@ 0x43
 8000d72:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d76:	2240      	movs	r2, #64	@ 0x40
 8000d78:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d7a:	4b18      	ldr	r3, [pc, #96]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000d80:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d86:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d88:	4b14      	ldr	r3, [pc, #80]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d8a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d8e:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000d90:	4b12      	ldr	r3, [pc, #72]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d92:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d96:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000d98:	4b10      	ldr	r3, [pc, #64]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000d9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d9e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8000da0:	4b0e      	ldr	r3, [pc, #56]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000da2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000da6:	621a      	str	r2, [r3, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000da8:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000dae:	480b      	ldr	r0, [pc, #44]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000db0:	f000 fee4 	bl	8001b7c <HAL_DMA_Init>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <HAL_DAC_MspInit+0x86>
    {
      Error_Handler();
 8000dba:	f7ff ff9d 	bl	8000cf8 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4a06      	ldr	r2, [pc, #24]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000dc2:	609a      	str	r2, [r3, #8]
 8000dc4:	4a05      	ldr	r2, [pc, #20]	@ (8000ddc <HAL_DAC_MspInit+0xa4>)
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8000dca:	bf00      	nop
 8000dcc:	3710      	adds	r7, #16
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40007400 	.word	0x40007400
 8000dd8:	58024400 	.word	0x58024400
 8000ddc:	2400d7e0 	.word	0x2400d7e0
 8000de0:	40020010 	.word	0x40020010

08000de4 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	@ 0x28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a18      	ldr	r2, [pc, #96]	@ (8000e64 <HAL_OPAMP_MspInit+0x80>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d129      	bne.n	8000e5a <HAL_OPAMP_MspInit+0x76>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8000e06:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <HAL_OPAMP_MspInit+0x84>)
 8000e08:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8000e0c:	4a16      	ldr	r2, [pc, #88]	@ (8000e68 <HAL_OPAMP_MspInit+0x84>)
 8000e0e:	f043 0310 	orr.w	r3, r3, #16
 8000e12:	f8c2 314c 	str.w	r3, [r2, #332]	@ 0x14c
 8000e16:	4b14      	ldr	r3, [pc, #80]	@ (8000e68 <HAL_OPAMP_MspInit+0x84>)
 8000e18:	f8d3 314c 	ldr.w	r3, [r3, #332]	@ 0x14c
 8000e1c:	f003 0310 	and.w	r3, r3, #16
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e24:	4b10      	ldr	r3, [pc, #64]	@ (8000e68 <HAL_OPAMP_MspInit+0x84>)
 8000e26:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000e68 <HAL_OPAMP_MspInit+0x84>)
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000e34:	4b0c      	ldr	r3, [pc, #48]	@ (8000e68 <HAL_OPAMP_MspInit+0x84>)
 8000e36:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000e3a:	f003 0304 	and.w	r3, r3, #4
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP1 GPIO Configuration
    PC4     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e42:	2310      	movs	r3, #16
 8000e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e46:	2303      	movs	r3, #3
 8000e48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e4e:	f107 0314 	add.w	r3, r7, #20
 8000e52:	4619      	mov	r1, r3
 8000e54:	4805      	ldr	r0, [pc, #20]	@ (8000e6c <HAL_OPAMP_MspInit+0x88>)
 8000e56:	f003 fd6f 	bl	8004938 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP1_MspInit 1 */

  /* USER CODE END OPAMP1_MspInit 1 */
  }

}
 8000e5a:	bf00      	nop
 8000e5c:	3728      	adds	r7, #40	@ 0x28
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40009000 	.word	0x40009000
 8000e68:	58024400 	.word	0x58024400
 8000e6c:	58020800 	.word	0x58020800

08000e70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a0b      	ldr	r2, [pc, #44]	@ (8000eac <HAL_TIM_Base_MspInit+0x3c>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d10e      	bne.n	8000ea0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000e82:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x40>)
 8000e84:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000e88:	4a09      	ldr	r2, [pc, #36]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x40>)
 8000e8a:	f043 0310 	orr.w	r3, r3, #16
 8000e8e:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000e92:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x40>)
 8000e94:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000e98:	f003 0310 	and.w	r3, r3, #16
 8000e9c:	60fb      	str	r3, [r7, #12]
 8000e9e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8000ea0:	bf00      	nop
 8000ea2:	3714      	adds	r7, #20
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	40001000 	.word	0x40001000
 8000eb0:	58024400 	.word	0x58024400

08000eb4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b0ba      	sub	sp, #232	@ 0xe8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ebc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ecc:	f107 0310 	add.w	r3, r7, #16
 8000ed0:	22c0      	movs	r2, #192	@ 0xc0
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	f009 fc0f 	bl	800a6f8 <memset>
  if(huart->Instance==USART3)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a42      	ldr	r2, [pc, #264]	@ (8000fe8 <HAL_UART_MspInit+0x134>)
 8000ee0:	4293      	cmp	r3, r2
 8000ee2:	d17d      	bne.n	8000fe0 <HAL_UART_MspInit+0x12c>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ee4:	f04f 0202 	mov.w	r2, #2
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ef6:	f107 0310 	add.w	r3, r7, #16
 8000efa:	4618      	mov	r0, r3
 8000efc:	f005 f858 	bl	8005fb0 <HAL_RCCEx_PeriphCLKConfig>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f06:	f7ff fef7 	bl	8000cf8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f0a:	4b38      	ldr	r3, [pc, #224]	@ (8000fec <HAL_UART_MspInit+0x138>)
 8000f0c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000f10:	4a36      	ldr	r2, [pc, #216]	@ (8000fec <HAL_UART_MspInit+0x138>)
 8000f12:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f16:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8000f1a:	4b34      	ldr	r3, [pc, #208]	@ (8000fec <HAL_UART_MspInit+0x138>)
 8000f1c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8000f20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f24:	60fb      	str	r3, [r7, #12]
 8000f26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f28:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <HAL_UART_MspInit+0x138>)
 8000f2a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f2e:	4a2f      	ldr	r2, [pc, #188]	@ (8000fec <HAL_UART_MspInit+0x138>)
 8000f30:	f043 0308 	orr.w	r3, r3, #8
 8000f34:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000f38:	4b2c      	ldr	r3, [pc, #176]	@ (8000fec <HAL_UART_MspInit+0x138>)
 8000f3a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000f3e:	f003 0308 	and.w	r3, r3, #8
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000f46:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f60:	2307      	movs	r3, #7
 8000f62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f66:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4820      	ldr	r0, [pc, #128]	@ (8000ff0 <HAL_UART_MspInit+0x13c>)
 8000f6e:	f003 fce3 	bl	8004938 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8000f72:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f74:	4a20      	ldr	r2, [pc, #128]	@ (8000ff8 <HAL_UART_MspInit+0x144>)
 8000f76:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8000f78:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f7a:	222d      	movs	r2, #45	@ 0x2d
 8000f7c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000f7e:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f84:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f8c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f90:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f92:	4b18      	ldr	r3, [pc, #96]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f98:	4b16      	ldr	r3, [pc, #88]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000fa0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fa4:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000fa6:	4b13      	ldr	r3, [pc, #76]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000fac:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000fb2:	4810      	ldr	r0, [pc, #64]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000fb4:	f000 fde2 	bl	8001b7c <HAL_DMA_Init>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8000fbe:	f7ff fe9b 	bl	8000cf8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000fc6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000fca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ff4 <HAL_UART_MspInit+0x140>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2100      	movs	r1, #0
 8000fd4:	2027      	movs	r0, #39	@ 0x27
 8000fd6:	f000 fa7a 	bl	80014ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8000fda:	2027      	movs	r0, #39	@ 0x27
 8000fdc:	f000 fa91 	bl	8001502 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000fe0:	bf00      	nop
 8000fe2:	37e8      	adds	r7, #232	@ 0xe8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40004800 	.word	0x40004800
 8000fec:	58024400 	.word	0x58024400
 8000ff0:	58020c00 	.word	0x58020c00
 8000ff4:	2400d96c 	.word	0x2400d96c
 8000ff8:	40020028 	.word	0x40020028

08000ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <NMI_Handler+0x4>

08001004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <HardFault_Handler+0x4>

0800100c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <MemManage_Handler+0x4>

08001014 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <BusFault_Handler+0x4>

0800101c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <UsageFault_Handler+0x4>

08001024 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001052:	f000 f935 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001060:	4802      	ldr	r0, [pc, #8]	@ (800106c <DMA1_Stream0_IRQHandler+0x10>)
 8001062:	f002 f8e7 	bl	8003234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	2400d7e0 	.word	0x2400d7e0

08001070 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <DMA1_Stream1_IRQHandler+0x10>)
 8001076:	f002 f8dd 	bl	8003234 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	2400d96c 	.word	0x2400d96c

08001084 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001088:	4802      	ldr	r0, [pc, #8]	@ (8001094 <USART3_IRQHandler+0x10>)
 800108a:	f007 f8ed 	bl	8008268 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800108e:	bf00      	nop
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	2400d8d8 	.word	0x2400d8d8

08001098 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800109c:	4b32      	ldr	r3, [pc, #200]	@ (8001168 <SystemInit+0xd0>)
 800109e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010a2:	4a31      	ldr	r2, [pc, #196]	@ (8001168 <SystemInit+0xd0>)
 80010a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010ac:	4b2f      	ldr	r3, [pc, #188]	@ (800116c <SystemInit+0xd4>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	f003 030f 	and.w	r3, r3, #15
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d807      	bhi.n	80010c8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010b8:	4b2c      	ldr	r3, [pc, #176]	@ (800116c <SystemInit+0xd4>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f023 030f 	bic.w	r3, r3, #15
 80010c0:	4a2a      	ldr	r2, [pc, #168]	@ (800116c <SystemInit+0xd4>)
 80010c2:	f043 0303 	orr.w	r3, r3, #3
 80010c6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010c8:	4b29      	ldr	r3, [pc, #164]	@ (8001170 <SystemInit+0xd8>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a28      	ldr	r2, [pc, #160]	@ (8001170 <SystemInit+0xd8>)
 80010ce:	f043 0301 	orr.w	r3, r3, #1
 80010d2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010d4:	4b26      	ldr	r3, [pc, #152]	@ (8001170 <SystemInit+0xd8>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010da:	4b25      	ldr	r3, [pc, #148]	@ (8001170 <SystemInit+0xd8>)
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	4924      	ldr	r1, [pc, #144]	@ (8001170 <SystemInit+0xd8>)
 80010e0:	4b24      	ldr	r3, [pc, #144]	@ (8001174 <SystemInit+0xdc>)
 80010e2:	4013      	ands	r3, r2
 80010e4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010e6:	4b21      	ldr	r3, [pc, #132]	@ (800116c <SystemInit+0xd4>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 030c 	and.w	r3, r3, #12
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d007      	beq.n	8001102 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010f2:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <SystemInit+0xd4>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f023 030f 	bic.w	r3, r3, #15
 80010fa:	4a1c      	ldr	r2, [pc, #112]	@ (800116c <SystemInit+0xd4>)
 80010fc:	f043 0303 	orr.w	r3, r3, #3
 8001100:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 8001102:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <SystemInit+0xd8>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001108:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <SystemInit+0xd8>)
 800110a:	2200      	movs	r2, #0
 800110c:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 800110e:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <SystemInit+0xd8>)
 8001110:	2200      	movs	r2, #0
 8001112:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001114:	4b16      	ldr	r3, [pc, #88]	@ (8001170 <SystemInit+0xd8>)
 8001116:	4a18      	ldr	r2, [pc, #96]	@ (8001178 <SystemInit+0xe0>)
 8001118:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800111a:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <SystemInit+0xd8>)
 800111c:	4a17      	ldr	r2, [pc, #92]	@ (800117c <SystemInit+0xe4>)
 800111e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001120:	4b13      	ldr	r3, [pc, #76]	@ (8001170 <SystemInit+0xd8>)
 8001122:	4a17      	ldr	r2, [pc, #92]	@ (8001180 <SystemInit+0xe8>)
 8001124:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001126:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <SystemInit+0xd8>)
 8001128:	2200      	movs	r2, #0
 800112a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800112c:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <SystemInit+0xd8>)
 800112e:	4a14      	ldr	r2, [pc, #80]	@ (8001180 <SystemInit+0xe8>)
 8001130:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <SystemInit+0xd8>)
 8001134:	2200      	movs	r2, #0
 8001136:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001138:	4b0d      	ldr	r3, [pc, #52]	@ (8001170 <SystemInit+0xd8>)
 800113a:	4a11      	ldr	r2, [pc, #68]	@ (8001180 <SystemInit+0xe8>)
 800113c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800113e:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <SystemInit+0xd8>)
 8001140:	2200      	movs	r2, #0
 8001142:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001144:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <SystemInit+0xd8>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a09      	ldr	r2, [pc, #36]	@ (8001170 <SystemInit+0xd8>)
 800114a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800114e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001150:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <SystemInit+0xd8>)
 8001152:	2200      	movs	r2, #0
 8001154:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001156:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <SystemInit+0xec>)
 8001158:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800115c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800115e:	bf00      	nop
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr
 8001168:	e000ed00 	.word	0xe000ed00
 800116c:	52002000 	.word	0x52002000
 8001170:	58024400 	.word	0x58024400
 8001174:	eaf6ed7f 	.word	0xeaf6ed7f
 8001178:	02020200 	.word	0x02020200
 800117c:	01ff0000 	.word	0x01ff0000
 8001180:	01010280 	.word	0x01010280
 8001184:	52004000 	.word	0x52004000

08001188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001188:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 800118c:	f7ff ff84 	bl	8001098 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001190:	480c      	ldr	r0, [pc, #48]	@ (80011c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001192:	490d      	ldr	r1, [pc, #52]	@ (80011c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001194:	4a0d      	ldr	r2, [pc, #52]	@ (80011cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001198:	e002      	b.n	80011a0 <LoopCopyDataInit>

0800119a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800119a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800119c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800119e:	3304      	adds	r3, #4

080011a0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 80011a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011a4:	d3f9      	bcc.n	800119a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011a6:	4a0a      	ldr	r2, [pc, #40]	@ (80011d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011a8:	4c0a      	ldr	r4, [pc, #40]	@ (80011d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011ac:	e001      	b.n	80011b2 <LoopFillZerobss>

080011ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011b0:	3204      	adds	r2, #4

080011b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011b4:	d3fb      	bcc.n	80011ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011b6:	f009 faa7 	bl	800a708 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ba:	f7ff fb19 	bl	80007f0 <main>
  bx  lr
 80011be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011c0:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80011c4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011c8:	2400d7b0 	.word	0x2400d7b0
  ldr r2, =_sidata
 80011cc:	0800bd30 	.word	0x0800bd30
  ldr r2, =_sbss
 80011d0:	2400d7b0 	.word	0x2400d7b0
  ldr r4, =_ebss
 80011d4:	2402837c 	.word	0x2402837c

080011d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d8:	e7fe      	b.n	80011d8 <ADC_IRQHandler>
	...

080011dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011e2:	2003      	movs	r0, #3
 80011e4:	f000 f968 	bl	80014b8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80011e8:	f004 fd0c 	bl	8005c04 <HAL_RCC_GetSysClockFreq>
 80011ec:	4602      	mov	r2, r0
 80011ee:	4b15      	ldr	r3, [pc, #84]	@ (8001244 <HAL_Init+0x68>)
 80011f0:	699b      	ldr	r3, [r3, #24]
 80011f2:	0a1b      	lsrs	r3, r3, #8
 80011f4:	f003 030f 	and.w	r3, r3, #15
 80011f8:	4913      	ldr	r1, [pc, #76]	@ (8001248 <HAL_Init+0x6c>)
 80011fa:	5ccb      	ldrb	r3, [r1, r3]
 80011fc:	f003 031f 	and.w	r3, r3, #31
 8001200:	fa22 f303 	lsr.w	r3, r2, r3
 8001204:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001206:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <HAL_Init+0x68>)
 8001208:	699b      	ldr	r3, [r3, #24]
 800120a:	f003 030f 	and.w	r3, r3, #15
 800120e:	4a0e      	ldr	r2, [pc, #56]	@ (8001248 <HAL_Init+0x6c>)
 8001210:	5cd3      	ldrb	r3, [r2, r3]
 8001212:	f003 031f 	and.w	r3, r3, #31
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	fa22 f303 	lsr.w	r3, r2, r3
 800121c:	4a0b      	ldr	r2, [pc, #44]	@ (800124c <HAL_Init+0x70>)
 800121e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001220:	4a0b      	ldr	r2, [pc, #44]	@ (8001250 <HAL_Init+0x74>)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001226:	200f      	movs	r0, #15
 8001228:	f000 f814 	bl	8001254 <HAL_InitTick>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001232:	2301      	movs	r3, #1
 8001234:	e002      	b.n	800123c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001236:	f7ff fd65 	bl	8000d04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800123a:	2300      	movs	r3, #0
}
 800123c:	4618      	mov	r0, r3
 800123e:	3708      	adds	r7, #8
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	58024400 	.word	0x58024400
 8001248:	0800bb08 	.word	0x0800bb08
 800124c:	2400d7a4 	.word	0x2400d7a4
 8001250:	2400d7a0 	.word	0x2400d7a0

08001254 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <HAL_InitTick+0x60>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d101      	bne.n	8001268 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e021      	b.n	80012ac <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001268:	4b13      	ldr	r3, [pc, #76]	@ (80012b8 <HAL_InitTick+0x64>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <HAL_InitTick+0x60>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	fbb3 f3f1 	udiv	r3, r3, r1
 800127a:	fbb2 f3f3 	udiv	r3, r2, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f94d 	bl	800151e <HAL_SYSTICK_Config>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e00e      	b.n	80012ac <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d80a      	bhi.n	80012aa <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001294:	2200      	movs	r2, #0
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	f04f 30ff 	mov.w	r0, #4294967295
 800129c:	f000 f917 	bl	80014ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4a06      	ldr	r2, [pc, #24]	@ (80012bc <HAL_InitTick+0x68>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	2400d7ac 	.word	0x2400d7ac
 80012b8:	2400d7a0 	.word	0x2400d7a0
 80012bc:	2400d7a8 	.word	0x2400d7a8

080012c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_IncTick+0x20>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_IncTick+0x24>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a04      	ldr	r2, [pc, #16]	@ (80012e4 <HAL_IncTick+0x24>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	2400d7ac 	.word	0x2400d7ac
 80012e4:	24028378 	.word	0x24028378

080012e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return uwTick;
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <HAL_GetTick+0x14>)
 80012ee:	681b      	ldr	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	24028378 	.word	0x24028378

08001300 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001304:	4b03      	ldr	r3, [pc, #12]	@ (8001314 <HAL_GetREVID+0x14>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	0c1b      	lsrs	r3, r3, #16
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	5c001000 	.word	0x5c001000

08001318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001328:	4b0b      	ldr	r3, [pc, #44]	@ (8001358 <__NVIC_SetPriorityGrouping+0x40>)
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001334:	4013      	ands	r3, r2
 8001336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001340:	4b06      	ldr	r3, [pc, #24]	@ (800135c <__NVIC_SetPriorityGrouping+0x44>)
 8001342:	4313      	orrs	r3, r2
 8001344:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001346:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <__NVIC_SetPriorityGrouping+0x40>)
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	60d3      	str	r3, [r2, #12]
}
 800134c:	bf00      	nop
 800134e:	3714      	adds	r7, #20
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000ed00 	.word	0xe000ed00
 800135c:	05fa0000 	.word	0x05fa0000

08001360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001364:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <__NVIC_GetPriorityGrouping+0x18>)
 8001366:	68db      	ldr	r3, [r3, #12]
 8001368:	0a1b      	lsrs	r3, r3, #8
 800136a:	f003 0307 	and.w	r3, r3, #7
}
 800136e:	4618      	mov	r0, r3
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	4603      	mov	r3, r0
 8001384:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001386:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800138a:	2b00      	cmp	r3, #0
 800138c:	db0b      	blt.n	80013a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	f003 021f 	and.w	r2, r3, #31
 8001394:	4907      	ldr	r1, [pc, #28]	@ (80013b4 <__NVIC_EnableIRQ+0x38>)
 8001396:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800139a:	095b      	lsrs	r3, r3, #5
 800139c:	2001      	movs	r0, #1
 800139e:	fa00 f202 	lsl.w	r2, r0, r2
 80013a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013a6:	bf00      	nop
 80013a8:	370c      	adds	r7, #12
 80013aa:	46bd      	mov	sp, r7
 80013ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b0:	4770      	bx	lr
 80013b2:	bf00      	nop
 80013b4:	e000e100 	.word	0xe000e100

080013b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	6039      	str	r1, [r7, #0]
 80013c2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013c4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	db0a      	blt.n	80013e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	490c      	ldr	r1, [pc, #48]	@ (8001404 <__NVIC_SetPriority+0x4c>)
 80013d2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013d6:	0112      	lsls	r2, r2, #4
 80013d8:	b2d2      	uxtb	r2, r2
 80013da:	440b      	add	r3, r1
 80013dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e0:	e00a      	b.n	80013f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	b2da      	uxtb	r2, r3
 80013e6:	4908      	ldr	r1, [pc, #32]	@ (8001408 <__NVIC_SetPriority+0x50>)
 80013e8:	88fb      	ldrh	r3, [r7, #6]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	3b04      	subs	r3, #4
 80013f0:	0112      	lsls	r2, r2, #4
 80013f2:	b2d2      	uxtb	r2, r2
 80013f4:	440b      	add	r3, r1
 80013f6:	761a      	strb	r2, [r3, #24]
}
 80013f8:	bf00      	nop
 80013fa:	370c      	adds	r7, #12
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000e100 	.word	0xe000e100
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800140c:	b480      	push	{r7}
 800140e:	b089      	sub	sp, #36	@ 0x24
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f003 0307 	and.w	r3, r3, #7
 800141e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001420:	69fb      	ldr	r3, [r7, #28]
 8001422:	f1c3 0307 	rsb	r3, r3, #7
 8001426:	2b04      	cmp	r3, #4
 8001428:	bf28      	it	cs
 800142a:	2304      	movcs	r3, #4
 800142c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3304      	adds	r3, #4
 8001432:	2b06      	cmp	r3, #6
 8001434:	d902      	bls.n	800143c <NVIC_EncodePriority+0x30>
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3b03      	subs	r3, #3
 800143a:	e000      	b.n	800143e <NVIC_EncodePriority+0x32>
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001440:	f04f 32ff 	mov.w	r2, #4294967295
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	fa02 f303 	lsl.w	r3, r2, r3
 800144a:	43da      	mvns	r2, r3
 800144c:	68bb      	ldr	r3, [r7, #8]
 800144e:	401a      	ands	r2, r3
 8001450:	697b      	ldr	r3, [r7, #20]
 8001452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	fa01 f303 	lsl.w	r3, r1, r3
 800145e:	43d9      	mvns	r1, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001464:	4313      	orrs	r3, r2
         );
}
 8001466:	4618      	mov	r0, r3
 8001468:	3724      	adds	r7, #36	@ 0x24
 800146a:	46bd      	mov	sp, r7
 800146c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001470:	4770      	bx	lr
	...

08001474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001484:	d301      	bcc.n	800148a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001486:	2301      	movs	r3, #1
 8001488:	e00f      	b.n	80014aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800148a:	4a0a      	ldr	r2, [pc, #40]	@ (80014b4 <SysTick_Config+0x40>)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	3b01      	subs	r3, #1
 8001490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001492:	210f      	movs	r1, #15
 8001494:	f04f 30ff 	mov.w	r0, #4294967295
 8001498:	f7ff ff8e 	bl	80013b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800149c:	4b05      	ldr	r3, [pc, #20]	@ (80014b4 <SysTick_Config+0x40>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014a2:	4b04      	ldr	r3, [pc, #16]	@ (80014b4 <SysTick_Config+0x40>)
 80014a4:	2207      	movs	r2, #7
 80014a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	e000e010 	.word	0xe000e010

080014b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f7ff ff29 	bl	8001318 <__NVIC_SetPriorityGrouping>
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b086      	sub	sp, #24
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	4603      	mov	r3, r0
 80014d6:	60b9      	str	r1, [r7, #8]
 80014d8:	607a      	str	r2, [r7, #4]
 80014da:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014dc:	f7ff ff40 	bl	8001360 <__NVIC_GetPriorityGrouping>
 80014e0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	68b9      	ldr	r1, [r7, #8]
 80014e6:	6978      	ldr	r0, [r7, #20]
 80014e8:	f7ff ff90 	bl	800140c <NVIC_EncodePriority>
 80014ec:	4602      	mov	r2, r0
 80014ee:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014f2:	4611      	mov	r1, r2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff ff5f 	bl	80013b8 <__NVIC_SetPriority>
}
 80014fa:	bf00      	nop
 80014fc:	3718      	adds	r7, #24
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800150c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff ff33 	bl	800137c <__NVIC_EnableIRQ>
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}

0800151e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800151e:	b580      	push	{r7, lr}
 8001520:	b082      	sub	sp, #8
 8001522:	af00      	add	r7, sp, #0
 8001524:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ffa4 	bl	8001474 <SysTick_Config>
 800152c:	4603      	mov	r3, r0
}
 800152e:	4618      	mov	r0, r3
 8001530:	3708      	adds	r7, #8
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d101      	bne.n	8001548 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8001544:	2301      	movs	r3, #1
 8001546:	e014      	b.n	8001572 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	791b      	ldrb	r3, [r3, #4]
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	d105      	bne.n	800155e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2200      	movs	r2, #0
 8001556:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001558:	6878      	ldr	r0, [r7, #4]
 800155a:	f7ff fbed 	bl	8000d38 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2202      	movs	r2, #2
 8001562:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2200      	movs	r2, #0
 8001568:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2201      	movs	r2, #1
 800156e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}

0800157a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800157a:	b480      	push	{r7}
 800157c:	b083      	sub	sp, #12
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e046      	b.n	800161c <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	795b      	ldrb	r3, [r3, #5]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d101      	bne.n	800159a <HAL_DAC_Start+0x20>
 8001596:	2302      	movs	r3, #2
 8001598:	e040      	b.n	800161c <HAL_DAC_Start+0xa2>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2201      	movs	r2, #1
 800159e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2202      	movs	r2, #2
 80015a4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6819      	ldr	r1, [r3, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	f003 0310 	and.w	r3, r3, #16
 80015b2:	2201      	movs	r2, #1
 80015b4:	409a      	lsls	r2, r3
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	430a      	orrs	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d10f      	bne.n	80015e4 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d11d      	bne.n	800160e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f042 0201 	orr.w	r2, r2, #1
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	e014      	b.n	800160e <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	f003 0310 	and.w	r3, r3, #16
 80015f4:	2102      	movs	r1, #2
 80015f6:	fa01 f303 	lsl.w	r3, r1, r3
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d107      	bne.n	800160e <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	685a      	ldr	r2, [r3, #4]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f042 0202 	orr.w	r2, r2, #2
 800160c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2201      	movs	r2, #1
 8001612:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	60f8      	str	r0, [r7, #12]
 8001630:	60b9      	str	r1, [r7, #8]
 8001632:	607a      	str	r2, [r7, #4]
 8001634:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e0a2      	b.n	8001786 <HAL_DAC_Start_DMA+0x15e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	795b      	ldrb	r3, [r3, #5]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d101      	bne.n	800164c <HAL_DAC_Start_DMA+0x24>
 8001648:	2302      	movs	r3, #2
 800164a:	e09c      	b.n	8001786 <HAL_DAC_Start_DMA+0x15e>
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2201      	movs	r2, #1
 8001650:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	2202      	movs	r2, #2
 8001656:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d129      	bne.n	80016b2 <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	4a4b      	ldr	r2, [pc, #300]	@ (8001790 <HAL_DAC_Start_DMA+0x168>)
 8001664:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	4a4a      	ldr	r2, [pc, #296]	@ (8001794 <HAL_DAC_Start_DMA+0x16c>)
 800166c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	4a49      	ldr	r2, [pc, #292]	@ (8001798 <HAL_DAC_Start_DMA+0x170>)
 8001674:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001684:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_DAC_Start_DMA+0x6c>
 800168c:	6a3b      	ldr	r3, [r7, #32]
 800168e:	2b04      	cmp	r3, #4
 8001690:	d005      	beq.n	800169e <HAL_DAC_Start_DMA+0x76>
 8001692:	e009      	b.n	80016a8 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	3308      	adds	r3, #8
 800169a:	613b      	str	r3, [r7, #16]
        break;
 800169c:	e033      	b.n	8001706 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	330c      	adds	r3, #12
 80016a4:	613b      	str	r3, [r7, #16]
        break;
 80016a6:	e02e      	b.n	8001706 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	3310      	adds	r3, #16
 80016ae:	613b      	str	r3, [r7, #16]
        break;
 80016b0:	e029      	b.n	8001706 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	4a39      	ldr	r2, [pc, #228]	@ (800179c <HAL_DAC_Start_DMA+0x174>)
 80016b8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	4a38      	ldr	r2, [pc, #224]	@ (80017a0 <HAL_DAC_Start_DMA+0x178>)
 80016c0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	4a37      	ldr	r2, [pc, #220]	@ (80017a4 <HAL_DAC_Start_DMA+0x17c>)
 80016c8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016d8:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 80016da:	6a3b      	ldr	r3, [r7, #32]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d003      	beq.n	80016e8 <HAL_DAC_Start_DMA+0xc0>
 80016e0:	6a3b      	ldr	r3, [r7, #32]
 80016e2:	2b04      	cmp	r3, #4
 80016e4:	d005      	beq.n	80016f2 <HAL_DAC_Start_DMA+0xca>
 80016e6:	e009      	b.n	80016fc <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3314      	adds	r3, #20
 80016ee:	613b      	str	r3, [r7, #16]
        break;
 80016f0:	e009      	b.n	8001706 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	3318      	adds	r3, #24
 80016f8:	613b      	str	r3, [r7, #16]
        break;
 80016fa:	e004      	b.n	8001706 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	331c      	adds	r3, #28
 8001702:	613b      	str	r3, [r7, #16]
        break;
 8001704:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d111      	bne.n	8001730 <HAL_DAC_Start_DMA+0x108>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800171a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	6898      	ldr	r0, [r3, #8]
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	f000 fdb7 	bl	8002298 <HAL_DMA_Start_IT>
 800172a:	4603      	mov	r3, r0
 800172c:	75fb      	strb	r3, [r7, #23]
 800172e:	e010      	b.n	8001752 <HAL_DAC_Start_DMA+0x12a>
  }

  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800173e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	68d8      	ldr	r0, [r3, #12]
 8001744:	6879      	ldr	r1, [r7, #4]
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	f000 fda5 	bl	8002298 <HAL_DMA_Start_IT>
 800174e:	4603      	mov	r3, r0
 8001750:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	2200      	movs	r2, #0
 8001756:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8001758:	7dfb      	ldrb	r3, [r7, #23]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d10c      	bne.n	8001778 <HAL_DAC_Start_DMA+0x150>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	6819      	ldr	r1, [r3, #0]
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f003 0310 	and.w	r3, r3, #16
 800176a:	2201      	movs	r2, #1
 800176c:	409a      	lsls	r2, r3
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	430a      	orrs	r2, r1
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	e005      	b.n	8001784 <HAL_DAC_Start_DMA+0x15c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	f043 0204 	orr.w	r2, r3, #4
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8001784:	7dfb      	ldrb	r3, [r7, #23]
}
 8001786:	4618      	mov	r0, r3
 8001788:	3718      	adds	r7, #24
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	08001a69 	.word	0x08001a69
 8001794:	08001a8b 	.word	0x08001a8b
 8001798:	08001aa7 	.word	0x08001aa7
 800179c:	08001b11 	.word	0x08001b11
 80017a0:	08001b33 	.word	0x08001b33
 80017a4:	08001b4f 	.word	0x08001b4f

080017a8 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b083      	sub	sp, #12
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr

080017bc <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017bc:	b480      	push	{r7}
 80017be:	b083      	sub	sp, #12
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	@ 0x28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	60f8      	str	r0, [r7, #12]
 80017ec:	60b9      	str	r1, [r7, #8]
 80017ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80017f0:	2300      	movs	r3, #0
 80017f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d002      	beq.n	8001802 <HAL_DAC_ConfigChannel+0x1e>
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d101      	bne.n	8001806 <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e12a      	b.n	8001a5c <HAL_DAC_ConfigChannel+0x278>
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	795b      	ldrb	r3, [r3, #5]
 800180a:	2b01      	cmp	r3, #1
 800180c:	d101      	bne.n	8001812 <HAL_DAC_ConfigChannel+0x2e>
 800180e:	2302      	movs	r3, #2
 8001810:	e124      	b.n	8001a5c <HAL_DAC_ConfigChannel+0x278>
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2201      	movs	r2, #1
 8001816:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2202      	movs	r2, #2
 800181c:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	2b04      	cmp	r3, #4
 8001824:	d17a      	bne.n	800191c <HAL_DAC_ConfigChannel+0x138>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8001826:	f7ff fd5f 	bl	80012e8 <HAL_GetTick>
 800182a:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d13d      	bne.n	80018ae <HAL_DAC_ConfigChannel+0xca>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001832:	e018      	b.n	8001866 <HAL_DAC_ConfigChannel+0x82>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001834:	f7ff fd58 	bl	80012e8 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b01      	cmp	r3, #1
 8001840:	d911      	bls.n	8001866 <HAL_DAC_ConfigChannel+0x82>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001848:	4b86      	ldr	r3, [pc, #536]	@ (8001a64 <HAL_DAC_ConfigChannel+0x280>)
 800184a:	4013      	ands	r3, r2
 800184c:	2b00      	cmp	r3, #0
 800184e:	d00a      	beq.n	8001866 <HAL_DAC_ConfigChannel+0x82>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	691b      	ldr	r3, [r3, #16]
 8001854:	f043 0208 	orr.w	r2, r3, #8
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	2203      	movs	r2, #3
 8001860:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e0fa      	b.n	8001a5c <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800186c:	4b7d      	ldr	r3, [pc, #500]	@ (8001a64 <HAL_DAC_ConfigChannel+0x280>)
 800186e:	4013      	ands	r3, r2
 8001870:	2b00      	cmp	r3, #0
 8001872:	d1df      	bne.n	8001834 <HAL_DAC_ConfigChannel+0x50>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	6992      	ldr	r2, [r2, #24]
 800187c:	641a      	str	r2, [r3, #64]	@ 0x40
 800187e:	e020      	b.n	80018c2 <HAL_DAC_ConfigChannel+0xde>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001880:	f7ff fd32 	bl	80012e8 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b01      	cmp	r3, #1
 800188c:	d90f      	bls.n	80018ae <HAL_DAC_ConfigChannel+0xca>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001894:	2b00      	cmp	r3, #0
 8001896:	da0a      	bge.n	80018ae <HAL_DAC_ConfigChannel+0xca>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	f043 0208 	orr.w	r2, r3, #8
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2203      	movs	r2, #3
 80018a8:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80018aa:	2303      	movs	r3, #3
 80018ac:	e0d6      	b.n	8001a5c <HAL_DAC_ConfigChannel+0x278>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	dbe3      	blt.n	8001880 <HAL_DAC_ConfigChannel+0x9c>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	68ba      	ldr	r2, [r7, #8]
 80018be:	6992      	ldr	r2, [r2, #24]
 80018c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	f003 0310 	and.w	r3, r3, #16
 80018ce:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80018d2:	fa01 f303 	lsl.w	r3, r1, r3
 80018d6:	43db      	mvns	r3, r3
 80018d8:	ea02 0103 	and.w	r1, r2, r3
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	69da      	ldr	r2, [r3, #28]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	f003 0310 	and.w	r3, r3, #16
 80018e6:	409a      	lsls	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	f003 0310 	and.w	r3, r3, #16
 80018fc:	21ff      	movs	r1, #255	@ 0xff
 80018fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001902:	43db      	mvns	r3, r3
 8001904:	ea02 0103 	and.w	r1, r2, r3
 8001908:	68bb      	ldr	r3, [r7, #8]
 800190a:	6a1a      	ldr	r2, [r3, #32]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f003 0310 	and.w	r3, r3, #16
 8001912:	409a      	lsls	r2, r3
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	691b      	ldr	r3, [r3, #16]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d11d      	bne.n	8001960 <HAL_DAC_ConfigChannel+0x17c>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800192a:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f003 0310 	and.w	r3, r3, #16
 8001932:	221f      	movs	r2, #31
 8001934:	fa02 f303 	lsl.w	r3, r2, r3
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8001940:	68bb      	ldr	r3, [r7, #8]
 8001942:	695b      	ldr	r3, [r3, #20]
 8001944:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f003 0310 	and.w	r3, r3, #16
 800194c:	697a      	ldr	r2, [r7, #20]
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	69ba      	ldr	r2, [r7, #24]
 8001954:	4313      	orrs	r3, r2
 8001956:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	69ba      	ldr	r2, [r7, #24]
 800195e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001966:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	f003 0310 	and.w	r3, r3, #16
 800196e:	2207      	movs	r2, #7
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	69ba      	ldr	r2, [r7, #24]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	68db      	ldr	r3, [r3, #12]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d102      	bne.n	800198a <HAL_DAC_ConfigChannel+0x1a6>
  {
    connectOnChip = 0x00000000UL;
 8001984:	2300      	movs	r3, #0
 8001986:	627b      	str	r3, [r7, #36]	@ 0x24
 8001988:	e00f      	b.n	80019aa <HAL_DAC_ConfigChannel+0x1c6>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	2b02      	cmp	r3, #2
 8001990:	d102      	bne.n	8001998 <HAL_DAC_ConfigChannel+0x1b4>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8001992:	2301      	movs	r3, #1
 8001994:	627b      	str	r3, [r7, #36]	@ 0x24
 8001996:	e008      	b.n	80019aa <HAL_DAC_ConfigChannel+0x1c6>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d102      	bne.n	80019a6 <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80019a0:	2301      	movs	r3, #1
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80019a4:	e001      	b.n	80019aa <HAL_DAC_ConfigChannel+0x1c6>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80019a6:	2300      	movs	r3, #0
 80019a8:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80019b6:	4313      	orrs	r3, r2
 80019b8:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	f003 0310 	and.w	r3, r3, #16
 80019c0:	697a      	ldr	r2, [r7, #20]
 80019c2:	fa02 f303 	lsl.w	r3, r2, r3
 80019c6:	69ba      	ldr	r2, [r7, #24]
 80019c8:	4313      	orrs	r3, r2
 80019ca:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	69ba      	ldr	r2, [r7, #24]
 80019d2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	6819      	ldr	r1, [r3, #0]
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f003 0310 	and.w	r3, r3, #16
 80019e0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	43da      	mvns	r2, r3
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	400a      	ands	r2, r1
 80019f0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f003 0310 	and.w	r3, r3, #16
 8001a00:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	43db      	mvns	r3, r3
 8001a0a:	69ba      	ldr	r2, [r7, #24]
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	f003 0310 	and.w	r3, r3, #16
 8001a1c:	697a      	ldr	r2, [r7, #20]
 8001a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	6819      	ldr	r1, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	f003 0310 	and.w	r3, r3, #16
 8001a3c:	22c0      	movs	r2, #192	@ 0xc0
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43da      	mvns	r2, r3
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	400a      	ands	r2, r1
 8001a4a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2201      	movs	r2, #1
 8001a50:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	2200      	movs	r2, #0
 8001a56:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8001a58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	3728      	adds	r7, #40	@ 0x28
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20008000 	.word	0x20008000

08001a68 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b084      	sub	sp, #16
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a74:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8001a76:	68f8      	ldr	r0, [r7, #12]
 8001a78:	f7ff fe96 	bl	80017a8 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	711a      	strb	r2, [r3, #4]
}
 8001a82:	bf00      	nop
 8001a84:	3710      	adds	r7, #16
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b084      	sub	sp, #16
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a96:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f7ff fe8f 	bl	80017bc <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001a9e:	bf00      	nop
 8001aa0:	3710      	adds	r7, #16
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b084      	sub	sp, #16
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ab2:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	691b      	ldr	r3, [r3, #16]
 8001ab8:	f043 0204 	orr.w	r2, r3, #4
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f7ff fe85 	bl	80017d0 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	711a      	strb	r2, [r3, #4]
}
 8001acc:	bf00      	nop
 8001ace:	3710      	adds	r7, #16
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr

08001ae8 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr

08001b10 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b084      	sub	sp, #16
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b1c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001b1e:	68f8      	ldr	r0, [r7, #12]
 8001b20:	f7ff ffd8 	bl	8001ad4 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2201      	movs	r2, #1
 8001b28:	711a      	strb	r2, [r3, #4]
}
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}

08001b32 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b084      	sub	sp, #16
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001b40:	68f8      	ldr	r0, [r7, #12]
 8001b42:	f7ff ffd1 	bl	8001ae8 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8001b46:	bf00      	nop
 8001b48:	3710      	adds	r7, #16
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b084      	sub	sp, #16
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b5a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	691b      	ldr	r3, [r3, #16]
 8001b60:	f043 0204 	orr.w	r2, r3, #4
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8001b68:	68f8      	ldr	r0, [r7, #12]
 8001b6a:	f7ff ffc7 	bl	8001afc <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2201      	movs	r2, #1
 8001b72:	711a      	strb	r2, [r3, #4]
}
 8001b74:	bf00      	nop
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}

08001b7c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001b84:	f7ff fbb0 	bl	80012e8 <HAL_GetTick>
 8001b88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e37d      	b.n	8002290 <HAL_DMA_Init+0x714>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a66      	ldr	r2, [pc, #408]	@ (8001d34 <HAL_DMA_Init+0x1b8>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d04a      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a65      	ldr	r2, [pc, #404]	@ (8001d38 <HAL_DMA_Init+0x1bc>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d045      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a63      	ldr	r2, [pc, #396]	@ (8001d3c <HAL_DMA_Init+0x1c0>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d040      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a62      	ldr	r2, [pc, #392]	@ (8001d40 <HAL_DMA_Init+0x1c4>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d03b      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a60      	ldr	r2, [pc, #384]	@ (8001d44 <HAL_DMA_Init+0x1c8>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d036      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a5f      	ldr	r2, [pc, #380]	@ (8001d48 <HAL_DMA_Init+0x1cc>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d031      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8001d4c <HAL_DMA_Init+0x1d0>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d02c      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a5c      	ldr	r2, [pc, #368]	@ (8001d50 <HAL_DMA_Init+0x1d4>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d027      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a5a      	ldr	r2, [pc, #360]	@ (8001d54 <HAL_DMA_Init+0x1d8>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d022      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a59      	ldr	r2, [pc, #356]	@ (8001d58 <HAL_DMA_Init+0x1dc>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d01d      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a57      	ldr	r2, [pc, #348]	@ (8001d5c <HAL_DMA_Init+0x1e0>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d018      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a56      	ldr	r2, [pc, #344]	@ (8001d60 <HAL_DMA_Init+0x1e4>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d013      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a54      	ldr	r2, [pc, #336]	@ (8001d64 <HAL_DMA_Init+0x1e8>)
 8001c12:	4293      	cmp	r3, r2
 8001c14:	d00e      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a53      	ldr	r2, [pc, #332]	@ (8001d68 <HAL_DMA_Init+0x1ec>)
 8001c1c:	4293      	cmp	r3, r2
 8001c1e:	d009      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a51      	ldr	r2, [pc, #324]	@ (8001d6c <HAL_DMA_Init+0x1f0>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d004      	beq.n	8001c34 <HAL_DMA_Init+0xb8>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a50      	ldr	r2, [pc, #320]	@ (8001d70 <HAL_DMA_Init+0x1f4>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d101      	bne.n	8001c38 <HAL_DMA_Init+0xbc>
 8001c34:	2301      	movs	r3, #1
 8001c36:	e000      	b.n	8001c3a <HAL_DMA_Init+0xbe>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	f000 813c 	beq.w	8001eb8 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2202      	movs	r2, #2
 8001c44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a37      	ldr	r2, [pc, #220]	@ (8001d34 <HAL_DMA_Init+0x1b8>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d04a      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a36      	ldr	r2, [pc, #216]	@ (8001d38 <HAL_DMA_Init+0x1bc>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d045      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a34      	ldr	r2, [pc, #208]	@ (8001d3c <HAL_DMA_Init+0x1c0>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d040      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a33      	ldr	r2, [pc, #204]	@ (8001d40 <HAL_DMA_Init+0x1c4>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d03b      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a31      	ldr	r2, [pc, #196]	@ (8001d44 <HAL_DMA_Init+0x1c8>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a30      	ldr	r2, [pc, #192]	@ (8001d48 <HAL_DMA_Init+0x1cc>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d031      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a2e      	ldr	r2, [pc, #184]	@ (8001d4c <HAL_DMA_Init+0x1d0>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02c      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001d50 <HAL_DMA_Init+0x1d4>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a2b      	ldr	r2, [pc, #172]	@ (8001d54 <HAL_DMA_Init+0x1d8>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a2a      	ldr	r2, [pc, #168]	@ (8001d58 <HAL_DMA_Init+0x1dc>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a28      	ldr	r2, [pc, #160]	@ (8001d5c <HAL_DMA_Init+0x1e0>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a27      	ldr	r2, [pc, #156]	@ (8001d60 <HAL_DMA_Init+0x1e4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a25      	ldr	r2, [pc, #148]	@ (8001d64 <HAL_DMA_Init+0x1e8>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a24      	ldr	r2, [pc, #144]	@ (8001d68 <HAL_DMA_Init+0x1ec>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a22      	ldr	r2, [pc, #136]	@ (8001d6c <HAL_DMA_Init+0x1f0>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_DMA_Init+0x174>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a21      	ldr	r2, [pc, #132]	@ (8001d70 <HAL_DMA_Init+0x1f4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d108      	bne.n	8001d02 <HAL_DMA_Init+0x186>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 0201 	bic.w	r2, r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	e007      	b.n	8001d12 <HAL_DMA_Init+0x196>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f022 0201 	bic.w	r2, r2, #1
 8001d10:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001d12:	e02f      	b.n	8001d74 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d14:	f7ff fae8 	bl	80012e8 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b05      	cmp	r3, #5
 8001d20:	d928      	bls.n	8001d74 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2220      	movs	r2, #32
 8001d26:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2203      	movs	r2, #3
 8001d2c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8001d30:	2301      	movs	r3, #1
 8001d32:	e2ad      	b.n	8002290 <HAL_DMA_Init+0x714>
 8001d34:	40020010 	.word	0x40020010
 8001d38:	40020028 	.word	0x40020028
 8001d3c:	40020040 	.word	0x40020040
 8001d40:	40020058 	.word	0x40020058
 8001d44:	40020070 	.word	0x40020070
 8001d48:	40020088 	.word	0x40020088
 8001d4c:	400200a0 	.word	0x400200a0
 8001d50:	400200b8 	.word	0x400200b8
 8001d54:	40020410 	.word	0x40020410
 8001d58:	40020428 	.word	0x40020428
 8001d5c:	40020440 	.word	0x40020440
 8001d60:	40020458 	.word	0x40020458
 8001d64:	40020470 	.word	0x40020470
 8001d68:	40020488 	.word	0x40020488
 8001d6c:	400204a0 	.word	0x400204a0
 8001d70:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 0301 	and.w	r3, r3, #1
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1c8      	bne.n	8001d14 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	4b73      	ldr	r3, [pc, #460]	@ (8001f5c <HAL_DMA_Init+0x3e0>)
 8001d8e:	4013      	ands	r3, r2
 8001d90:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8001d9a:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da6:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db2:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc4:	2b04      	cmp	r3, #4
 8001dc6:	d107      	bne.n	8001dd8 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b28      	cmp	r3, #40	@ 0x28
 8001dde:	d903      	bls.n	8001de8 <HAL_DMA_Init+0x26c>
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	2b2e      	cmp	r3, #46	@ 0x2e
 8001de6:	d91f      	bls.n	8001e28 <HAL_DMA_Init+0x2ac>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	2b3e      	cmp	r3, #62	@ 0x3e
 8001dee:	d903      	bls.n	8001df8 <HAL_DMA_Init+0x27c>
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	2b42      	cmp	r3, #66	@ 0x42
 8001df6:	d917      	bls.n	8001e28 <HAL_DMA_Init+0x2ac>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b46      	cmp	r3, #70	@ 0x46
 8001dfe:	d903      	bls.n	8001e08 <HAL_DMA_Init+0x28c>
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	2b48      	cmp	r3, #72	@ 0x48
 8001e06:	d90f      	bls.n	8001e28 <HAL_DMA_Init+0x2ac>
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	2b4e      	cmp	r3, #78	@ 0x4e
 8001e0e:	d903      	bls.n	8001e18 <HAL_DMA_Init+0x29c>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b52      	cmp	r3, #82	@ 0x52
 8001e16:	d907      	bls.n	8001e28 <HAL_DMA_Init+0x2ac>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	2b73      	cmp	r3, #115	@ 0x73
 8001e1e:	d905      	bls.n	8001e2c <HAL_DMA_Init+0x2b0>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	2b77      	cmp	r3, #119	@ 0x77
 8001e26:	d801      	bhi.n	8001e2c <HAL_DMA_Init+0x2b0>
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e000      	b.n	8001e2e <HAL_DMA_Init+0x2b2>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d003      	beq.n	8001e3a <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001e38:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	697a      	ldr	r2, [r7, #20]
 8001e40:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	695b      	ldr	r3, [r3, #20]
 8001e48:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	f023 0307 	bic.w	r3, r3, #7
 8001e50:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	d117      	bne.n	8001e94 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00e      	beq.n	8001e94 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f002 fbd4 	bl	8004624 <DMA_CheckFifoParam>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d008      	beq.n	8001e94 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2240      	movs	r2, #64	@ 0x40
 8001e86:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8001e90:	2301      	movs	r3, #1
 8001e92:	e1fd      	b.n	8002290 <HAL_DMA_Init+0x714>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	697a      	ldr	r2, [r7, #20]
 8001e9a:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f002 fb0f 	bl	80044c0 <DMA_CalcBaseAndBitshift>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eaa:	f003 031f 	and.w	r3, r3, #31
 8001eae:	223f      	movs	r2, #63	@ 0x3f
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	609a      	str	r2, [r3, #8]
 8001eb6:	e0fd      	b.n	80020b4 <HAL_DMA_Init+0x538>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a28      	ldr	r2, [pc, #160]	@ (8001f60 <HAL_DMA_Init+0x3e4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d04a      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a27      	ldr	r2, [pc, #156]	@ (8001f64 <HAL_DMA_Init+0x3e8>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d045      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	4a25      	ldr	r2, [pc, #148]	@ (8001f68 <HAL_DMA_Init+0x3ec>)
 8001ed2:	4293      	cmp	r3, r2
 8001ed4:	d040      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a24      	ldr	r2, [pc, #144]	@ (8001f6c <HAL_DMA_Init+0x3f0>)
 8001edc:	4293      	cmp	r3, r2
 8001ede:	d03b      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a22      	ldr	r2, [pc, #136]	@ (8001f70 <HAL_DMA_Init+0x3f4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d036      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a21      	ldr	r2, [pc, #132]	@ (8001f74 <HAL_DMA_Init+0x3f8>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d031      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f78 <HAL_DMA_Init+0x3fc>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d02c      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1e      	ldr	r2, [pc, #120]	@ (8001f7c <HAL_DMA_Init+0x400>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d027      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f80 <HAL_DMA_Init+0x404>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d022      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1b      	ldr	r2, [pc, #108]	@ (8001f84 <HAL_DMA_Init+0x408>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d01d      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <HAL_DMA_Init+0x40c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d018      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a18      	ldr	r2, [pc, #96]	@ (8001f8c <HAL_DMA_Init+0x410>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d013      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a16      	ldr	r2, [pc, #88]	@ (8001f90 <HAL_DMA_Init+0x414>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00e      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a15      	ldr	r2, [pc, #84]	@ (8001f94 <HAL_DMA_Init+0x418>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d009      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a13      	ldr	r2, [pc, #76]	@ (8001f98 <HAL_DMA_Init+0x41c>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d004      	beq.n	8001f58 <HAL_DMA_Init+0x3dc>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a12      	ldr	r2, [pc, #72]	@ (8001f9c <HAL_DMA_Init+0x420>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d123      	bne.n	8001fa0 <HAL_DMA_Init+0x424>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e022      	b.n	8001fa2 <HAL_DMA_Init+0x426>
 8001f5c:	fe10803f 	.word	0xfe10803f
 8001f60:	48022c08 	.word	0x48022c08
 8001f64:	48022c1c 	.word	0x48022c1c
 8001f68:	48022c30 	.word	0x48022c30
 8001f6c:	48022c44 	.word	0x48022c44
 8001f70:	48022c58 	.word	0x48022c58
 8001f74:	48022c6c 	.word	0x48022c6c
 8001f78:	48022c80 	.word	0x48022c80
 8001f7c:	48022c94 	.word	0x48022c94
 8001f80:	58025408 	.word	0x58025408
 8001f84:	5802541c 	.word	0x5802541c
 8001f88:	58025430 	.word	0x58025430
 8001f8c:	58025444 	.word	0x58025444
 8001f90:	58025458 	.word	0x58025458
 8001f94:	5802546c 	.word	0x5802546c
 8001f98:	58025480 	.word	0x58025480
 8001f9c:	58025494 	.word	0x58025494
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d07d      	beq.n	80020a2 <HAL_DMA_Init+0x526>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a7f      	ldr	r2, [pc, #508]	@ (80021a8 <HAL_DMA_Init+0x62c>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d021      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a7d      	ldr	r2, [pc, #500]	@ (80021ac <HAL_DMA_Init+0x630>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d01c      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a7c      	ldr	r2, [pc, #496]	@ (80021b0 <HAL_DMA_Init+0x634>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d017      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a7a      	ldr	r2, [pc, #488]	@ (80021b4 <HAL_DMA_Init+0x638>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d012      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a79      	ldr	r2, [pc, #484]	@ (80021b8 <HAL_DMA_Init+0x63c>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d00d      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a77      	ldr	r2, [pc, #476]	@ (80021bc <HAL_DMA_Init+0x640>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d008      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a76      	ldr	r2, [pc, #472]	@ (80021c0 <HAL_DMA_Init+0x644>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d003      	beq.n	8001ff4 <HAL_DMA_Init+0x478>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a74      	ldr	r2, [pc, #464]	@ (80021c4 <HAL_DMA_Init+0x648>)
 8001ff2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2200      	movs	r2, #0
 8002000:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800200c:	697a      	ldr	r2, [r7, #20]
 800200e:	4b6e      	ldr	r3, [pc, #440]	@ (80021c8 <HAL_DMA_Init+0x64c>)
 8002010:	4013      	ands	r3, r2
 8002012:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	2b40      	cmp	r3, #64	@ 0x40
 800201a:	d008      	beq.n	800202e <HAL_DMA_Init+0x4b2>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	2b80      	cmp	r3, #128	@ 0x80
 8002022:	d102      	bne.n	800202a <HAL_DMA_Init+0x4ae>
 8002024:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002028:	e002      	b.n	8002030 <HAL_DMA_Init+0x4b4>
 800202a:	2300      	movs	r3, #0
 800202c:	e000      	b.n	8002030 <HAL_DMA_Init+0x4b4>
 800202e:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	68d2      	ldr	r2, [r2, #12]
 8002034:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002036:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800203e:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	695b      	ldr	r3, [r3, #20]
 8002044:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002046:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800204e:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	69db      	ldr	r3, [r3, #28]
 8002054:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002056:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6a1b      	ldr	r3, [r3, #32]
 800205c:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800205e:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002060:	697a      	ldr	r2, [r7, #20]
 8002062:	4313      	orrs	r3, r2
 8002064:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	697a      	ldr	r2, [r7, #20]
 800206c:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	461a      	mov	r2, r3
 8002074:	4b55      	ldr	r3, [pc, #340]	@ (80021cc <HAL_DMA_Init+0x650>)
 8002076:	4413      	add	r3, r2
 8002078:	4a55      	ldr	r2, [pc, #340]	@ (80021d0 <HAL_DMA_Init+0x654>)
 800207a:	fba2 2303 	umull	r2, r3, r2, r3
 800207e:	091b      	lsrs	r3, r3, #4
 8002080:	009a      	lsls	r2, r3, #2
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f002 fa1a 	bl	80044c0 <DMA_CalcBaseAndBitshift>
 800208c:	4603      	mov	r3, r0
 800208e:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002094:	f003 031f 	and.w	r3, r3, #31
 8002098:	2201      	movs	r2, #1
 800209a:	409a      	lsls	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	e008      	b.n	80020b4 <HAL_DMA_Init+0x538>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2240      	movs	r2, #64	@ 0x40
 80020a6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2203      	movs	r2, #3
 80020ac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e0ed      	b.n	8002290 <HAL_DMA_Init+0x714>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a46      	ldr	r2, [pc, #280]	@ (80021d4 <HAL_DMA_Init+0x658>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d072      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4a45      	ldr	r2, [pc, #276]	@ (80021d8 <HAL_DMA_Init+0x65c>)
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d06d      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a43      	ldr	r2, [pc, #268]	@ (80021dc <HAL_DMA_Init+0x660>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d068      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a42      	ldr	r2, [pc, #264]	@ (80021e0 <HAL_DMA_Init+0x664>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d063      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a40      	ldr	r2, [pc, #256]	@ (80021e4 <HAL_DMA_Init+0x668>)
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d05e      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a3f      	ldr	r2, [pc, #252]	@ (80021e8 <HAL_DMA_Init+0x66c>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d059      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a3d      	ldr	r2, [pc, #244]	@ (80021ec <HAL_DMA_Init+0x670>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d054      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a3c      	ldr	r2, [pc, #240]	@ (80021f0 <HAL_DMA_Init+0x674>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d04f      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a3a      	ldr	r2, [pc, #232]	@ (80021f4 <HAL_DMA_Init+0x678>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d04a      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a39      	ldr	r2, [pc, #228]	@ (80021f8 <HAL_DMA_Init+0x67c>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d045      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a37      	ldr	r2, [pc, #220]	@ (80021fc <HAL_DMA_Init+0x680>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d040      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a36      	ldr	r2, [pc, #216]	@ (8002200 <HAL_DMA_Init+0x684>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d03b      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a34      	ldr	r2, [pc, #208]	@ (8002204 <HAL_DMA_Init+0x688>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d036      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a33      	ldr	r2, [pc, #204]	@ (8002208 <HAL_DMA_Init+0x68c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d031      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a31      	ldr	r2, [pc, #196]	@ (800220c <HAL_DMA_Init+0x690>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d02c      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a30      	ldr	r2, [pc, #192]	@ (8002210 <HAL_DMA_Init+0x694>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d027      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a13      	ldr	r2, [pc, #76]	@ (80021a8 <HAL_DMA_Init+0x62c>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d022      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a12      	ldr	r2, [pc, #72]	@ (80021ac <HAL_DMA_Init+0x630>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d01d      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a10      	ldr	r2, [pc, #64]	@ (80021b0 <HAL_DMA_Init+0x634>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d018      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a0f      	ldr	r2, [pc, #60]	@ (80021b4 <HAL_DMA_Init+0x638>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d013      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0d      	ldr	r2, [pc, #52]	@ (80021b8 <HAL_DMA_Init+0x63c>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d00e      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a0c      	ldr	r2, [pc, #48]	@ (80021bc <HAL_DMA_Init+0x640>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d009      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a0a      	ldr	r2, [pc, #40]	@ (80021c0 <HAL_DMA_Init+0x644>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d004      	beq.n	80021a4 <HAL_DMA_Init+0x628>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a09      	ldr	r2, [pc, #36]	@ (80021c4 <HAL_DMA_Init+0x648>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d137      	bne.n	8002214 <HAL_DMA_Init+0x698>
 80021a4:	2301      	movs	r3, #1
 80021a6:	e036      	b.n	8002216 <HAL_DMA_Init+0x69a>
 80021a8:	58025408 	.word	0x58025408
 80021ac:	5802541c 	.word	0x5802541c
 80021b0:	58025430 	.word	0x58025430
 80021b4:	58025444 	.word	0x58025444
 80021b8:	58025458 	.word	0x58025458
 80021bc:	5802546c 	.word	0x5802546c
 80021c0:	58025480 	.word	0x58025480
 80021c4:	58025494 	.word	0x58025494
 80021c8:	fffe000f 	.word	0xfffe000f
 80021cc:	a7fdabf8 	.word	0xa7fdabf8
 80021d0:	cccccccd 	.word	0xcccccccd
 80021d4:	40020010 	.word	0x40020010
 80021d8:	40020028 	.word	0x40020028
 80021dc:	40020040 	.word	0x40020040
 80021e0:	40020058 	.word	0x40020058
 80021e4:	40020070 	.word	0x40020070
 80021e8:	40020088 	.word	0x40020088
 80021ec:	400200a0 	.word	0x400200a0
 80021f0:	400200b8 	.word	0x400200b8
 80021f4:	40020410 	.word	0x40020410
 80021f8:	40020428 	.word	0x40020428
 80021fc:	40020440 	.word	0x40020440
 8002200:	40020458 	.word	0x40020458
 8002204:	40020470 	.word	0x40020470
 8002208:	40020488 	.word	0x40020488
 800220c:	400204a0 	.word	0x400204a0
 8002210:	400204b8 	.word	0x400204b8
 8002214:	2300      	movs	r3, #0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d032      	beq.n	8002280 <HAL_DMA_Init+0x704>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800221a:	6878      	ldr	r0, [r7, #4]
 800221c:	f002 fa7e 	bl	800471c <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689b      	ldr	r3, [r3, #8]
 8002224:	2b80      	cmp	r3, #128	@ 0x80
 8002226:	d102      	bne.n	800222e <HAL_DMA_Init+0x6b2>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2200      	movs	r2, #0
 800222c:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002236:	b2d2      	uxtb	r2, r2
 8002238:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800223e:	687a      	ldr	r2, [r7, #4]
 8002240:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002242:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d010      	beq.n	800226e <HAL_DMA_Init+0x6f2>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b08      	cmp	r3, #8
 8002252:	d80c      	bhi.n	800226e <HAL_DMA_Init+0x6f2>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f002 fafb 	bl	8004850 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	e008      	b.n	8002280 <HAL_DMA_Init+0x704>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2200      	movs	r2, #0
 8002272:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2200      	movs	r2, #0
 8002278:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2201      	movs	r2, #1
 800228a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}

08002298 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b086      	sub	sp, #24
 800229c:	af00      	add	r7, sp, #0
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	60b9      	str	r1, [r7, #8]
 80022a2:	607a      	str	r2, [r7, #4]
 80022a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e226      	b.n	8002702 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d101      	bne.n	80022c2 <HAL_DMA_Start_IT+0x2a>
 80022be:	2302      	movs	r3, #2
 80022c0:	e21f      	b.n	8002702 <HAL_DMA_Start_IT+0x46a>
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2201      	movs	r2, #1
 80022c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	f040 820a 	bne.w	80026ec <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2202      	movs	r2, #2
 80022dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a68      	ldr	r2, [pc, #416]	@ (800248c <HAL_DMA_Start_IT+0x1f4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d04a      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a66      	ldr	r2, [pc, #408]	@ (8002490 <HAL_DMA_Start_IT+0x1f8>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d045      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a65      	ldr	r2, [pc, #404]	@ (8002494 <HAL_DMA_Start_IT+0x1fc>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d040      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a63      	ldr	r2, [pc, #396]	@ (8002498 <HAL_DMA_Start_IT+0x200>)
 800230a:	4293      	cmp	r3, r2
 800230c:	d03b      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	4a62      	ldr	r2, [pc, #392]	@ (800249c <HAL_DMA_Start_IT+0x204>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d036      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a60      	ldr	r2, [pc, #384]	@ (80024a0 <HAL_DMA_Start_IT+0x208>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d031      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a5f      	ldr	r2, [pc, #380]	@ (80024a4 <HAL_DMA_Start_IT+0x20c>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d02c      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a5d      	ldr	r2, [pc, #372]	@ (80024a8 <HAL_DMA_Start_IT+0x210>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d027      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a5c      	ldr	r2, [pc, #368]	@ (80024ac <HAL_DMA_Start_IT+0x214>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d022      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a5a      	ldr	r2, [pc, #360]	@ (80024b0 <HAL_DMA_Start_IT+0x218>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d01d      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a59      	ldr	r2, [pc, #356]	@ (80024b4 <HAL_DMA_Start_IT+0x21c>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d018      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a57      	ldr	r2, [pc, #348]	@ (80024b8 <HAL_DMA_Start_IT+0x220>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d013      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a56      	ldr	r2, [pc, #344]	@ (80024bc <HAL_DMA_Start_IT+0x224>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d00e      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a54      	ldr	r2, [pc, #336]	@ (80024c0 <HAL_DMA_Start_IT+0x228>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d009      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a53      	ldr	r2, [pc, #332]	@ (80024c4 <HAL_DMA_Start_IT+0x22c>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d004      	beq.n	8002386 <HAL_DMA_Start_IT+0xee>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	4a51      	ldr	r2, [pc, #324]	@ (80024c8 <HAL_DMA_Start_IT+0x230>)
 8002382:	4293      	cmp	r3, r2
 8002384:	d108      	bne.n	8002398 <HAL_DMA_Start_IT+0x100>
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 0201 	bic.w	r2, r2, #1
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	e007      	b.n	80023a8 <HAL_DMA_Start_IT+0x110>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f022 0201 	bic.w	r2, r2, #1
 80023a6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68b9      	ldr	r1, [r7, #8]
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f001 fea2 	bl	80040f8 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a34      	ldr	r2, [pc, #208]	@ (800248c <HAL_DMA_Start_IT+0x1f4>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d04a      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a33      	ldr	r2, [pc, #204]	@ (8002490 <HAL_DMA_Start_IT+0x1f8>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d045      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	4a31      	ldr	r2, [pc, #196]	@ (8002494 <HAL_DMA_Start_IT+0x1fc>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d040      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	4a30      	ldr	r2, [pc, #192]	@ (8002498 <HAL_DMA_Start_IT+0x200>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d03b      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a2e      	ldr	r2, [pc, #184]	@ (800249c <HAL_DMA_Start_IT+0x204>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d036      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4a2d      	ldr	r2, [pc, #180]	@ (80024a0 <HAL_DMA_Start_IT+0x208>)
 80023ec:	4293      	cmp	r3, r2
 80023ee:	d031      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a2b      	ldr	r2, [pc, #172]	@ (80024a4 <HAL_DMA_Start_IT+0x20c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d02c      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a2a      	ldr	r2, [pc, #168]	@ (80024a8 <HAL_DMA_Start_IT+0x210>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d027      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a28      	ldr	r2, [pc, #160]	@ (80024ac <HAL_DMA_Start_IT+0x214>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d022      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a27      	ldr	r2, [pc, #156]	@ (80024b0 <HAL_DMA_Start_IT+0x218>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d01d      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a25      	ldr	r2, [pc, #148]	@ (80024b4 <HAL_DMA_Start_IT+0x21c>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d018      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a24      	ldr	r2, [pc, #144]	@ (80024b8 <HAL_DMA_Start_IT+0x220>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d013      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a22      	ldr	r2, [pc, #136]	@ (80024bc <HAL_DMA_Start_IT+0x224>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d00e      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a21      	ldr	r2, [pc, #132]	@ (80024c0 <HAL_DMA_Start_IT+0x228>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d009      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a1f      	ldr	r2, [pc, #124]	@ (80024c4 <HAL_DMA_Start_IT+0x22c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d004      	beq.n	8002454 <HAL_DMA_Start_IT+0x1bc>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a1e      	ldr	r2, [pc, #120]	@ (80024c8 <HAL_DMA_Start_IT+0x230>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d101      	bne.n	8002458 <HAL_DMA_Start_IT+0x1c0>
 8002454:	2301      	movs	r3, #1
 8002456:	e000      	b.n	800245a <HAL_DMA_Start_IT+0x1c2>
 8002458:	2300      	movs	r3, #0
 800245a:	2b00      	cmp	r3, #0
 800245c:	d036      	beq.n	80024cc <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f023 021e 	bic.w	r2, r3, #30
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f042 0216 	orr.w	r2, r2, #22
 8002470:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	2b00      	cmp	r3, #0
 8002478:	d03e      	beq.n	80024f8 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f042 0208 	orr.w	r2, r2, #8
 8002488:	601a      	str	r2, [r3, #0]
 800248a:	e035      	b.n	80024f8 <HAL_DMA_Start_IT+0x260>
 800248c:	40020010 	.word	0x40020010
 8002490:	40020028 	.word	0x40020028
 8002494:	40020040 	.word	0x40020040
 8002498:	40020058 	.word	0x40020058
 800249c:	40020070 	.word	0x40020070
 80024a0:	40020088 	.word	0x40020088
 80024a4:	400200a0 	.word	0x400200a0
 80024a8:	400200b8 	.word	0x400200b8
 80024ac:	40020410 	.word	0x40020410
 80024b0:	40020428 	.word	0x40020428
 80024b4:	40020440 	.word	0x40020440
 80024b8:	40020458 	.word	0x40020458
 80024bc:	40020470 	.word	0x40020470
 80024c0:	40020488 	.word	0x40020488
 80024c4:	400204a0 	.word	0x400204a0
 80024c8:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f023 020e 	bic.w	r2, r3, #14
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 020a 	orr.w	r2, r2, #10
 80024de:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d007      	beq.n	80024f8 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0204 	orr.w	r2, r2, #4
 80024f6:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a83      	ldr	r2, [pc, #524]	@ (800270c <HAL_DMA_Start_IT+0x474>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d072      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a82      	ldr	r2, [pc, #520]	@ (8002710 <HAL_DMA_Start_IT+0x478>)
 8002508:	4293      	cmp	r3, r2
 800250a:	d06d      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4a80      	ldr	r2, [pc, #512]	@ (8002714 <HAL_DMA_Start_IT+0x47c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d068      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a7f      	ldr	r2, [pc, #508]	@ (8002718 <HAL_DMA_Start_IT+0x480>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d063      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a7d      	ldr	r2, [pc, #500]	@ (800271c <HAL_DMA_Start_IT+0x484>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d05e      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a7c      	ldr	r2, [pc, #496]	@ (8002720 <HAL_DMA_Start_IT+0x488>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d059      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a7a      	ldr	r2, [pc, #488]	@ (8002724 <HAL_DMA_Start_IT+0x48c>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d054      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a79      	ldr	r2, [pc, #484]	@ (8002728 <HAL_DMA_Start_IT+0x490>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d04f      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a77      	ldr	r2, [pc, #476]	@ (800272c <HAL_DMA_Start_IT+0x494>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d04a      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a76      	ldr	r2, [pc, #472]	@ (8002730 <HAL_DMA_Start_IT+0x498>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d045      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a74      	ldr	r2, [pc, #464]	@ (8002734 <HAL_DMA_Start_IT+0x49c>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d040      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a73      	ldr	r2, [pc, #460]	@ (8002738 <HAL_DMA_Start_IT+0x4a0>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d03b      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a71      	ldr	r2, [pc, #452]	@ (800273c <HAL_DMA_Start_IT+0x4a4>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d036      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a70      	ldr	r2, [pc, #448]	@ (8002740 <HAL_DMA_Start_IT+0x4a8>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d031      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a6e      	ldr	r2, [pc, #440]	@ (8002744 <HAL_DMA_Start_IT+0x4ac>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d02c      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a6d      	ldr	r2, [pc, #436]	@ (8002748 <HAL_DMA_Start_IT+0x4b0>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d027      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a6b      	ldr	r2, [pc, #428]	@ (800274c <HAL_DMA_Start_IT+0x4b4>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d022      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a6a      	ldr	r2, [pc, #424]	@ (8002750 <HAL_DMA_Start_IT+0x4b8>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d01d      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a68      	ldr	r2, [pc, #416]	@ (8002754 <HAL_DMA_Start_IT+0x4bc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d018      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a67      	ldr	r2, [pc, #412]	@ (8002758 <HAL_DMA_Start_IT+0x4c0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d013      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a65      	ldr	r2, [pc, #404]	@ (800275c <HAL_DMA_Start_IT+0x4c4>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d00e      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a64      	ldr	r2, [pc, #400]	@ (8002760 <HAL_DMA_Start_IT+0x4c8>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d009      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a62      	ldr	r2, [pc, #392]	@ (8002764 <HAL_DMA_Start_IT+0x4cc>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d004      	beq.n	80025e8 <HAL_DMA_Start_IT+0x350>
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a61      	ldr	r2, [pc, #388]	@ (8002768 <HAL_DMA_Start_IT+0x4d0>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d101      	bne.n	80025ec <HAL_DMA_Start_IT+0x354>
 80025e8:	2301      	movs	r3, #1
 80025ea:	e000      	b.n	80025ee <HAL_DMA_Start_IT+0x356>
 80025ec:	2300      	movs	r3, #0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d01a      	beq.n	8002628 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d007      	beq.n	8002610 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800260a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800260e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002614:	2b00      	cmp	r3, #0
 8002616:	d007      	beq.n	8002628 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002622:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002626:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a37      	ldr	r2, [pc, #220]	@ (800270c <HAL_DMA_Start_IT+0x474>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d04a      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a36      	ldr	r2, [pc, #216]	@ (8002710 <HAL_DMA_Start_IT+0x478>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d045      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a34      	ldr	r2, [pc, #208]	@ (8002714 <HAL_DMA_Start_IT+0x47c>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d040      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a33      	ldr	r2, [pc, #204]	@ (8002718 <HAL_DMA_Start_IT+0x480>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d03b      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	4a31      	ldr	r2, [pc, #196]	@ (800271c <HAL_DMA_Start_IT+0x484>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d036      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	4a30      	ldr	r2, [pc, #192]	@ (8002720 <HAL_DMA_Start_IT+0x488>)
 8002660:	4293      	cmp	r3, r2
 8002662:	d031      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a2e      	ldr	r2, [pc, #184]	@ (8002724 <HAL_DMA_Start_IT+0x48c>)
 800266a:	4293      	cmp	r3, r2
 800266c:	d02c      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a2d      	ldr	r2, [pc, #180]	@ (8002728 <HAL_DMA_Start_IT+0x490>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d027      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a2b      	ldr	r2, [pc, #172]	@ (800272c <HAL_DMA_Start_IT+0x494>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d022      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a2a      	ldr	r2, [pc, #168]	@ (8002730 <HAL_DMA_Start_IT+0x498>)
 8002688:	4293      	cmp	r3, r2
 800268a:	d01d      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a28      	ldr	r2, [pc, #160]	@ (8002734 <HAL_DMA_Start_IT+0x49c>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d018      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a27      	ldr	r2, [pc, #156]	@ (8002738 <HAL_DMA_Start_IT+0x4a0>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d013      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a25      	ldr	r2, [pc, #148]	@ (800273c <HAL_DMA_Start_IT+0x4a4>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d00e      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a24      	ldr	r2, [pc, #144]	@ (8002740 <HAL_DMA_Start_IT+0x4a8>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d009      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a22      	ldr	r2, [pc, #136]	@ (8002744 <HAL_DMA_Start_IT+0x4ac>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d004      	beq.n	80026c8 <HAL_DMA_Start_IT+0x430>
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a21      	ldr	r2, [pc, #132]	@ (8002748 <HAL_DMA_Start_IT+0x4b0>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d108      	bne.n	80026da <HAL_DMA_Start_IT+0x442>
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	e012      	b.n	8002700 <HAL_DMA_Start_IT+0x468>
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 0201 	orr.w	r2, r2, #1
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	e009      	b.n	8002700 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80026f2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002700:	7dfb      	ldrb	r3, [r7, #23]
}
 8002702:	4618      	mov	r0, r3
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	40020010 	.word	0x40020010
 8002710:	40020028 	.word	0x40020028
 8002714:	40020040 	.word	0x40020040
 8002718:	40020058 	.word	0x40020058
 800271c:	40020070 	.word	0x40020070
 8002720:	40020088 	.word	0x40020088
 8002724:	400200a0 	.word	0x400200a0
 8002728:	400200b8 	.word	0x400200b8
 800272c:	40020410 	.word	0x40020410
 8002730:	40020428 	.word	0x40020428
 8002734:	40020440 	.word	0x40020440
 8002738:	40020458 	.word	0x40020458
 800273c:	40020470 	.word	0x40020470
 8002740:	40020488 	.word	0x40020488
 8002744:	400204a0 	.word	0x400204a0
 8002748:	400204b8 	.word	0x400204b8
 800274c:	58025408 	.word	0x58025408
 8002750:	5802541c 	.word	0x5802541c
 8002754:	58025430 	.word	0x58025430
 8002758:	58025444 	.word	0x58025444
 800275c:	58025458 	.word	0x58025458
 8002760:	5802546c 	.word	0x5802546c
 8002764:	58025480 	.word	0x58025480
 8002768:	58025494 	.word	0x58025494

0800276c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002774:	f7fe fdb8 	bl	80012e8 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d101      	bne.n	8002784 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e2dc      	b.n	8002d3e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b02      	cmp	r3, #2
 800278e:	d008      	beq.n	80027a2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2280      	movs	r2, #128	@ 0x80
 8002794:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e2cd      	b.n	8002d3e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a76      	ldr	r2, [pc, #472]	@ (8002980 <HAL_DMA_Abort+0x214>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d04a      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a74      	ldr	r2, [pc, #464]	@ (8002984 <HAL_DMA_Abort+0x218>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d045      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4a73      	ldr	r2, [pc, #460]	@ (8002988 <HAL_DMA_Abort+0x21c>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d040      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a71      	ldr	r2, [pc, #452]	@ (800298c <HAL_DMA_Abort+0x220>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d03b      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a70      	ldr	r2, [pc, #448]	@ (8002990 <HAL_DMA_Abort+0x224>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d036      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	4a6e      	ldr	r2, [pc, #440]	@ (8002994 <HAL_DMA_Abort+0x228>)
 80027da:	4293      	cmp	r3, r2
 80027dc:	d031      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a6d      	ldr	r2, [pc, #436]	@ (8002998 <HAL_DMA_Abort+0x22c>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d02c      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a6b      	ldr	r2, [pc, #428]	@ (800299c <HAL_DMA_Abort+0x230>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d027      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	4a6a      	ldr	r2, [pc, #424]	@ (80029a0 <HAL_DMA_Abort+0x234>)
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d022      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a68      	ldr	r2, [pc, #416]	@ (80029a4 <HAL_DMA_Abort+0x238>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d01d      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a67      	ldr	r2, [pc, #412]	@ (80029a8 <HAL_DMA_Abort+0x23c>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d018      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a65      	ldr	r2, [pc, #404]	@ (80029ac <HAL_DMA_Abort+0x240>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d013      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a64      	ldr	r2, [pc, #400]	@ (80029b0 <HAL_DMA_Abort+0x244>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d00e      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4a62      	ldr	r2, [pc, #392]	@ (80029b4 <HAL_DMA_Abort+0x248>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d009      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a61      	ldr	r2, [pc, #388]	@ (80029b8 <HAL_DMA_Abort+0x24c>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d004      	beq.n	8002842 <HAL_DMA_Abort+0xd6>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a5f      	ldr	r2, [pc, #380]	@ (80029bc <HAL_DMA_Abort+0x250>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d101      	bne.n	8002846 <HAL_DMA_Abort+0xda>
 8002842:	2301      	movs	r3, #1
 8002844:	e000      	b.n	8002848 <HAL_DMA_Abort+0xdc>
 8002846:	2300      	movs	r3, #0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d013      	beq.n	8002874 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 021e 	bic.w	r2, r2, #30
 800285a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	695a      	ldr	r2, [r3, #20]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800286a:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	e00a      	b.n	800288a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f022 020e 	bic.w	r2, r2, #14
 8002882:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4a3c      	ldr	r2, [pc, #240]	@ (8002980 <HAL_DMA_Abort+0x214>)
 8002890:	4293      	cmp	r3, r2
 8002892:	d072      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a3a      	ldr	r2, [pc, #232]	@ (8002984 <HAL_DMA_Abort+0x218>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d06d      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a39      	ldr	r2, [pc, #228]	@ (8002988 <HAL_DMA_Abort+0x21c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d068      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a37      	ldr	r2, [pc, #220]	@ (800298c <HAL_DMA_Abort+0x220>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d063      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a36      	ldr	r2, [pc, #216]	@ (8002990 <HAL_DMA_Abort+0x224>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d05e      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a34      	ldr	r2, [pc, #208]	@ (8002994 <HAL_DMA_Abort+0x228>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d059      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a33      	ldr	r2, [pc, #204]	@ (8002998 <HAL_DMA_Abort+0x22c>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d054      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a31      	ldr	r2, [pc, #196]	@ (800299c <HAL_DMA_Abort+0x230>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d04f      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a30      	ldr	r2, [pc, #192]	@ (80029a0 <HAL_DMA_Abort+0x234>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d04a      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a2e      	ldr	r2, [pc, #184]	@ (80029a4 <HAL_DMA_Abort+0x238>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d045      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a2d      	ldr	r2, [pc, #180]	@ (80029a8 <HAL_DMA_Abort+0x23c>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d040      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a2b      	ldr	r2, [pc, #172]	@ (80029ac <HAL_DMA_Abort+0x240>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d03b      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a2a      	ldr	r2, [pc, #168]	@ (80029b0 <HAL_DMA_Abort+0x244>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d036      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a28      	ldr	r2, [pc, #160]	@ (80029b4 <HAL_DMA_Abort+0x248>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d031      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a27      	ldr	r2, [pc, #156]	@ (80029b8 <HAL_DMA_Abort+0x24c>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d02c      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a25      	ldr	r2, [pc, #148]	@ (80029bc <HAL_DMA_Abort+0x250>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d027      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a24      	ldr	r2, [pc, #144]	@ (80029c0 <HAL_DMA_Abort+0x254>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d022      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a22      	ldr	r2, [pc, #136]	@ (80029c4 <HAL_DMA_Abort+0x258>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d01d      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a21      	ldr	r2, [pc, #132]	@ (80029c8 <HAL_DMA_Abort+0x25c>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d018      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a1f      	ldr	r2, [pc, #124]	@ (80029cc <HAL_DMA_Abort+0x260>)
 800294e:	4293      	cmp	r3, r2
 8002950:	d013      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a1e      	ldr	r2, [pc, #120]	@ (80029d0 <HAL_DMA_Abort+0x264>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d00e      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a1c      	ldr	r2, [pc, #112]	@ (80029d4 <HAL_DMA_Abort+0x268>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d009      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a1b      	ldr	r2, [pc, #108]	@ (80029d8 <HAL_DMA_Abort+0x26c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d004      	beq.n	800297a <HAL_DMA_Abort+0x20e>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_DMA_Abort+0x270>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d132      	bne.n	80029e0 <HAL_DMA_Abort+0x274>
 800297a:	2301      	movs	r3, #1
 800297c:	e031      	b.n	80029e2 <HAL_DMA_Abort+0x276>
 800297e:	bf00      	nop
 8002980:	40020010 	.word	0x40020010
 8002984:	40020028 	.word	0x40020028
 8002988:	40020040 	.word	0x40020040
 800298c:	40020058 	.word	0x40020058
 8002990:	40020070 	.word	0x40020070
 8002994:	40020088 	.word	0x40020088
 8002998:	400200a0 	.word	0x400200a0
 800299c:	400200b8 	.word	0x400200b8
 80029a0:	40020410 	.word	0x40020410
 80029a4:	40020428 	.word	0x40020428
 80029a8:	40020440 	.word	0x40020440
 80029ac:	40020458 	.word	0x40020458
 80029b0:	40020470 	.word	0x40020470
 80029b4:	40020488 	.word	0x40020488
 80029b8:	400204a0 	.word	0x400204a0
 80029bc:	400204b8 	.word	0x400204b8
 80029c0:	58025408 	.word	0x58025408
 80029c4:	5802541c 	.word	0x5802541c
 80029c8:	58025430 	.word	0x58025430
 80029cc:	58025444 	.word	0x58025444
 80029d0:	58025458 	.word	0x58025458
 80029d4:	5802546c 	.word	0x5802546c
 80029d8:	58025480 	.word	0x58025480
 80029dc:	58025494 	.word	0x58025494
 80029e0:	2300      	movs	r3, #0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80029f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a6d      	ldr	r2, [pc, #436]	@ (8002bb0 <HAL_DMA_Abort+0x444>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d04a      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a6b      	ldr	r2, [pc, #428]	@ (8002bb4 <HAL_DMA_Abort+0x448>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d045      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a6a      	ldr	r2, [pc, #424]	@ (8002bb8 <HAL_DMA_Abort+0x44c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d040      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a68      	ldr	r2, [pc, #416]	@ (8002bbc <HAL_DMA_Abort+0x450>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d03b      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a67      	ldr	r2, [pc, #412]	@ (8002bc0 <HAL_DMA_Abort+0x454>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d036      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4a65      	ldr	r2, [pc, #404]	@ (8002bc4 <HAL_DMA_Abort+0x458>)
 8002a2e:	4293      	cmp	r3, r2
 8002a30:	d031      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a64      	ldr	r2, [pc, #400]	@ (8002bc8 <HAL_DMA_Abort+0x45c>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d02c      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a62      	ldr	r2, [pc, #392]	@ (8002bcc <HAL_DMA_Abort+0x460>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d027      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a61      	ldr	r2, [pc, #388]	@ (8002bd0 <HAL_DMA_Abort+0x464>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d022      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a5f      	ldr	r2, [pc, #380]	@ (8002bd4 <HAL_DMA_Abort+0x468>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d01d      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a5e      	ldr	r2, [pc, #376]	@ (8002bd8 <HAL_DMA_Abort+0x46c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d018      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a5c      	ldr	r2, [pc, #368]	@ (8002bdc <HAL_DMA_Abort+0x470>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d013      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a5b      	ldr	r2, [pc, #364]	@ (8002be0 <HAL_DMA_Abort+0x474>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d00e      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a59      	ldr	r2, [pc, #356]	@ (8002be4 <HAL_DMA_Abort+0x478>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d009      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a58      	ldr	r2, [pc, #352]	@ (8002be8 <HAL_DMA_Abort+0x47c>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d004      	beq.n	8002a96 <HAL_DMA_Abort+0x32a>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a56      	ldr	r2, [pc, #344]	@ (8002bec <HAL_DMA_Abort+0x480>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d108      	bne.n	8002aa8 <HAL_DMA_Abort+0x33c>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f022 0201 	bic.w	r2, r2, #1
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	e007      	b.n	8002ab8 <HAL_DMA_Abort+0x34c>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f022 0201 	bic.w	r2, r2, #1
 8002ab6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002ab8:	e013      	b.n	8002ae2 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002aba:	f7fe fc15 	bl	80012e8 <HAL_GetTick>
 8002abe:	4602      	mov	r2, r0
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	2b05      	cmp	r3, #5
 8002ac6:	d90c      	bls.n	8002ae2 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e12d      	b.n	8002d3e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f003 0301 	and.w	r3, r3, #1
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d1e5      	bne.n	8002aba <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	4a2f      	ldr	r2, [pc, #188]	@ (8002bb0 <HAL_DMA_Abort+0x444>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d04a      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb4 <HAL_DMA_Abort+0x448>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d045      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a2c      	ldr	r2, [pc, #176]	@ (8002bb8 <HAL_DMA_Abort+0x44c>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d040      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a2a      	ldr	r2, [pc, #168]	@ (8002bbc <HAL_DMA_Abort+0x450>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d03b      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a29      	ldr	r2, [pc, #164]	@ (8002bc0 <HAL_DMA_Abort+0x454>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d036      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a27      	ldr	r2, [pc, #156]	@ (8002bc4 <HAL_DMA_Abort+0x458>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d031      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a26      	ldr	r2, [pc, #152]	@ (8002bc8 <HAL_DMA_Abort+0x45c>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d02c      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a24      	ldr	r2, [pc, #144]	@ (8002bcc <HAL_DMA_Abort+0x460>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d027      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a23      	ldr	r2, [pc, #140]	@ (8002bd0 <HAL_DMA_Abort+0x464>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d022      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a21      	ldr	r2, [pc, #132]	@ (8002bd4 <HAL_DMA_Abort+0x468>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d01d      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a20      	ldr	r2, [pc, #128]	@ (8002bd8 <HAL_DMA_Abort+0x46c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d018      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a1e      	ldr	r2, [pc, #120]	@ (8002bdc <HAL_DMA_Abort+0x470>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d013      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002be0 <HAL_DMA_Abort+0x474>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d00e      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a1b      	ldr	r2, [pc, #108]	@ (8002be4 <HAL_DMA_Abort+0x478>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d009      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8002be8 <HAL_DMA_Abort+0x47c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d004      	beq.n	8002b8e <HAL_DMA_Abort+0x422>
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a18      	ldr	r2, [pc, #96]	@ (8002bec <HAL_DMA_Abort+0x480>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d101      	bne.n	8002b92 <HAL_DMA_Abort+0x426>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_DMA_Abort+0x428>
 8002b92:	2300      	movs	r3, #0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d02b      	beq.n	8002bf0 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b9c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ba2:	f003 031f 	and.w	r3, r3, #31
 8002ba6:	223f      	movs	r2, #63	@ 0x3f
 8002ba8:	409a      	lsls	r2, r3
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	609a      	str	r2, [r3, #8]
 8002bae:	e02a      	b.n	8002c06 <HAL_DMA_Abort+0x49a>
 8002bb0:	40020010 	.word	0x40020010
 8002bb4:	40020028 	.word	0x40020028
 8002bb8:	40020040 	.word	0x40020040
 8002bbc:	40020058 	.word	0x40020058
 8002bc0:	40020070 	.word	0x40020070
 8002bc4:	40020088 	.word	0x40020088
 8002bc8:	400200a0 	.word	0x400200a0
 8002bcc:	400200b8 	.word	0x400200b8
 8002bd0:	40020410 	.word	0x40020410
 8002bd4:	40020428 	.word	0x40020428
 8002bd8:	40020440 	.word	0x40020440
 8002bdc:	40020458 	.word	0x40020458
 8002be0:	40020470 	.word	0x40020470
 8002be4:	40020488 	.word	0x40020488
 8002be8:	400204a0 	.word	0x400204a0
 8002bec:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf4:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfa:	f003 031f 	and.w	r3, r3, #31
 8002bfe:	2201      	movs	r2, #1
 8002c00:	409a      	lsls	r2, r3
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a4f      	ldr	r2, [pc, #316]	@ (8002d48 <HAL_DMA_Abort+0x5dc>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d072      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a4d      	ldr	r2, [pc, #308]	@ (8002d4c <HAL_DMA_Abort+0x5e0>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d06d      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a4c      	ldr	r2, [pc, #304]	@ (8002d50 <HAL_DMA_Abort+0x5e4>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d068      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a4a      	ldr	r2, [pc, #296]	@ (8002d54 <HAL_DMA_Abort+0x5e8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d063      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a49      	ldr	r2, [pc, #292]	@ (8002d58 <HAL_DMA_Abort+0x5ec>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d05e      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a47      	ldr	r2, [pc, #284]	@ (8002d5c <HAL_DMA_Abort+0x5f0>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d059      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a46      	ldr	r2, [pc, #280]	@ (8002d60 <HAL_DMA_Abort+0x5f4>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d054      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a44      	ldr	r2, [pc, #272]	@ (8002d64 <HAL_DMA_Abort+0x5f8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d04f      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a43      	ldr	r2, [pc, #268]	@ (8002d68 <HAL_DMA_Abort+0x5fc>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d04a      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a41      	ldr	r2, [pc, #260]	@ (8002d6c <HAL_DMA_Abort+0x600>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d045      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a40      	ldr	r2, [pc, #256]	@ (8002d70 <HAL_DMA_Abort+0x604>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d040      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a3e      	ldr	r2, [pc, #248]	@ (8002d74 <HAL_DMA_Abort+0x608>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d03b      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a3d      	ldr	r2, [pc, #244]	@ (8002d78 <HAL_DMA_Abort+0x60c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d036      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d7c <HAL_DMA_Abort+0x610>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d031      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a3a      	ldr	r2, [pc, #232]	@ (8002d80 <HAL_DMA_Abort+0x614>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d02c      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a38      	ldr	r2, [pc, #224]	@ (8002d84 <HAL_DMA_Abort+0x618>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d027      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a37      	ldr	r2, [pc, #220]	@ (8002d88 <HAL_DMA_Abort+0x61c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d022      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a35      	ldr	r2, [pc, #212]	@ (8002d8c <HAL_DMA_Abort+0x620>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d01d      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a34      	ldr	r2, [pc, #208]	@ (8002d90 <HAL_DMA_Abort+0x624>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d018      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a32      	ldr	r2, [pc, #200]	@ (8002d94 <HAL_DMA_Abort+0x628>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d013      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4a31      	ldr	r2, [pc, #196]	@ (8002d98 <HAL_DMA_Abort+0x62c>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d00e      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a2f      	ldr	r2, [pc, #188]	@ (8002d9c <HAL_DMA_Abort+0x630>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d009      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a2e      	ldr	r2, [pc, #184]	@ (8002da0 <HAL_DMA_Abort+0x634>)
 8002ce8:	4293      	cmp	r3, r2
 8002cea:	d004      	beq.n	8002cf6 <HAL_DMA_Abort+0x58a>
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a2c      	ldr	r2, [pc, #176]	@ (8002da4 <HAL_DMA_Abort+0x638>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d101      	bne.n	8002cfa <HAL_DMA_Abort+0x58e>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <HAL_DMA_Abort+0x590>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d015      	beq.n	8002d2c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002d08:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00c      	beq.n	8002d2c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d16:	681a      	ldr	r2, [r3, #0]
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d1c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d20:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d26:	687a      	ldr	r2, [r7, #4]
 8002d28:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002d2a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40020010 	.word	0x40020010
 8002d4c:	40020028 	.word	0x40020028
 8002d50:	40020040 	.word	0x40020040
 8002d54:	40020058 	.word	0x40020058
 8002d58:	40020070 	.word	0x40020070
 8002d5c:	40020088 	.word	0x40020088
 8002d60:	400200a0 	.word	0x400200a0
 8002d64:	400200b8 	.word	0x400200b8
 8002d68:	40020410 	.word	0x40020410
 8002d6c:	40020428 	.word	0x40020428
 8002d70:	40020440 	.word	0x40020440
 8002d74:	40020458 	.word	0x40020458
 8002d78:	40020470 	.word	0x40020470
 8002d7c:	40020488 	.word	0x40020488
 8002d80:	400204a0 	.word	0x400204a0
 8002d84:	400204b8 	.word	0x400204b8
 8002d88:	58025408 	.word	0x58025408
 8002d8c:	5802541c 	.word	0x5802541c
 8002d90:	58025430 	.word	0x58025430
 8002d94:	58025444 	.word	0x58025444
 8002d98:	58025458 	.word	0x58025458
 8002d9c:	5802546c 	.word	0x5802546c
 8002da0:	58025480 	.word	0x58025480
 8002da4:	58025494 	.word	0x58025494

08002da8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b084      	sub	sp, #16
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e237      	b.n	800322a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2280      	movs	r2, #128	@ 0x80
 8002dca:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002dcc:	2301      	movs	r3, #1
 8002dce:	e22c      	b.n	800322a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a5c      	ldr	r2, [pc, #368]	@ (8002f48 <HAL_DMA_Abort_IT+0x1a0>)
 8002dd6:	4293      	cmp	r3, r2
 8002dd8:	d04a      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a5b      	ldr	r2, [pc, #364]	@ (8002f4c <HAL_DMA_Abort_IT+0x1a4>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d045      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4a59      	ldr	r2, [pc, #356]	@ (8002f50 <HAL_DMA_Abort_IT+0x1a8>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d040      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a58      	ldr	r2, [pc, #352]	@ (8002f54 <HAL_DMA_Abort_IT+0x1ac>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d03b      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a56      	ldr	r2, [pc, #344]	@ (8002f58 <HAL_DMA_Abort_IT+0x1b0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d036      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a55      	ldr	r2, [pc, #340]	@ (8002f5c <HAL_DMA_Abort_IT+0x1b4>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d031      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a53      	ldr	r2, [pc, #332]	@ (8002f60 <HAL_DMA_Abort_IT+0x1b8>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d02c      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a52      	ldr	r2, [pc, #328]	@ (8002f64 <HAL_DMA_Abort_IT+0x1bc>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d027      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a50      	ldr	r2, [pc, #320]	@ (8002f68 <HAL_DMA_Abort_IT+0x1c0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d022      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8002f6c <HAL_DMA_Abort_IT+0x1c4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d01d      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a4d      	ldr	r2, [pc, #308]	@ (8002f70 <HAL_DMA_Abort_IT+0x1c8>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d018      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a4c      	ldr	r2, [pc, #304]	@ (8002f74 <HAL_DMA_Abort_IT+0x1cc>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d013      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f78 <HAL_DMA_Abort_IT+0x1d0>)
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d00e      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4a49      	ldr	r2, [pc, #292]	@ (8002f7c <HAL_DMA_Abort_IT+0x1d4>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d009      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a47      	ldr	r2, [pc, #284]	@ (8002f80 <HAL_DMA_Abort_IT+0x1d8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d004      	beq.n	8002e70 <HAL_DMA_Abort_IT+0xc8>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_DMA_Abort_IT+0x1dc>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d101      	bne.n	8002e74 <HAL_DMA_Abort_IT+0xcc>
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_DMA_Abort_IT+0xce>
 8002e74:	2300      	movs	r3, #0
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	f000 8086 	beq.w	8002f88 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2204      	movs	r2, #4
 8002e80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a2f      	ldr	r2, [pc, #188]	@ (8002f48 <HAL_DMA_Abort_IT+0x1a0>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d04a      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a2e      	ldr	r2, [pc, #184]	@ (8002f4c <HAL_DMA_Abort_IT+0x1a4>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d045      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a2c      	ldr	r2, [pc, #176]	@ (8002f50 <HAL_DMA_Abort_IT+0x1a8>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d040      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a2b      	ldr	r2, [pc, #172]	@ (8002f54 <HAL_DMA_Abort_IT+0x1ac>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d03b      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4a29      	ldr	r2, [pc, #164]	@ (8002f58 <HAL_DMA_Abort_IT+0x1b0>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d036      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a28      	ldr	r2, [pc, #160]	@ (8002f5c <HAL_DMA_Abort_IT+0x1b4>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d031      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4a26      	ldr	r2, [pc, #152]	@ (8002f60 <HAL_DMA_Abort_IT+0x1b8>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d02c      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a25      	ldr	r2, [pc, #148]	@ (8002f64 <HAL_DMA_Abort_IT+0x1bc>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d027      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a23      	ldr	r2, [pc, #140]	@ (8002f68 <HAL_DMA_Abort_IT+0x1c0>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d022      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a22      	ldr	r2, [pc, #136]	@ (8002f6c <HAL_DMA_Abort_IT+0x1c4>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d01d      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a20      	ldr	r2, [pc, #128]	@ (8002f70 <HAL_DMA_Abort_IT+0x1c8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d018      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a1f      	ldr	r2, [pc, #124]	@ (8002f74 <HAL_DMA_Abort_IT+0x1cc>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d013      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a1d      	ldr	r2, [pc, #116]	@ (8002f78 <HAL_DMA_Abort_IT+0x1d0>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00e      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f7c <HAL_DMA_Abort_IT+0x1d4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d009      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a1a      	ldr	r2, [pc, #104]	@ (8002f80 <HAL_DMA_Abort_IT+0x1d8>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d004      	beq.n	8002f24 <HAL_DMA_Abort_IT+0x17c>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4a19      	ldr	r2, [pc, #100]	@ (8002f84 <HAL_DMA_Abort_IT+0x1dc>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d108      	bne.n	8002f36 <HAL_DMA_Abort_IT+0x18e>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 0201 	bic.w	r2, r2, #1
 8002f32:	601a      	str	r2, [r3, #0]
 8002f34:	e178      	b.n	8003228 <HAL_DMA_Abort_IT+0x480>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f022 0201 	bic.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
 8002f46:	e16f      	b.n	8003228 <HAL_DMA_Abort_IT+0x480>
 8002f48:	40020010 	.word	0x40020010
 8002f4c:	40020028 	.word	0x40020028
 8002f50:	40020040 	.word	0x40020040
 8002f54:	40020058 	.word	0x40020058
 8002f58:	40020070 	.word	0x40020070
 8002f5c:	40020088 	.word	0x40020088
 8002f60:	400200a0 	.word	0x400200a0
 8002f64:	400200b8 	.word	0x400200b8
 8002f68:	40020410 	.word	0x40020410
 8002f6c:	40020428 	.word	0x40020428
 8002f70:	40020440 	.word	0x40020440
 8002f74:	40020458 	.word	0x40020458
 8002f78:	40020470 	.word	0x40020470
 8002f7c:	40020488 	.word	0x40020488
 8002f80:	400204a0 	.word	0x400204a0
 8002f84:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f022 020e 	bic.w	r2, r2, #14
 8002f96:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4a6c      	ldr	r2, [pc, #432]	@ (8003150 <HAL_DMA_Abort_IT+0x3a8>)
 8002f9e:	4293      	cmp	r3, r2
 8002fa0:	d04a      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a6b      	ldr	r2, [pc, #428]	@ (8003154 <HAL_DMA_Abort_IT+0x3ac>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d045      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4a69      	ldr	r2, [pc, #420]	@ (8003158 <HAL_DMA_Abort_IT+0x3b0>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d040      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a68      	ldr	r2, [pc, #416]	@ (800315c <HAL_DMA_Abort_IT+0x3b4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d03b      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a66      	ldr	r2, [pc, #408]	@ (8003160 <HAL_DMA_Abort_IT+0x3b8>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d036      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a65      	ldr	r2, [pc, #404]	@ (8003164 <HAL_DMA_Abort_IT+0x3bc>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d031      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a63      	ldr	r2, [pc, #396]	@ (8003168 <HAL_DMA_Abort_IT+0x3c0>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d02c      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a62      	ldr	r2, [pc, #392]	@ (800316c <HAL_DMA_Abort_IT+0x3c4>)
 8002fe4:	4293      	cmp	r3, r2
 8002fe6:	d027      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a60      	ldr	r2, [pc, #384]	@ (8003170 <HAL_DMA_Abort_IT+0x3c8>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d022      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4a5f      	ldr	r2, [pc, #380]	@ (8003174 <HAL_DMA_Abort_IT+0x3cc>)
 8002ff8:	4293      	cmp	r3, r2
 8002ffa:	d01d      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a5d      	ldr	r2, [pc, #372]	@ (8003178 <HAL_DMA_Abort_IT+0x3d0>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d018      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a5c      	ldr	r2, [pc, #368]	@ (800317c <HAL_DMA_Abort_IT+0x3d4>)
 800300c:	4293      	cmp	r3, r2
 800300e:	d013      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4a5a      	ldr	r2, [pc, #360]	@ (8003180 <HAL_DMA_Abort_IT+0x3d8>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d00e      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a59      	ldr	r2, [pc, #356]	@ (8003184 <HAL_DMA_Abort_IT+0x3dc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d009      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a57      	ldr	r2, [pc, #348]	@ (8003188 <HAL_DMA_Abort_IT+0x3e0>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d004      	beq.n	8003038 <HAL_DMA_Abort_IT+0x290>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a56      	ldr	r2, [pc, #344]	@ (800318c <HAL_DMA_Abort_IT+0x3e4>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d108      	bne.n	800304a <HAL_DMA_Abort_IT+0x2a2>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	e007      	b.n	800305a <HAL_DMA_Abort_IT+0x2b2>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 0201 	bic.w	r2, r2, #1
 8003058:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a3c      	ldr	r2, [pc, #240]	@ (8003150 <HAL_DMA_Abort_IT+0x3a8>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d072      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a3a      	ldr	r2, [pc, #232]	@ (8003154 <HAL_DMA_Abort_IT+0x3ac>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d06d      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a39      	ldr	r2, [pc, #228]	@ (8003158 <HAL_DMA_Abort_IT+0x3b0>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d068      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a37      	ldr	r2, [pc, #220]	@ (800315c <HAL_DMA_Abort_IT+0x3b4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d063      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a36      	ldr	r2, [pc, #216]	@ (8003160 <HAL_DMA_Abort_IT+0x3b8>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d05e      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a34      	ldr	r2, [pc, #208]	@ (8003164 <HAL_DMA_Abort_IT+0x3bc>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d059      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a33      	ldr	r2, [pc, #204]	@ (8003168 <HAL_DMA_Abort_IT+0x3c0>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d054      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a31      	ldr	r2, [pc, #196]	@ (800316c <HAL_DMA_Abort_IT+0x3c4>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d04f      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a30      	ldr	r2, [pc, #192]	@ (8003170 <HAL_DMA_Abort_IT+0x3c8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d04a      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2e      	ldr	r2, [pc, #184]	@ (8003174 <HAL_DMA_Abort_IT+0x3cc>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d045      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a2d      	ldr	r2, [pc, #180]	@ (8003178 <HAL_DMA_Abort_IT+0x3d0>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d040      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a2b      	ldr	r2, [pc, #172]	@ (800317c <HAL_DMA_Abort_IT+0x3d4>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d03b      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a2a      	ldr	r2, [pc, #168]	@ (8003180 <HAL_DMA_Abort_IT+0x3d8>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d036      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a28      	ldr	r2, [pc, #160]	@ (8003184 <HAL_DMA_Abort_IT+0x3dc>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d031      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a27      	ldr	r2, [pc, #156]	@ (8003188 <HAL_DMA_Abort_IT+0x3e0>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d02c      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a25      	ldr	r2, [pc, #148]	@ (800318c <HAL_DMA_Abort_IT+0x3e4>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d027      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a24      	ldr	r2, [pc, #144]	@ (8003190 <HAL_DMA_Abort_IT+0x3e8>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d022      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	4a22      	ldr	r2, [pc, #136]	@ (8003194 <HAL_DMA_Abort_IT+0x3ec>)
 800310a:	4293      	cmp	r3, r2
 800310c:	d01d      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a21      	ldr	r2, [pc, #132]	@ (8003198 <HAL_DMA_Abort_IT+0x3f0>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d018      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4a1f      	ldr	r2, [pc, #124]	@ (800319c <HAL_DMA_Abort_IT+0x3f4>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d013      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a1e      	ldr	r2, [pc, #120]	@ (80031a0 <HAL_DMA_Abort_IT+0x3f8>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d00e      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a1c      	ldr	r2, [pc, #112]	@ (80031a4 <HAL_DMA_Abort_IT+0x3fc>)
 8003132:	4293      	cmp	r3, r2
 8003134:	d009      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4a1b      	ldr	r2, [pc, #108]	@ (80031a8 <HAL_DMA_Abort_IT+0x400>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d004      	beq.n	800314a <HAL_DMA_Abort_IT+0x3a2>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a19      	ldr	r2, [pc, #100]	@ (80031ac <HAL_DMA_Abort_IT+0x404>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d132      	bne.n	80031b0 <HAL_DMA_Abort_IT+0x408>
 800314a:	2301      	movs	r3, #1
 800314c:	e031      	b.n	80031b2 <HAL_DMA_Abort_IT+0x40a>
 800314e:	bf00      	nop
 8003150:	40020010 	.word	0x40020010
 8003154:	40020028 	.word	0x40020028
 8003158:	40020040 	.word	0x40020040
 800315c:	40020058 	.word	0x40020058
 8003160:	40020070 	.word	0x40020070
 8003164:	40020088 	.word	0x40020088
 8003168:	400200a0 	.word	0x400200a0
 800316c:	400200b8 	.word	0x400200b8
 8003170:	40020410 	.word	0x40020410
 8003174:	40020428 	.word	0x40020428
 8003178:	40020440 	.word	0x40020440
 800317c:	40020458 	.word	0x40020458
 8003180:	40020470 	.word	0x40020470
 8003184:	40020488 	.word	0x40020488
 8003188:	400204a0 	.word	0x400204a0
 800318c:	400204b8 	.word	0x400204b8
 8003190:	58025408 	.word	0x58025408
 8003194:	5802541c 	.word	0x5802541c
 8003198:	58025430 	.word	0x58025430
 800319c:	58025444 	.word	0x58025444
 80031a0:	58025458 	.word	0x58025458
 80031a4:	5802546c 	.word	0x5802546c
 80031a8:	58025480 	.word	0x58025480
 80031ac:	58025494 	.word	0x58025494
 80031b0:	2300      	movs	r3, #0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d028      	beq.n	8003208 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031c4:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031ca:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d0:	f003 031f 	and.w	r3, r3, #31
 80031d4:	2201      	movs	r2, #1
 80031d6:	409a      	lsls	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80031e4:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d00c      	beq.n	8003208 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80031f8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031fc:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003202:	687a      	ldr	r2, [r7, #4]
 8003204:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003206:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800321c:	2b00      	cmp	r3, #0
 800321e:	d003      	beq.n	8003228 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3710      	adds	r7, #16
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop

08003234 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	b08a      	sub	sp, #40	@ 0x28
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003240:	4b67      	ldr	r3, [pc, #412]	@ (80033e0 <HAL_DMA_IRQHandler+0x1ac>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a67      	ldr	r2, [pc, #412]	@ (80033e4 <HAL_DMA_IRQHandler+0x1b0>)
 8003246:	fba2 2303 	umull	r2, r3, r2, r3
 800324a:	0a9b      	lsrs	r3, r3, #10
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003252:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003258:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800325a:	6a3b      	ldr	r3, [r7, #32]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8003260:	69fb      	ldr	r3, [r7, #28]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a5f      	ldr	r2, [pc, #380]	@ (80033e8 <HAL_DMA_IRQHandler+0x1b4>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d04a      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a5d      	ldr	r2, [pc, #372]	@ (80033ec <HAL_DMA_IRQHandler+0x1b8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d045      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a5c      	ldr	r2, [pc, #368]	@ (80033f0 <HAL_DMA_IRQHandler+0x1bc>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d040      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a5a      	ldr	r2, [pc, #360]	@ (80033f4 <HAL_DMA_IRQHandler+0x1c0>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d03b      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a59      	ldr	r2, [pc, #356]	@ (80033f8 <HAL_DMA_IRQHandler+0x1c4>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d036      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a57      	ldr	r2, [pc, #348]	@ (80033fc <HAL_DMA_IRQHandler+0x1c8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d031      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a56      	ldr	r2, [pc, #344]	@ (8003400 <HAL_DMA_IRQHandler+0x1cc>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d02c      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a54      	ldr	r2, [pc, #336]	@ (8003404 <HAL_DMA_IRQHandler+0x1d0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d027      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a53      	ldr	r2, [pc, #332]	@ (8003408 <HAL_DMA_IRQHandler+0x1d4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d022      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a51      	ldr	r2, [pc, #324]	@ (800340c <HAL_DMA_IRQHandler+0x1d8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d01d      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a50      	ldr	r2, [pc, #320]	@ (8003410 <HAL_DMA_IRQHandler+0x1dc>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d018      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a4e      	ldr	r2, [pc, #312]	@ (8003414 <HAL_DMA_IRQHandler+0x1e0>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d013      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003418 <HAL_DMA_IRQHandler+0x1e4>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d00e      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a4b      	ldr	r2, [pc, #300]	@ (800341c <HAL_DMA_IRQHandler+0x1e8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d009      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a4a      	ldr	r2, [pc, #296]	@ (8003420 <HAL_DMA_IRQHandler+0x1ec>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d004      	beq.n	8003306 <HAL_DMA_IRQHandler+0xd2>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a48      	ldr	r2, [pc, #288]	@ (8003424 <HAL_DMA_IRQHandler+0x1f0>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d101      	bne.n	800330a <HAL_DMA_IRQHandler+0xd6>
 8003306:	2301      	movs	r3, #1
 8003308:	e000      	b.n	800330c <HAL_DMA_IRQHandler+0xd8>
 800330a:	2300      	movs	r3, #0
 800330c:	2b00      	cmp	r3, #0
 800330e:	f000 842b 	beq.w	8003b68 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003316:	f003 031f 	and.w	r3, r3, #31
 800331a:	2208      	movs	r2, #8
 800331c:	409a      	lsls	r2, r3
 800331e:	69bb      	ldr	r3, [r7, #24]
 8003320:	4013      	ands	r3, r2
 8003322:	2b00      	cmp	r3, #0
 8003324:	f000 80a2 	beq.w	800346c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a2e      	ldr	r2, [pc, #184]	@ (80033e8 <HAL_DMA_IRQHandler+0x1b4>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d04a      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a2d      	ldr	r2, [pc, #180]	@ (80033ec <HAL_DMA_IRQHandler+0x1b8>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d045      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a2b      	ldr	r2, [pc, #172]	@ (80033f0 <HAL_DMA_IRQHandler+0x1bc>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d040      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a2a      	ldr	r2, [pc, #168]	@ (80033f4 <HAL_DMA_IRQHandler+0x1c0>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d03b      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a28      	ldr	r2, [pc, #160]	@ (80033f8 <HAL_DMA_IRQHandler+0x1c4>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d036      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a27      	ldr	r2, [pc, #156]	@ (80033fc <HAL_DMA_IRQHandler+0x1c8>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d031      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a25      	ldr	r2, [pc, #148]	@ (8003400 <HAL_DMA_IRQHandler+0x1cc>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d02c      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a24      	ldr	r2, [pc, #144]	@ (8003404 <HAL_DMA_IRQHandler+0x1d0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d027      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a22      	ldr	r2, [pc, #136]	@ (8003408 <HAL_DMA_IRQHandler+0x1d4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d022      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a21      	ldr	r2, [pc, #132]	@ (800340c <HAL_DMA_IRQHandler+0x1d8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d01d      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a1f      	ldr	r2, [pc, #124]	@ (8003410 <HAL_DMA_IRQHandler+0x1dc>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d018      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a1e      	ldr	r2, [pc, #120]	@ (8003414 <HAL_DMA_IRQHandler+0x1e0>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d013      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a1c      	ldr	r2, [pc, #112]	@ (8003418 <HAL_DMA_IRQHandler+0x1e4>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00e      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a1b      	ldr	r2, [pc, #108]	@ (800341c <HAL_DMA_IRQHandler+0x1e8>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d009      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a19      	ldr	r2, [pc, #100]	@ (8003420 <HAL_DMA_IRQHandler+0x1ec>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d004      	beq.n	80033c8 <HAL_DMA_IRQHandler+0x194>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a18      	ldr	r2, [pc, #96]	@ (8003424 <HAL_DMA_IRQHandler+0x1f0>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d12f      	bne.n	8003428 <HAL_DMA_IRQHandler+0x1f4>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0304 	and.w	r3, r3, #4
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	bf14      	ite	ne
 80033d6:	2301      	movne	r3, #1
 80033d8:	2300      	moveq	r3, #0
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	e02e      	b.n	800343c <HAL_DMA_IRQHandler+0x208>
 80033de:	bf00      	nop
 80033e0:	2400d7a0 	.word	0x2400d7a0
 80033e4:	1b4e81b5 	.word	0x1b4e81b5
 80033e8:	40020010 	.word	0x40020010
 80033ec:	40020028 	.word	0x40020028
 80033f0:	40020040 	.word	0x40020040
 80033f4:	40020058 	.word	0x40020058
 80033f8:	40020070 	.word	0x40020070
 80033fc:	40020088 	.word	0x40020088
 8003400:	400200a0 	.word	0x400200a0
 8003404:	400200b8 	.word	0x400200b8
 8003408:	40020410 	.word	0x40020410
 800340c:	40020428 	.word	0x40020428
 8003410:	40020440 	.word	0x40020440
 8003414:	40020458 	.word	0x40020458
 8003418:	40020470 	.word	0x40020470
 800341c:	40020488 	.word	0x40020488
 8003420:	400204a0 	.word	0x400204a0
 8003424:	400204b8 	.word	0x400204b8
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f003 0308 	and.w	r3, r3, #8
 8003432:	2b00      	cmp	r3, #0
 8003434:	bf14      	ite	ne
 8003436:	2301      	movne	r3, #1
 8003438:	2300      	moveq	r3, #0
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d015      	beq.n	800346c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f022 0204 	bic.w	r2, r2, #4
 800344e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003454:	f003 031f 	and.w	r3, r3, #31
 8003458:	2208      	movs	r2, #8
 800345a:	409a      	lsls	r2, r3
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003464:	f043 0201 	orr.w	r2, r3, #1
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003470:	f003 031f 	and.w	r3, r3, #31
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	fa22 f303 	lsr.w	r3, r2, r3
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d06e      	beq.n	8003560 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a69      	ldr	r2, [pc, #420]	@ (800362c <HAL_DMA_IRQHandler+0x3f8>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d04a      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a67      	ldr	r2, [pc, #412]	@ (8003630 <HAL_DMA_IRQHandler+0x3fc>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d045      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a66      	ldr	r2, [pc, #408]	@ (8003634 <HAL_DMA_IRQHandler+0x400>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d040      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a64      	ldr	r2, [pc, #400]	@ (8003638 <HAL_DMA_IRQHandler+0x404>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d03b      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a63      	ldr	r2, [pc, #396]	@ (800363c <HAL_DMA_IRQHandler+0x408>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d036      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a61      	ldr	r2, [pc, #388]	@ (8003640 <HAL_DMA_IRQHandler+0x40c>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d031      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a60      	ldr	r2, [pc, #384]	@ (8003644 <HAL_DMA_IRQHandler+0x410>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d02c      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a5e      	ldr	r2, [pc, #376]	@ (8003648 <HAL_DMA_IRQHandler+0x414>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d027      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a5d      	ldr	r2, [pc, #372]	@ (800364c <HAL_DMA_IRQHandler+0x418>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d022      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4a5b      	ldr	r2, [pc, #364]	@ (8003650 <HAL_DMA_IRQHandler+0x41c>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d01d      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a5a      	ldr	r2, [pc, #360]	@ (8003654 <HAL_DMA_IRQHandler+0x420>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d018      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4a58      	ldr	r2, [pc, #352]	@ (8003658 <HAL_DMA_IRQHandler+0x424>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d013      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a57      	ldr	r2, [pc, #348]	@ (800365c <HAL_DMA_IRQHandler+0x428>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d00e      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a55      	ldr	r2, [pc, #340]	@ (8003660 <HAL_DMA_IRQHandler+0x42c>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d009      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a54      	ldr	r2, [pc, #336]	@ (8003664 <HAL_DMA_IRQHandler+0x430>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d004      	beq.n	8003522 <HAL_DMA_IRQHandler+0x2ee>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a52      	ldr	r2, [pc, #328]	@ (8003668 <HAL_DMA_IRQHandler+0x434>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d10a      	bne.n	8003538 <HAL_DMA_IRQHandler+0x304>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695b      	ldr	r3, [r3, #20]
 8003528:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800352c:	2b00      	cmp	r3, #0
 800352e:	bf14      	ite	ne
 8003530:	2301      	movne	r3, #1
 8003532:	2300      	moveq	r3, #0
 8003534:	b2db      	uxtb	r3, r3
 8003536:	e003      	b.n	8003540 <HAL_DMA_IRQHandler+0x30c>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	2300      	movs	r3, #0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00d      	beq.n	8003560 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003548:	f003 031f 	and.w	r3, r3, #31
 800354c:	2201      	movs	r2, #1
 800354e:	409a      	lsls	r2, r3
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003558:	f043 0202 	orr.w	r2, r3, #2
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	2204      	movs	r2, #4
 800356a:	409a      	lsls	r2, r3
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	4013      	ands	r3, r2
 8003570:	2b00      	cmp	r3, #0
 8003572:	f000 808f 	beq.w	8003694 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a2c      	ldr	r2, [pc, #176]	@ (800362c <HAL_DMA_IRQHandler+0x3f8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d04a      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a2a      	ldr	r2, [pc, #168]	@ (8003630 <HAL_DMA_IRQHandler+0x3fc>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d045      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a29      	ldr	r2, [pc, #164]	@ (8003634 <HAL_DMA_IRQHandler+0x400>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d040      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a27      	ldr	r2, [pc, #156]	@ (8003638 <HAL_DMA_IRQHandler+0x404>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d03b      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a26      	ldr	r2, [pc, #152]	@ (800363c <HAL_DMA_IRQHandler+0x408>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d036      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a24      	ldr	r2, [pc, #144]	@ (8003640 <HAL_DMA_IRQHandler+0x40c>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d031      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a23      	ldr	r2, [pc, #140]	@ (8003644 <HAL_DMA_IRQHandler+0x410>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d02c      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a21      	ldr	r2, [pc, #132]	@ (8003648 <HAL_DMA_IRQHandler+0x414>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d027      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a20      	ldr	r2, [pc, #128]	@ (800364c <HAL_DMA_IRQHandler+0x418>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d022      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a1e      	ldr	r2, [pc, #120]	@ (8003650 <HAL_DMA_IRQHandler+0x41c>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d01d      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a1d      	ldr	r2, [pc, #116]	@ (8003654 <HAL_DMA_IRQHandler+0x420>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d018      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	4a1b      	ldr	r2, [pc, #108]	@ (8003658 <HAL_DMA_IRQHandler+0x424>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d013      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a1a      	ldr	r2, [pc, #104]	@ (800365c <HAL_DMA_IRQHandler+0x428>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d00e      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a18      	ldr	r2, [pc, #96]	@ (8003660 <HAL_DMA_IRQHandler+0x42c>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d009      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a17      	ldr	r2, [pc, #92]	@ (8003664 <HAL_DMA_IRQHandler+0x430>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d004      	beq.n	8003616 <HAL_DMA_IRQHandler+0x3e2>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a15      	ldr	r2, [pc, #84]	@ (8003668 <HAL_DMA_IRQHandler+0x434>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d12a      	bne.n	800366c <HAL_DMA_IRQHandler+0x438>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0302 	and.w	r3, r3, #2
 8003620:	2b00      	cmp	r3, #0
 8003622:	bf14      	ite	ne
 8003624:	2301      	movne	r3, #1
 8003626:	2300      	moveq	r3, #0
 8003628:	b2db      	uxtb	r3, r3
 800362a:	e023      	b.n	8003674 <HAL_DMA_IRQHandler+0x440>
 800362c:	40020010 	.word	0x40020010
 8003630:	40020028 	.word	0x40020028
 8003634:	40020040 	.word	0x40020040
 8003638:	40020058 	.word	0x40020058
 800363c:	40020070 	.word	0x40020070
 8003640:	40020088 	.word	0x40020088
 8003644:	400200a0 	.word	0x400200a0
 8003648:	400200b8 	.word	0x400200b8
 800364c:	40020410 	.word	0x40020410
 8003650:	40020428 	.word	0x40020428
 8003654:	40020440 	.word	0x40020440
 8003658:	40020458 	.word	0x40020458
 800365c:	40020470 	.word	0x40020470
 8003660:	40020488 	.word	0x40020488
 8003664:	400204a0 	.word	0x400204a0
 8003668:	400204b8 	.word	0x400204b8
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2300      	movs	r3, #0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00d      	beq.n	8003694 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800367c:	f003 031f 	and.w	r3, r3, #31
 8003680:	2204      	movs	r2, #4
 8003682:	409a      	lsls	r2, r3
 8003684:	6a3b      	ldr	r3, [r7, #32]
 8003686:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800368c:	f043 0204 	orr.w	r2, r3, #4
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003698:	f003 031f 	and.w	r3, r3, #31
 800369c:	2210      	movs	r2, #16
 800369e:	409a      	lsls	r2, r3
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	4013      	ands	r3, r2
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	f000 80a6 	beq.w	80037f6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a85      	ldr	r2, [pc, #532]	@ (80038c4 <HAL_DMA_IRQHandler+0x690>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d04a      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4a83      	ldr	r2, [pc, #524]	@ (80038c8 <HAL_DMA_IRQHandler+0x694>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d045      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a82      	ldr	r2, [pc, #520]	@ (80038cc <HAL_DMA_IRQHandler+0x698>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d040      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a80      	ldr	r2, [pc, #512]	@ (80038d0 <HAL_DMA_IRQHandler+0x69c>)
 80036ce:	4293      	cmp	r3, r2
 80036d0:	d03b      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4a7f      	ldr	r2, [pc, #508]	@ (80038d4 <HAL_DMA_IRQHandler+0x6a0>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d036      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a7d      	ldr	r2, [pc, #500]	@ (80038d8 <HAL_DMA_IRQHandler+0x6a4>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d031      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a7c      	ldr	r2, [pc, #496]	@ (80038dc <HAL_DMA_IRQHandler+0x6a8>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d02c      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4a7a      	ldr	r2, [pc, #488]	@ (80038e0 <HAL_DMA_IRQHandler+0x6ac>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d027      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a79      	ldr	r2, [pc, #484]	@ (80038e4 <HAL_DMA_IRQHandler+0x6b0>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d022      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a77      	ldr	r2, [pc, #476]	@ (80038e8 <HAL_DMA_IRQHandler+0x6b4>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d01d      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a76      	ldr	r2, [pc, #472]	@ (80038ec <HAL_DMA_IRQHandler+0x6b8>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d018      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a74      	ldr	r2, [pc, #464]	@ (80038f0 <HAL_DMA_IRQHandler+0x6bc>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d013      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a73      	ldr	r2, [pc, #460]	@ (80038f4 <HAL_DMA_IRQHandler+0x6c0>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d00e      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a71      	ldr	r2, [pc, #452]	@ (80038f8 <HAL_DMA_IRQHandler+0x6c4>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d009      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4a70      	ldr	r2, [pc, #448]	@ (80038fc <HAL_DMA_IRQHandler+0x6c8>)
 800373c:	4293      	cmp	r3, r2
 800373e:	d004      	beq.n	800374a <HAL_DMA_IRQHandler+0x516>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	4a6e      	ldr	r2, [pc, #440]	@ (8003900 <HAL_DMA_IRQHandler+0x6cc>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d10a      	bne.n	8003760 <HAL_DMA_IRQHandler+0x52c>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0308 	and.w	r3, r3, #8
 8003754:	2b00      	cmp	r3, #0
 8003756:	bf14      	ite	ne
 8003758:	2301      	movne	r3, #1
 800375a:	2300      	moveq	r3, #0
 800375c:	b2db      	uxtb	r3, r3
 800375e:	e009      	b.n	8003774 <HAL_DMA_IRQHandler+0x540>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	2b00      	cmp	r3, #0
 800376c:	bf14      	ite	ne
 800376e:	2301      	movne	r3, #1
 8003770:	2300      	moveq	r3, #0
 8003772:	b2db      	uxtb	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	d03e      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	2210      	movs	r2, #16
 8003782:	409a      	lsls	r2, r3
 8003784:	6a3b      	ldr	r3, [r7, #32]
 8003786:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003792:	2b00      	cmp	r3, #0
 8003794:	d018      	beq.n	80037c8 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d108      	bne.n	80037b6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d024      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037b0:	6878      	ldr	r0, [r7, #4]
 80037b2:	4798      	blx	r3
 80037b4:	e01f      	b.n	80037f6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d01b      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	4798      	blx	r3
 80037c6:	e016      	b.n	80037f6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d107      	bne.n	80037e6 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f022 0208 	bic.w	r2, r2, #8
 80037e4:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d003      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037fa:	f003 031f 	and.w	r3, r3, #31
 80037fe:	2220      	movs	r2, #32
 8003800:	409a      	lsls	r2, r3
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	4013      	ands	r3, r2
 8003806:	2b00      	cmp	r3, #0
 8003808:	f000 8110 	beq.w	8003a2c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4a2c      	ldr	r2, [pc, #176]	@ (80038c4 <HAL_DMA_IRQHandler+0x690>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d04a      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a2b      	ldr	r2, [pc, #172]	@ (80038c8 <HAL_DMA_IRQHandler+0x694>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d045      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a29      	ldr	r2, [pc, #164]	@ (80038cc <HAL_DMA_IRQHandler+0x698>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d040      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	4a28      	ldr	r2, [pc, #160]	@ (80038d0 <HAL_DMA_IRQHandler+0x69c>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d03b      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a26      	ldr	r2, [pc, #152]	@ (80038d4 <HAL_DMA_IRQHandler+0x6a0>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d036      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a25      	ldr	r2, [pc, #148]	@ (80038d8 <HAL_DMA_IRQHandler+0x6a4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d031      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	4a23      	ldr	r2, [pc, #140]	@ (80038dc <HAL_DMA_IRQHandler+0x6a8>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d02c      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a22      	ldr	r2, [pc, #136]	@ (80038e0 <HAL_DMA_IRQHandler+0x6ac>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d027      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4a20      	ldr	r2, [pc, #128]	@ (80038e4 <HAL_DMA_IRQHandler+0x6b0>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d022      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a1f      	ldr	r2, [pc, #124]	@ (80038e8 <HAL_DMA_IRQHandler+0x6b4>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d01d      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a1d      	ldr	r2, [pc, #116]	@ (80038ec <HAL_DMA_IRQHandler+0x6b8>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d018      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a1c      	ldr	r2, [pc, #112]	@ (80038f0 <HAL_DMA_IRQHandler+0x6bc>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d013      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a1a      	ldr	r2, [pc, #104]	@ (80038f4 <HAL_DMA_IRQHandler+0x6c0>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d00e      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4a19      	ldr	r2, [pc, #100]	@ (80038f8 <HAL_DMA_IRQHandler+0x6c4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d009      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a17      	ldr	r2, [pc, #92]	@ (80038fc <HAL_DMA_IRQHandler+0x6c8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d004      	beq.n	80038ac <HAL_DMA_IRQHandler+0x678>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a16      	ldr	r2, [pc, #88]	@ (8003900 <HAL_DMA_IRQHandler+0x6cc>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d12b      	bne.n	8003904 <HAL_DMA_IRQHandler+0x6d0>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0310 	and.w	r3, r3, #16
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	bf14      	ite	ne
 80038ba:	2301      	movne	r3, #1
 80038bc:	2300      	moveq	r3, #0
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	e02a      	b.n	8003918 <HAL_DMA_IRQHandler+0x6e4>
 80038c2:	bf00      	nop
 80038c4:	40020010 	.word	0x40020010
 80038c8:	40020028 	.word	0x40020028
 80038cc:	40020040 	.word	0x40020040
 80038d0:	40020058 	.word	0x40020058
 80038d4:	40020070 	.word	0x40020070
 80038d8:	40020088 	.word	0x40020088
 80038dc:	400200a0 	.word	0x400200a0
 80038e0:	400200b8 	.word	0x400200b8
 80038e4:	40020410 	.word	0x40020410
 80038e8:	40020428 	.word	0x40020428
 80038ec:	40020440 	.word	0x40020440
 80038f0:	40020458 	.word	0x40020458
 80038f4:	40020470 	.word	0x40020470
 80038f8:	40020488 	.word	0x40020488
 80038fc:	400204a0 	.word	0x400204a0
 8003900:	400204b8 	.word	0x400204b8
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	bf14      	ite	ne
 8003912:	2301      	movne	r3, #1
 8003914:	2300      	moveq	r3, #0
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b00      	cmp	r3, #0
 800391a:	f000 8087 	beq.w	8003a2c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003922:	f003 031f 	and.w	r3, r3, #31
 8003926:	2220      	movs	r2, #32
 8003928:	409a      	lsls	r2, r3
 800392a:	6a3b      	ldr	r3, [r7, #32]
 800392c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b04      	cmp	r3, #4
 8003938:	d139      	bne.n	80039ae <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0216 	bic.w	r2, r2, #22
 8003948:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695a      	ldr	r2, [r3, #20]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003958:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800395e:	2b00      	cmp	r3, #0
 8003960:	d103      	bne.n	800396a <HAL_DMA_IRQHandler+0x736>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003966:	2b00      	cmp	r3, #0
 8003968:	d007      	beq.n	800397a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0208 	bic.w	r2, r2, #8
 8003978:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800397e:	f003 031f 	and.w	r3, r3, #31
 8003982:	223f      	movs	r2, #63	@ 0x3f
 8003984:	409a      	lsls	r2, r3
 8003986:	6a3b      	ldr	r3, [r7, #32]
 8003988:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2201      	movs	r2, #1
 800398e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2200      	movs	r2, #0
 8003996:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 8382 	beq.w	80040a8 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	4798      	blx	r3
          }
          return;
 80039ac:	e37c      	b.n	80040a8 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d018      	beq.n	80039ee <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d108      	bne.n	80039dc <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d02c      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	4798      	blx	r3
 80039da:	e027      	b.n	8003a2c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d023      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
 80039ec:	e01e      	b.n	8003a2c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10f      	bne.n	8003a1c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	681a      	ldr	r2, [r3, #0]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0210 	bic.w	r2, r2, #16
 8003a0a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d003      	beq.n	8003a2c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 833e 	beq.w	80040b2 <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a3a:	f003 0301 	and.w	r3, r3, #1
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	f000 8088 	beq.w	8003b54 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2204      	movs	r2, #4
 8003a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a89      	ldr	r2, [pc, #548]	@ (8003c78 <HAL_DMA_IRQHandler+0xa44>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d04a      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a88      	ldr	r2, [pc, #544]	@ (8003c7c <HAL_DMA_IRQHandler+0xa48>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d045      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a86      	ldr	r2, [pc, #536]	@ (8003c80 <HAL_DMA_IRQHandler+0xa4c>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d040      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a85      	ldr	r2, [pc, #532]	@ (8003c84 <HAL_DMA_IRQHandler+0xa50>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d03b      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a83      	ldr	r2, [pc, #524]	@ (8003c88 <HAL_DMA_IRQHandler+0xa54>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d036      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a82      	ldr	r2, [pc, #520]	@ (8003c8c <HAL_DMA_IRQHandler+0xa58>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d031      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a80      	ldr	r2, [pc, #512]	@ (8003c90 <HAL_DMA_IRQHandler+0xa5c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d02c      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a7f      	ldr	r2, [pc, #508]	@ (8003c94 <HAL_DMA_IRQHandler+0xa60>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d027      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a7d      	ldr	r2, [pc, #500]	@ (8003c98 <HAL_DMA_IRQHandler+0xa64>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d022      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a7c      	ldr	r2, [pc, #496]	@ (8003c9c <HAL_DMA_IRQHandler+0xa68>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d01d      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a7a      	ldr	r2, [pc, #488]	@ (8003ca0 <HAL_DMA_IRQHandler+0xa6c>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d018      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a79      	ldr	r2, [pc, #484]	@ (8003ca4 <HAL_DMA_IRQHandler+0xa70>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d013      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a77      	ldr	r2, [pc, #476]	@ (8003ca8 <HAL_DMA_IRQHandler+0xa74>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00e      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a76      	ldr	r2, [pc, #472]	@ (8003cac <HAL_DMA_IRQHandler+0xa78>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d009      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a74      	ldr	r2, [pc, #464]	@ (8003cb0 <HAL_DMA_IRQHandler+0xa7c>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d004      	beq.n	8003aec <HAL_DMA_IRQHandler+0x8b8>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a73      	ldr	r2, [pc, #460]	@ (8003cb4 <HAL_DMA_IRQHandler+0xa80>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d108      	bne.n	8003afe <HAL_DMA_IRQHandler+0x8ca>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]
 8003afc:	e007      	b.n	8003b0e <HAL_DMA_IRQHandler+0x8da>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0201 	bic.w	r2, r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	3301      	adds	r3, #1
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b16:	429a      	cmp	r2, r3
 8003b18:	d307      	bcc.n	8003b2a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 0301 	and.w	r3, r3, #1
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1f2      	bne.n	8003b0e <HAL_DMA_IRQHandler+0x8da>
 8003b28:	e000      	b.n	8003b2c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003b2a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d004      	beq.n	8003b44 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2203      	movs	r2, #3
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003b42:	e003      	b.n	8003b4c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f000 82aa 	beq.w	80040b2 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	4798      	blx	r3
 8003b66:	e2a4      	b.n	80040b2 <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a52      	ldr	r2, [pc, #328]	@ (8003cb8 <HAL_DMA_IRQHandler+0xa84>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d04a      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a51      	ldr	r2, [pc, #324]	@ (8003cbc <HAL_DMA_IRQHandler+0xa88>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d045      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a4f      	ldr	r2, [pc, #316]	@ (8003cc0 <HAL_DMA_IRQHandler+0xa8c>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d040      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	4a4e      	ldr	r2, [pc, #312]	@ (8003cc4 <HAL_DMA_IRQHandler+0xa90>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d03b      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a4c      	ldr	r2, [pc, #304]	@ (8003cc8 <HAL_DMA_IRQHandler+0xa94>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d036      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a4b      	ldr	r2, [pc, #300]	@ (8003ccc <HAL_DMA_IRQHandler+0xa98>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d031      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a49      	ldr	r2, [pc, #292]	@ (8003cd0 <HAL_DMA_IRQHandler+0xa9c>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d02c      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a48      	ldr	r2, [pc, #288]	@ (8003cd4 <HAL_DMA_IRQHandler+0xaa0>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d027      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4a46      	ldr	r2, [pc, #280]	@ (8003cd8 <HAL_DMA_IRQHandler+0xaa4>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d022      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a45      	ldr	r2, [pc, #276]	@ (8003cdc <HAL_DMA_IRQHandler+0xaa8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d01d      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a43      	ldr	r2, [pc, #268]	@ (8003ce0 <HAL_DMA_IRQHandler+0xaac>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d018      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a42      	ldr	r2, [pc, #264]	@ (8003ce4 <HAL_DMA_IRQHandler+0xab0>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d013      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a40      	ldr	r2, [pc, #256]	@ (8003ce8 <HAL_DMA_IRQHandler+0xab4>)
 8003be6:	4293      	cmp	r3, r2
 8003be8:	d00e      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a3f      	ldr	r2, [pc, #252]	@ (8003cec <HAL_DMA_IRQHandler+0xab8>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d009      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a3d      	ldr	r2, [pc, #244]	@ (8003cf0 <HAL_DMA_IRQHandler+0xabc>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d004      	beq.n	8003c08 <HAL_DMA_IRQHandler+0x9d4>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a3c      	ldr	r2, [pc, #240]	@ (8003cf4 <HAL_DMA_IRQHandler+0xac0>)
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d101      	bne.n	8003c0c <HAL_DMA_IRQHandler+0x9d8>
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e000      	b.n	8003c0e <HAL_DMA_IRQHandler+0x9da>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 824f 	beq.w	80040b2 <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	2204      	movs	r2, #4
 8003c26:	409a      	lsls	r2, r3
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f000 80dd 	beq.w	8003dec <HAL_DMA_IRQHandler+0xbb8>
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	f003 0304 	and.w	r3, r3, #4
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	f000 80d7 	beq.w	8003dec <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c42:	f003 031f 	and.w	r3, r3, #31
 8003c46:	2204      	movs	r2, #4
 8003c48:	409a      	lsls	r2, r3
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d059      	beq.n	8003d0c <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d14a      	bne.n	8003cf8 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f000 8220 	beq.w	80040ac <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003c74:	e21a      	b.n	80040ac <HAL_DMA_IRQHandler+0xe78>
 8003c76:	bf00      	nop
 8003c78:	40020010 	.word	0x40020010
 8003c7c:	40020028 	.word	0x40020028
 8003c80:	40020040 	.word	0x40020040
 8003c84:	40020058 	.word	0x40020058
 8003c88:	40020070 	.word	0x40020070
 8003c8c:	40020088 	.word	0x40020088
 8003c90:	400200a0 	.word	0x400200a0
 8003c94:	400200b8 	.word	0x400200b8
 8003c98:	40020410 	.word	0x40020410
 8003c9c:	40020428 	.word	0x40020428
 8003ca0:	40020440 	.word	0x40020440
 8003ca4:	40020458 	.word	0x40020458
 8003ca8:	40020470 	.word	0x40020470
 8003cac:	40020488 	.word	0x40020488
 8003cb0:	400204a0 	.word	0x400204a0
 8003cb4:	400204b8 	.word	0x400204b8
 8003cb8:	48022c08 	.word	0x48022c08
 8003cbc:	48022c1c 	.word	0x48022c1c
 8003cc0:	48022c30 	.word	0x48022c30
 8003cc4:	48022c44 	.word	0x48022c44
 8003cc8:	48022c58 	.word	0x48022c58
 8003ccc:	48022c6c 	.word	0x48022c6c
 8003cd0:	48022c80 	.word	0x48022c80
 8003cd4:	48022c94 	.word	0x48022c94
 8003cd8:	58025408 	.word	0x58025408
 8003cdc:	5802541c 	.word	0x5802541c
 8003ce0:	58025430 	.word	0x58025430
 8003ce4:	58025444 	.word	0x58025444
 8003ce8:	58025458 	.word	0x58025458
 8003cec:	5802546c 	.word	0x5802546c
 8003cf0:	58025480 	.word	0x58025480
 8003cf4:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 81d5 	beq.w	80040ac <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003d0a:	e1cf      	b.n	80040ac <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	f003 0320 	and.w	r3, r3, #32
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d160      	bne.n	8003dd8 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a7f      	ldr	r2, [pc, #508]	@ (8003f18 <HAL_DMA_IRQHandler+0xce4>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d04a      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4a7d      	ldr	r2, [pc, #500]	@ (8003f1c <HAL_DMA_IRQHandler+0xce8>)
 8003d26:	4293      	cmp	r3, r2
 8003d28:	d045      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a7c      	ldr	r2, [pc, #496]	@ (8003f20 <HAL_DMA_IRQHandler+0xcec>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d040      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a7a      	ldr	r2, [pc, #488]	@ (8003f24 <HAL_DMA_IRQHandler+0xcf0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d03b      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a79      	ldr	r2, [pc, #484]	@ (8003f28 <HAL_DMA_IRQHandler+0xcf4>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d036      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a77      	ldr	r2, [pc, #476]	@ (8003f2c <HAL_DMA_IRQHandler+0xcf8>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d031      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a76      	ldr	r2, [pc, #472]	@ (8003f30 <HAL_DMA_IRQHandler+0xcfc>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d02c      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a74      	ldr	r2, [pc, #464]	@ (8003f34 <HAL_DMA_IRQHandler+0xd00>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d027      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a73      	ldr	r2, [pc, #460]	@ (8003f38 <HAL_DMA_IRQHandler+0xd04>)
 8003d6c:	4293      	cmp	r3, r2
 8003d6e:	d022      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a71      	ldr	r2, [pc, #452]	@ (8003f3c <HAL_DMA_IRQHandler+0xd08>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d01d      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a70      	ldr	r2, [pc, #448]	@ (8003f40 <HAL_DMA_IRQHandler+0xd0c>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d018      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4a6e      	ldr	r2, [pc, #440]	@ (8003f44 <HAL_DMA_IRQHandler+0xd10>)
 8003d8a:	4293      	cmp	r3, r2
 8003d8c:	d013      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a6d      	ldr	r2, [pc, #436]	@ (8003f48 <HAL_DMA_IRQHandler+0xd14>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d00e      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4a6b      	ldr	r2, [pc, #428]	@ (8003f4c <HAL_DMA_IRQHandler+0xd18>)
 8003d9e:	4293      	cmp	r3, r2
 8003da0:	d009      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	4a6a      	ldr	r2, [pc, #424]	@ (8003f50 <HAL_DMA_IRQHandler+0xd1c>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d004      	beq.n	8003db6 <HAL_DMA_IRQHandler+0xb82>
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	4a68      	ldr	r2, [pc, #416]	@ (8003f54 <HAL_DMA_IRQHandler+0xd20>)
 8003db2:	4293      	cmp	r3, r2
 8003db4:	d108      	bne.n	8003dc8 <HAL_DMA_IRQHandler+0xb94>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	681a      	ldr	r2, [r3, #0]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f022 0208 	bic.w	r2, r2, #8
 8003dc4:	601a      	str	r2, [r3, #0]
 8003dc6:	e007      	b.n	8003dd8 <HAL_DMA_IRQHandler+0xba4>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0204 	bic.w	r2, r2, #4
 8003dd6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	f000 8165 	beq.w	80040ac <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003dea:	e15f      	b.n	80040ac <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df0:	f003 031f 	and.w	r3, r3, #31
 8003df4:	2202      	movs	r2, #2
 8003df6:	409a      	lsls	r2, r3
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	4013      	ands	r3, r2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	f000 80c5 	beq.w	8003f8c <HAL_DMA_IRQHandler+0xd58>
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	f003 0302 	and.w	r3, r3, #2
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	f000 80bf 	beq.w	8003f8c <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e12:	f003 031f 	and.w	r3, r3, #31
 8003e16:	2202      	movs	r2, #2
 8003e18:	409a      	lsls	r2, r3
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d018      	beq.n	8003e5a <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d109      	bne.n	8003e46 <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 813a 	beq.w	80040b0 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e44:	e134      	b.n	80040b0 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 8130 	beq.w	80040b0 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003e58:	e12a      	b.n	80040b0 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	f003 0320 	and.w	r3, r3, #32
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	f040 8089 	bne.w	8003f78 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a2b      	ldr	r2, [pc, #172]	@ (8003f18 <HAL_DMA_IRQHandler+0xce4>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d04a      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a29      	ldr	r2, [pc, #164]	@ (8003f1c <HAL_DMA_IRQHandler+0xce8>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d045      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a28      	ldr	r2, [pc, #160]	@ (8003f20 <HAL_DMA_IRQHandler+0xcec>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d040      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a26      	ldr	r2, [pc, #152]	@ (8003f24 <HAL_DMA_IRQHandler+0xcf0>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d03b      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a25      	ldr	r2, [pc, #148]	@ (8003f28 <HAL_DMA_IRQHandler+0xcf4>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d036      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a23      	ldr	r2, [pc, #140]	@ (8003f2c <HAL_DMA_IRQHandler+0xcf8>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d031      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a22      	ldr	r2, [pc, #136]	@ (8003f30 <HAL_DMA_IRQHandler+0xcfc>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d02c      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a20      	ldr	r2, [pc, #128]	@ (8003f34 <HAL_DMA_IRQHandler+0xd00>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d027      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a1f      	ldr	r2, [pc, #124]	@ (8003f38 <HAL_DMA_IRQHandler+0xd04>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d022      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8003f3c <HAL_DMA_IRQHandler+0xd08>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d01d      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a1c      	ldr	r2, [pc, #112]	@ (8003f40 <HAL_DMA_IRQHandler+0xd0c>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d018      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f44 <HAL_DMA_IRQHandler+0xd10>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d013      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a19      	ldr	r2, [pc, #100]	@ (8003f48 <HAL_DMA_IRQHandler+0xd14>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d00e      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a17      	ldr	r2, [pc, #92]	@ (8003f4c <HAL_DMA_IRQHandler+0xd18>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d009      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a16      	ldr	r2, [pc, #88]	@ (8003f50 <HAL_DMA_IRQHandler+0xd1c>)
 8003ef8:	4293      	cmp	r3, r2
 8003efa:	d004      	beq.n	8003f06 <HAL_DMA_IRQHandler+0xcd2>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a14      	ldr	r2, [pc, #80]	@ (8003f54 <HAL_DMA_IRQHandler+0xd20>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d128      	bne.n	8003f58 <HAL_DMA_IRQHandler+0xd24>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0214 	bic.w	r2, r2, #20
 8003f14:	601a      	str	r2, [r3, #0]
 8003f16:	e027      	b.n	8003f68 <HAL_DMA_IRQHandler+0xd34>
 8003f18:	40020010 	.word	0x40020010
 8003f1c:	40020028 	.word	0x40020028
 8003f20:	40020040 	.word	0x40020040
 8003f24:	40020058 	.word	0x40020058
 8003f28:	40020070 	.word	0x40020070
 8003f2c:	40020088 	.word	0x40020088
 8003f30:	400200a0 	.word	0x400200a0
 8003f34:	400200b8 	.word	0x400200b8
 8003f38:	40020410 	.word	0x40020410
 8003f3c:	40020428 	.word	0x40020428
 8003f40:	40020440 	.word	0x40020440
 8003f44:	40020458 	.word	0x40020458
 8003f48:	40020470 	.word	0x40020470
 8003f4c:	40020488 	.word	0x40020488
 8003f50:	400204a0 	.word	0x400204a0
 8003f54:	400204b8 	.word	0x400204b8
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681a      	ldr	r2, [r3, #0]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f022 020a 	bic.w	r2, r2, #10
 8003f66:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 8097 	beq.w	80040b0 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f8a:	e091      	b.n	80040b0 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f90:	f003 031f 	and.w	r3, r3, #31
 8003f94:	2208      	movs	r2, #8
 8003f96:	409a      	lsls	r2, r3
 8003f98:	697b      	ldr	r3, [r7, #20]
 8003f9a:	4013      	ands	r3, r2
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f000 8088 	beq.w	80040b2 <HAL_DMA_IRQHandler+0xe7e>
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 8082 	beq.w	80040b2 <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a41      	ldr	r2, [pc, #260]	@ (80040b8 <HAL_DMA_IRQHandler+0xe84>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d04a      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a3f      	ldr	r2, [pc, #252]	@ (80040bc <HAL_DMA_IRQHandler+0xe88>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d045      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a3e      	ldr	r2, [pc, #248]	@ (80040c0 <HAL_DMA_IRQHandler+0xe8c>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d040      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80040c4 <HAL_DMA_IRQHandler+0xe90>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d03b      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a3b      	ldr	r2, [pc, #236]	@ (80040c8 <HAL_DMA_IRQHandler+0xe94>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d036      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a39      	ldr	r2, [pc, #228]	@ (80040cc <HAL_DMA_IRQHandler+0xe98>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d031      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a38      	ldr	r2, [pc, #224]	@ (80040d0 <HAL_DMA_IRQHandler+0xe9c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d02c      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a36      	ldr	r2, [pc, #216]	@ (80040d4 <HAL_DMA_IRQHandler+0xea0>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d027      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a35      	ldr	r2, [pc, #212]	@ (80040d8 <HAL_DMA_IRQHandler+0xea4>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d022      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a33      	ldr	r2, [pc, #204]	@ (80040dc <HAL_DMA_IRQHandler+0xea8>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d01d      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a32      	ldr	r2, [pc, #200]	@ (80040e0 <HAL_DMA_IRQHandler+0xeac>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d018      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a30      	ldr	r2, [pc, #192]	@ (80040e4 <HAL_DMA_IRQHandler+0xeb0>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d013      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a2f      	ldr	r2, [pc, #188]	@ (80040e8 <HAL_DMA_IRQHandler+0xeb4>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d00e      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a2d      	ldr	r2, [pc, #180]	@ (80040ec <HAL_DMA_IRQHandler+0xeb8>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d009      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	4a2c      	ldr	r2, [pc, #176]	@ (80040f0 <HAL_DMA_IRQHandler+0xebc>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d004      	beq.n	800404e <HAL_DMA_IRQHandler+0xe1a>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a2a      	ldr	r2, [pc, #168]	@ (80040f4 <HAL_DMA_IRQHandler+0xec0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d108      	bne.n	8004060 <HAL_DMA_IRQHandler+0xe2c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	681a      	ldr	r2, [r3, #0]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f022 021c 	bic.w	r2, r2, #28
 800405c:	601a      	str	r2, [r3, #0]
 800405e:	e007      	b.n	8004070 <HAL_DMA_IRQHandler+0xe3c>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f022 020e 	bic.w	r2, r2, #14
 800406e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004074:	f003 031f 	and.w	r3, r3, #31
 8004078:	2201      	movs	r2, #1
 800407a:	409a      	lsls	r2, r3
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2201      	movs	r2, #1
 800408a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800409a:	2b00      	cmp	r3, #0
 800409c:	d009      	beq.n	80040b2 <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040a2:	6878      	ldr	r0, [r7, #4]
 80040a4:	4798      	blx	r3
 80040a6:	e004      	b.n	80040b2 <HAL_DMA_IRQHandler+0xe7e>
          return;
 80040a8:	bf00      	nop
 80040aa:	e002      	b.n	80040b2 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040ac:	bf00      	nop
 80040ae:	e000      	b.n	80040b2 <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040b0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80040b2:	3728      	adds	r7, #40	@ 0x28
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40020010 	.word	0x40020010
 80040bc:	40020028 	.word	0x40020028
 80040c0:	40020040 	.word	0x40020040
 80040c4:	40020058 	.word	0x40020058
 80040c8:	40020070 	.word	0x40020070
 80040cc:	40020088 	.word	0x40020088
 80040d0:	400200a0 	.word	0x400200a0
 80040d4:	400200b8 	.word	0x400200b8
 80040d8:	40020410 	.word	0x40020410
 80040dc:	40020428 	.word	0x40020428
 80040e0:	40020440 	.word	0x40020440
 80040e4:	40020458 	.word	0x40020458
 80040e8:	40020470 	.word	0x40020470
 80040ec:	40020488 	.word	0x40020488
 80040f0:	400204a0 	.word	0x400204a0
 80040f4:	400204b8 	.word	0x400204b8

080040f8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b087      	sub	sp, #28
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	60f8      	str	r0, [r7, #12]
 8004100:	60b9      	str	r1, [r7, #8]
 8004102:	607a      	str	r2, [r7, #4]
 8004104:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800410a:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004110:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a7f      	ldr	r2, [pc, #508]	@ (8004314 <DMA_SetConfig+0x21c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d072      	beq.n	8004202 <DMA_SetConfig+0x10a>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	4a7d      	ldr	r2, [pc, #500]	@ (8004318 <DMA_SetConfig+0x220>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d06d      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a7c      	ldr	r2, [pc, #496]	@ (800431c <DMA_SetConfig+0x224>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d068      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a7a      	ldr	r2, [pc, #488]	@ (8004320 <DMA_SetConfig+0x228>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d063      	beq.n	8004202 <DMA_SetConfig+0x10a>
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a79      	ldr	r2, [pc, #484]	@ (8004324 <DMA_SetConfig+0x22c>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d05e      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a77      	ldr	r2, [pc, #476]	@ (8004328 <DMA_SetConfig+0x230>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d059      	beq.n	8004202 <DMA_SetConfig+0x10a>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4a76      	ldr	r2, [pc, #472]	@ (800432c <DMA_SetConfig+0x234>)
 8004154:	4293      	cmp	r3, r2
 8004156:	d054      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4a74      	ldr	r2, [pc, #464]	@ (8004330 <DMA_SetConfig+0x238>)
 800415e:	4293      	cmp	r3, r2
 8004160:	d04f      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4a73      	ldr	r2, [pc, #460]	@ (8004334 <DMA_SetConfig+0x23c>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d04a      	beq.n	8004202 <DMA_SetConfig+0x10a>
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a71      	ldr	r2, [pc, #452]	@ (8004338 <DMA_SetConfig+0x240>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d045      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a70      	ldr	r2, [pc, #448]	@ (800433c <DMA_SetConfig+0x244>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d040      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a6e      	ldr	r2, [pc, #440]	@ (8004340 <DMA_SetConfig+0x248>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d03b      	beq.n	8004202 <DMA_SetConfig+0x10a>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a6d      	ldr	r2, [pc, #436]	@ (8004344 <DMA_SetConfig+0x24c>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d036      	beq.n	8004202 <DMA_SetConfig+0x10a>
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a6b      	ldr	r2, [pc, #428]	@ (8004348 <DMA_SetConfig+0x250>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d031      	beq.n	8004202 <DMA_SetConfig+0x10a>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a6a      	ldr	r2, [pc, #424]	@ (800434c <DMA_SetConfig+0x254>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d02c      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a68      	ldr	r2, [pc, #416]	@ (8004350 <DMA_SetConfig+0x258>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d027      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a67      	ldr	r2, [pc, #412]	@ (8004354 <DMA_SetConfig+0x25c>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d022      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a65      	ldr	r2, [pc, #404]	@ (8004358 <DMA_SetConfig+0x260>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d01d      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a64      	ldr	r2, [pc, #400]	@ (800435c <DMA_SetConfig+0x264>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d018      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a62      	ldr	r2, [pc, #392]	@ (8004360 <DMA_SetConfig+0x268>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d013      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a61      	ldr	r2, [pc, #388]	@ (8004364 <DMA_SetConfig+0x26c>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d00e      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a5f      	ldr	r2, [pc, #380]	@ (8004368 <DMA_SetConfig+0x270>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d009      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4a5e      	ldr	r2, [pc, #376]	@ (800436c <DMA_SetConfig+0x274>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d004      	beq.n	8004202 <DMA_SetConfig+0x10a>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a5c      	ldr	r2, [pc, #368]	@ (8004370 <DMA_SetConfig+0x278>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d101      	bne.n	8004206 <DMA_SetConfig+0x10e>
 8004202:	2301      	movs	r3, #1
 8004204:	e000      	b.n	8004208 <DMA_SetConfig+0x110>
 8004206:	2300      	movs	r3, #0
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00d      	beq.n	8004228 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004210:	68fa      	ldr	r2, [r7, #12]
 8004212:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004214:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800421a:	2b00      	cmp	r3, #0
 800421c:	d004      	beq.n	8004228 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004222:	68fa      	ldr	r2, [r7, #12]
 8004224:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004226:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a39      	ldr	r2, [pc, #228]	@ (8004314 <DMA_SetConfig+0x21c>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d04a      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a38      	ldr	r2, [pc, #224]	@ (8004318 <DMA_SetConfig+0x220>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d045      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a36      	ldr	r2, [pc, #216]	@ (800431c <DMA_SetConfig+0x224>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d040      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a35      	ldr	r2, [pc, #212]	@ (8004320 <DMA_SetConfig+0x228>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d03b      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a33      	ldr	r2, [pc, #204]	@ (8004324 <DMA_SetConfig+0x22c>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d036      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a32      	ldr	r2, [pc, #200]	@ (8004328 <DMA_SetConfig+0x230>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d031      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a30      	ldr	r2, [pc, #192]	@ (800432c <DMA_SetConfig+0x234>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d02c      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a2f      	ldr	r2, [pc, #188]	@ (8004330 <DMA_SetConfig+0x238>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d027      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a2d      	ldr	r2, [pc, #180]	@ (8004334 <DMA_SetConfig+0x23c>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d022      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a2c      	ldr	r2, [pc, #176]	@ (8004338 <DMA_SetConfig+0x240>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d01d      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a2a      	ldr	r2, [pc, #168]	@ (800433c <DMA_SetConfig+0x244>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d018      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a29      	ldr	r2, [pc, #164]	@ (8004340 <DMA_SetConfig+0x248>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a27      	ldr	r2, [pc, #156]	@ (8004344 <DMA_SetConfig+0x24c>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d00e      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a26      	ldr	r2, [pc, #152]	@ (8004348 <DMA_SetConfig+0x250>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d009      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a24      	ldr	r2, [pc, #144]	@ (800434c <DMA_SetConfig+0x254>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d004      	beq.n	80042c8 <DMA_SetConfig+0x1d0>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a23      	ldr	r2, [pc, #140]	@ (8004350 <DMA_SetConfig+0x258>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d101      	bne.n	80042cc <DMA_SetConfig+0x1d4>
 80042c8:	2301      	movs	r3, #1
 80042ca:	e000      	b.n	80042ce <DMA_SetConfig+0x1d6>
 80042cc:	2300      	movs	r3, #0
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d059      	beq.n	8004386 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d6:	f003 031f 	and.w	r3, r3, #31
 80042da:	223f      	movs	r2, #63	@ 0x3f
 80042dc:	409a      	lsls	r2, r3
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042f0:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	683a      	ldr	r2, [r7, #0]
 80042f8:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	2b40      	cmp	r3, #64	@ 0x40
 8004300:	d138      	bne.n	8004374 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68ba      	ldr	r2, [r7, #8]
 8004310:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004312:	e0ae      	b.n	8004472 <DMA_SetConfig+0x37a>
 8004314:	40020010 	.word	0x40020010
 8004318:	40020028 	.word	0x40020028
 800431c:	40020040 	.word	0x40020040
 8004320:	40020058 	.word	0x40020058
 8004324:	40020070 	.word	0x40020070
 8004328:	40020088 	.word	0x40020088
 800432c:	400200a0 	.word	0x400200a0
 8004330:	400200b8 	.word	0x400200b8
 8004334:	40020410 	.word	0x40020410
 8004338:	40020428 	.word	0x40020428
 800433c:	40020440 	.word	0x40020440
 8004340:	40020458 	.word	0x40020458
 8004344:	40020470 	.word	0x40020470
 8004348:	40020488 	.word	0x40020488
 800434c:	400204a0 	.word	0x400204a0
 8004350:	400204b8 	.word	0x400204b8
 8004354:	58025408 	.word	0x58025408
 8004358:	5802541c 	.word	0x5802541c
 800435c:	58025430 	.word	0x58025430
 8004360:	58025444 	.word	0x58025444
 8004364:	58025458 	.word	0x58025458
 8004368:	5802546c 	.word	0x5802546c
 800436c:	58025480 	.word	0x58025480
 8004370:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68ba      	ldr	r2, [r7, #8]
 800437a:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	60da      	str	r2, [r3, #12]
}
 8004384:	e075      	b.n	8004472 <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a3d      	ldr	r2, [pc, #244]	@ (8004480 <DMA_SetConfig+0x388>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d04a      	beq.n	8004426 <DMA_SetConfig+0x32e>
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a3b      	ldr	r2, [pc, #236]	@ (8004484 <DMA_SetConfig+0x38c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d045      	beq.n	8004426 <DMA_SetConfig+0x32e>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a3a      	ldr	r2, [pc, #232]	@ (8004488 <DMA_SetConfig+0x390>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d040      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a38      	ldr	r2, [pc, #224]	@ (800448c <DMA_SetConfig+0x394>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d03b      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4a37      	ldr	r2, [pc, #220]	@ (8004490 <DMA_SetConfig+0x398>)
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d036      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a35      	ldr	r2, [pc, #212]	@ (8004494 <DMA_SetConfig+0x39c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d031      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a34      	ldr	r2, [pc, #208]	@ (8004498 <DMA_SetConfig+0x3a0>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d02c      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a32      	ldr	r2, [pc, #200]	@ (800449c <DMA_SetConfig+0x3a4>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d027      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a31      	ldr	r2, [pc, #196]	@ (80044a0 <DMA_SetConfig+0x3a8>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d022      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a2f      	ldr	r2, [pc, #188]	@ (80044a4 <DMA_SetConfig+0x3ac>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d01d      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a2e      	ldr	r2, [pc, #184]	@ (80044a8 <DMA_SetConfig+0x3b0>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d018      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a2c      	ldr	r2, [pc, #176]	@ (80044ac <DMA_SetConfig+0x3b4>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d013      	beq.n	8004426 <DMA_SetConfig+0x32e>
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a2b      	ldr	r2, [pc, #172]	@ (80044b0 <DMA_SetConfig+0x3b8>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d00e      	beq.n	8004426 <DMA_SetConfig+0x32e>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a29      	ldr	r2, [pc, #164]	@ (80044b4 <DMA_SetConfig+0x3bc>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d009      	beq.n	8004426 <DMA_SetConfig+0x32e>
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a28      	ldr	r2, [pc, #160]	@ (80044b8 <DMA_SetConfig+0x3c0>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d004      	beq.n	8004426 <DMA_SetConfig+0x32e>
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a26      	ldr	r2, [pc, #152]	@ (80044bc <DMA_SetConfig+0x3c4>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d101      	bne.n	800442a <DMA_SetConfig+0x332>
 8004426:	2301      	movs	r3, #1
 8004428:	e000      	b.n	800442c <DMA_SetConfig+0x334>
 800442a:	2300      	movs	r3, #0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d020      	beq.n	8004472 <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004434:	f003 031f 	and.w	r3, r3, #31
 8004438:	2201      	movs	r2, #1
 800443a:	409a      	lsls	r2, r3
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	2b40      	cmp	r3, #64	@ 0x40
 800444e:	d108      	bne.n	8004462 <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	687a      	ldr	r2, [r7, #4]
 8004456:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68ba      	ldr	r2, [r7, #8]
 800445e:	60da      	str	r2, [r3, #12]
}
 8004460:	e007      	b.n	8004472 <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	60da      	str	r2, [r3, #12]
}
 8004472:	bf00      	nop
 8004474:	371c      	adds	r7, #28
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	48022c08 	.word	0x48022c08
 8004484:	48022c1c 	.word	0x48022c1c
 8004488:	48022c30 	.word	0x48022c30
 800448c:	48022c44 	.word	0x48022c44
 8004490:	48022c58 	.word	0x48022c58
 8004494:	48022c6c 	.word	0x48022c6c
 8004498:	48022c80 	.word	0x48022c80
 800449c:	48022c94 	.word	0x48022c94
 80044a0:	58025408 	.word	0x58025408
 80044a4:	5802541c 	.word	0x5802541c
 80044a8:	58025430 	.word	0x58025430
 80044ac:	58025444 	.word	0x58025444
 80044b0:	58025458 	.word	0x58025458
 80044b4:	5802546c 	.word	0x5802546c
 80044b8:	58025480 	.word	0x58025480
 80044bc:	58025494 	.word	0x58025494

080044c0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b085      	sub	sp, #20
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	4a42      	ldr	r2, [pc, #264]	@ (80045d8 <DMA_CalcBaseAndBitshift+0x118>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d04a      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4a41      	ldr	r2, [pc, #260]	@ (80045dc <DMA_CalcBaseAndBitshift+0x11c>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d045      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	4a3f      	ldr	r2, [pc, #252]	@ (80045e0 <DMA_CalcBaseAndBitshift+0x120>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d040      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	4a3e      	ldr	r2, [pc, #248]	@ (80045e4 <DMA_CalcBaseAndBitshift+0x124>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d03b      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a3c      	ldr	r2, [pc, #240]	@ (80045e8 <DMA_CalcBaseAndBitshift+0x128>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d036      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	4a3b      	ldr	r2, [pc, #236]	@ (80045ec <DMA_CalcBaseAndBitshift+0x12c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d031      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	4a39      	ldr	r2, [pc, #228]	@ (80045f0 <DMA_CalcBaseAndBitshift+0x130>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d02c      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	4a38      	ldr	r2, [pc, #224]	@ (80045f4 <DMA_CalcBaseAndBitshift+0x134>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d027      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a36      	ldr	r2, [pc, #216]	@ (80045f8 <DMA_CalcBaseAndBitshift+0x138>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d022      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a35      	ldr	r2, [pc, #212]	@ (80045fc <DMA_CalcBaseAndBitshift+0x13c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d01d      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a33      	ldr	r2, [pc, #204]	@ (8004600 <DMA_CalcBaseAndBitshift+0x140>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d018      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a32      	ldr	r2, [pc, #200]	@ (8004604 <DMA_CalcBaseAndBitshift+0x144>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d013      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a30      	ldr	r2, [pc, #192]	@ (8004608 <DMA_CalcBaseAndBitshift+0x148>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00e      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a2f      	ldr	r2, [pc, #188]	@ (800460c <DMA_CalcBaseAndBitshift+0x14c>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d009      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a2d      	ldr	r2, [pc, #180]	@ (8004610 <DMA_CalcBaseAndBitshift+0x150>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d004      	beq.n	8004568 <DMA_CalcBaseAndBitshift+0xa8>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a2c      	ldr	r2, [pc, #176]	@ (8004614 <DMA_CalcBaseAndBitshift+0x154>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d101      	bne.n	800456c <DMA_CalcBaseAndBitshift+0xac>
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <DMA_CalcBaseAndBitshift+0xae>
 800456c:	2300      	movs	r3, #0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d024      	beq.n	80045bc <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	3b10      	subs	r3, #16
 800457a:	4a27      	ldr	r2, [pc, #156]	@ (8004618 <DMA_CalcBaseAndBitshift+0x158>)
 800457c:	fba2 2303 	umull	r2, r3, r2, r3
 8004580:	091b      	lsrs	r3, r3, #4
 8004582:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f003 0307 	and.w	r3, r3, #7
 800458a:	4a24      	ldr	r2, [pc, #144]	@ (800461c <DMA_CalcBaseAndBitshift+0x15c>)
 800458c:	5cd3      	ldrb	r3, [r2, r3]
 800458e:	461a      	mov	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2b03      	cmp	r3, #3
 8004598:	d908      	bls.n	80045ac <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	461a      	mov	r2, r3
 80045a0:	4b1f      	ldr	r3, [pc, #124]	@ (8004620 <DMA_CalcBaseAndBitshift+0x160>)
 80045a2:	4013      	ands	r3, r2
 80045a4:	1d1a      	adds	r2, r3, #4
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80045aa:	e00d      	b.n	80045c8 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	461a      	mov	r2, r3
 80045b2:	4b1b      	ldr	r3, [pc, #108]	@ (8004620 <DMA_CalcBaseAndBitshift+0x160>)
 80045b4:	4013      	ands	r3, r2
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80045ba:	e005      	b.n	80045c8 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3714      	adds	r7, #20
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr
 80045d8:	40020010 	.word	0x40020010
 80045dc:	40020028 	.word	0x40020028
 80045e0:	40020040 	.word	0x40020040
 80045e4:	40020058 	.word	0x40020058
 80045e8:	40020070 	.word	0x40020070
 80045ec:	40020088 	.word	0x40020088
 80045f0:	400200a0 	.word	0x400200a0
 80045f4:	400200b8 	.word	0x400200b8
 80045f8:	40020410 	.word	0x40020410
 80045fc:	40020428 	.word	0x40020428
 8004600:	40020440 	.word	0x40020440
 8004604:	40020458 	.word	0x40020458
 8004608:	40020470 	.word	0x40020470
 800460c:	40020488 	.word	0x40020488
 8004610:	400204a0 	.word	0x400204a0
 8004614:	400204b8 	.word	0x400204b8
 8004618:	aaaaaaab 	.word	0xaaaaaaab
 800461c:	0800bb18 	.word	0x0800bb18
 8004620:	fffffc00 	.word	0xfffffc00

08004624 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004624:	b480      	push	{r7}
 8004626:	b085      	sub	sp, #20
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800462c:	2300      	movs	r3, #0
 800462e:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d120      	bne.n	800467a <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800463c:	2b03      	cmp	r3, #3
 800463e:	d858      	bhi.n	80046f2 <DMA_CheckFifoParam+0xce>
 8004640:	a201      	add	r2, pc, #4	@ (adr r2, 8004648 <DMA_CheckFifoParam+0x24>)
 8004642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004646:	bf00      	nop
 8004648:	08004659 	.word	0x08004659
 800464c:	0800466b 	.word	0x0800466b
 8004650:	08004659 	.word	0x08004659
 8004654:	080046f3 	.word	0x080046f3
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d048      	beq.n	80046f6 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004668:	e045      	b.n	80046f6 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004672:	d142      	bne.n	80046fa <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004678:	e03f      	b.n	80046fa <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004682:	d123      	bne.n	80046cc <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004688:	2b03      	cmp	r3, #3
 800468a:	d838      	bhi.n	80046fe <DMA_CheckFifoParam+0xda>
 800468c:	a201      	add	r2, pc, #4	@ (adr r2, 8004694 <DMA_CheckFifoParam+0x70>)
 800468e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004692:	bf00      	nop
 8004694:	080046a5 	.word	0x080046a5
 8004698:	080046ab 	.word	0x080046ab
 800469c:	080046a5 	.word	0x080046a5
 80046a0:	080046bd 	.word	0x080046bd
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80046a4:	2301      	movs	r3, #1
 80046a6:	73fb      	strb	r3, [r7, #15]
        break;
 80046a8:	e030      	b.n	800470c <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d025      	beq.n	8004702 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80046ba:	e022      	b.n	8004702 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80046c4:	d11f      	bne.n	8004706 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80046ca:	e01c      	b.n	8004706 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d902      	bls.n	80046da <DMA_CheckFifoParam+0xb6>
 80046d4:	2b03      	cmp	r3, #3
 80046d6:	d003      	beq.n	80046e0 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 80046d8:	e018      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	73fb      	strb	r3, [r7, #15]
        break;
 80046de:	e015      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046e4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00e      	beq.n	800470a <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	73fb      	strb	r3, [r7, #15]
    break;
 80046f0:	e00b      	b.n	800470a <DMA_CheckFifoParam+0xe6>
        break;
 80046f2:	bf00      	nop
 80046f4:	e00a      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        break;
 80046f6:	bf00      	nop
 80046f8:	e008      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        break;
 80046fa:	bf00      	nop
 80046fc:	e006      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        break;
 80046fe:	bf00      	nop
 8004700:	e004      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        break;
 8004702:	bf00      	nop
 8004704:	e002      	b.n	800470c <DMA_CheckFifoParam+0xe8>
        break;
 8004706:	bf00      	nop
 8004708:	e000      	b.n	800470c <DMA_CheckFifoParam+0xe8>
    break;
 800470a:	bf00      	nop
    }
  }

  return status;
 800470c:	7bfb      	ldrb	r3, [r7, #15]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop

0800471c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a38      	ldr	r2, [pc, #224]	@ (8004810 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d022      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a36      	ldr	r2, [pc, #216]	@ (8004814 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d01d      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a35      	ldr	r2, [pc, #212]	@ (8004818 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d018      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a33      	ldr	r2, [pc, #204]	@ (800481c <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d013      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a32      	ldr	r2, [pc, #200]	@ (8004820 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d00e      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a30      	ldr	r2, [pc, #192]	@ (8004824 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d009      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a2f      	ldr	r2, [pc, #188]	@ (8004828 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d004      	beq.n	800477a <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a2d      	ldr	r2, [pc, #180]	@ (800482c <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d101      	bne.n	800477e <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800477a:	2301      	movs	r3, #1
 800477c:	e000      	b.n	8004780 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800477e:	2300      	movs	r3, #0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d01a      	beq.n	80047ba <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	b2db      	uxtb	r3, r3
 800478a:	3b08      	subs	r3, #8
 800478c:	4a28      	ldr	r2, [pc, #160]	@ (8004830 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800478e:	fba2 2303 	umull	r2, r3, r2, r3
 8004792:	091b      	lsrs	r3, r3, #4
 8004794:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004796:	68fa      	ldr	r2, [r7, #12]
 8004798:	4b26      	ldr	r3, [pc, #152]	@ (8004834 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800479a:	4413      	add	r3, r2
 800479c:	009b      	lsls	r3, r3, #2
 800479e:	461a      	mov	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a24      	ldr	r2, [pc, #144]	@ (8004838 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 80047a8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	f003 031f 	and.w	r3, r3, #31
 80047b0:	2201      	movs	r2, #1
 80047b2:	409a      	lsls	r2, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 80047b8:	e024      	b.n	8004804 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	b2db      	uxtb	r3, r3
 80047c0:	3b10      	subs	r3, #16
 80047c2:	4a1e      	ldr	r2, [pc, #120]	@ (800483c <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 80047c4:	fba2 2303 	umull	r2, r3, r2, r3
 80047c8:	091b      	lsrs	r3, r3, #4
 80047ca:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	4a1c      	ldr	r2, [pc, #112]	@ (8004840 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d806      	bhi.n	80047e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	4a1b      	ldr	r2, [pc, #108]	@ (8004844 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 80047d8:	4293      	cmp	r3, r2
 80047da:	d902      	bls.n	80047e2 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	3308      	adds	r3, #8
 80047e0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 80047e2:	68fa      	ldr	r2, [r7, #12]
 80047e4:	4b18      	ldr	r3, [pc, #96]	@ (8004848 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 80047e6:	4413      	add	r3, r2
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	461a      	mov	r2, r3
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a16      	ldr	r2, [pc, #88]	@ (800484c <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80047f4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f003 031f 	and.w	r3, r3, #31
 80047fc:	2201      	movs	r2, #1
 80047fe:	409a      	lsls	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004804:	bf00      	nop
 8004806:	3714      	adds	r7, #20
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	58025408 	.word	0x58025408
 8004814:	5802541c 	.word	0x5802541c
 8004818:	58025430 	.word	0x58025430
 800481c:	58025444 	.word	0x58025444
 8004820:	58025458 	.word	0x58025458
 8004824:	5802546c 	.word	0x5802546c
 8004828:	58025480 	.word	0x58025480
 800482c:	58025494 	.word	0x58025494
 8004830:	cccccccd 	.word	0xcccccccd
 8004834:	16009600 	.word	0x16009600
 8004838:	58025880 	.word	0x58025880
 800483c:	aaaaaaab 	.word	0xaaaaaaab
 8004840:	400204b8 	.word	0x400204b8
 8004844:	4002040f 	.word	0x4002040f
 8004848:	10008200 	.word	0x10008200
 800484c:	40020880 	.word	0x40020880

08004850 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	b2db      	uxtb	r3, r3
 800485e:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d04a      	beq.n	80048fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2b08      	cmp	r3, #8
 800486a:	d847      	bhi.n	80048fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a25      	ldr	r2, [pc, #148]	@ (8004908 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d022      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a24      	ldr	r2, [pc, #144]	@ (800490c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d01d      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a22      	ldr	r2, [pc, #136]	@ (8004910 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d018      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a21      	ldr	r2, [pc, #132]	@ (8004914 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d013      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a1f      	ldr	r2, [pc, #124]	@ (8004918 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d00e      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a1e      	ldr	r2, [pc, #120]	@ (800491c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d009      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a1c      	ldr	r2, [pc, #112]	@ (8004920 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d004      	beq.n	80048bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a1b      	ldr	r2, [pc, #108]	@ (8004924 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d101      	bne.n	80048c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 80048bc:	2301      	movs	r3, #1
 80048be:	e000      	b.n	80048c2 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 80048c0:	2300      	movs	r3, #0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00a      	beq.n	80048dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	4b17      	ldr	r3, [pc, #92]	@ (8004928 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 80048ca:	4413      	add	r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	461a      	mov	r2, r3
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	4a15      	ldr	r2, [pc, #84]	@ (800492c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 80048d8:	671a      	str	r2, [r3, #112]	@ 0x70
 80048da:	e009      	b.n	80048f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	4b14      	ldr	r3, [pc, #80]	@ (8004930 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 80048e0:	4413      	add	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	461a      	mov	r2, r3
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	4a11      	ldr	r2, [pc, #68]	@ (8004934 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80048ee:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	3b01      	subs	r3, #1
 80048f4:	2201      	movs	r2, #1
 80048f6:	409a      	lsls	r2, r3
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80048fc:	bf00      	nop
 80048fe:	3714      	adds	r7, #20
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	58025408 	.word	0x58025408
 800490c:	5802541c 	.word	0x5802541c
 8004910:	58025430 	.word	0x58025430
 8004914:	58025444 	.word	0x58025444
 8004918:	58025458 	.word	0x58025458
 800491c:	5802546c 	.word	0x5802546c
 8004920:	58025480 	.word	0x58025480
 8004924:	58025494 	.word	0x58025494
 8004928:	1600963f 	.word	0x1600963f
 800492c:	58025940 	.word	0x58025940
 8004930:	1000823f 	.word	0x1000823f
 8004934:	40020940 	.word	0x40020940

08004938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004938:	b480      	push	{r7}
 800493a:	b089      	sub	sp, #36	@ 0x24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004942:	2300      	movs	r3, #0
 8004944:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004946:	4b89      	ldr	r3, [pc, #548]	@ (8004b6c <HAL_GPIO_Init+0x234>)
 8004948:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800494a:	e194      	b.n	8004c76 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	2101      	movs	r1, #1
 8004952:	69fb      	ldr	r3, [r7, #28]
 8004954:	fa01 f303 	lsl.w	r3, r1, r3
 8004958:	4013      	ands	r3, r2
 800495a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	2b00      	cmp	r3, #0
 8004960:	f000 8186 	beq.w	8004c70 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 0303 	and.w	r3, r3, #3
 800496c:	2b01      	cmp	r3, #1
 800496e:	d005      	beq.n	800497c <HAL_GPIO_Init+0x44>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 0303 	and.w	r3, r3, #3
 8004978:	2b02      	cmp	r3, #2
 800497a:	d130      	bne.n	80049de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	005b      	lsls	r3, r3, #1
 8004986:	2203      	movs	r2, #3
 8004988:	fa02 f303 	lsl.w	r3, r2, r3
 800498c:	43db      	mvns	r3, r3
 800498e:	69ba      	ldr	r2, [r7, #24]
 8004990:	4013      	ands	r3, r2
 8004992:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	68da      	ldr	r2, [r3, #12]
 8004998:	69fb      	ldr	r3, [r7, #28]
 800499a:	005b      	lsls	r3, r3, #1
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	69ba      	ldr	r2, [r7, #24]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	69ba      	ldr	r2, [r7, #24]
 80049aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80049b2:	2201      	movs	r2, #1
 80049b4:	69fb      	ldr	r3, [r7, #28]
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	43db      	mvns	r3, r3
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	4013      	ands	r3, r2
 80049c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	091b      	lsrs	r3, r3, #4
 80049c8:	f003 0201 	and.w	r2, r3, #1
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	fa02 f303 	lsl.w	r3, r2, r3
 80049d2:	69ba      	ldr	r2, [r7, #24]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	69ba      	ldr	r2, [r7, #24]
 80049dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	f003 0303 	and.w	r3, r3, #3
 80049e6:	2b03      	cmp	r3, #3
 80049e8:	d017      	beq.n	8004a1a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	005b      	lsls	r3, r3, #1
 80049f4:	2203      	movs	r2, #3
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	43db      	mvns	r3, r3
 80049fc:	69ba      	ldr	r2, [r7, #24]
 80049fe:	4013      	ands	r3, r2
 8004a00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	689a      	ldr	r2, [r3, #8]
 8004a06:	69fb      	ldr	r3, [r7, #28]
 8004a08:	005b      	lsls	r3, r3, #1
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	69ba      	ldr	r2, [r7, #24]
 8004a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f003 0303 	and.w	r3, r3, #3
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d123      	bne.n	8004a6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	08da      	lsrs	r2, r3, #3
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	3208      	adds	r2, #8
 8004a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	220f      	movs	r2, #15
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	43db      	mvns	r3, r3
 8004a44:	69ba      	ldr	r2, [r7, #24]
 8004a46:	4013      	ands	r3, r2
 8004a48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	691a      	ldr	r2, [r3, #16]
 8004a4e:	69fb      	ldr	r3, [r7, #28]
 8004a50:	f003 0307 	and.w	r3, r3, #7
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	08da      	lsrs	r2, r3, #3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	3208      	adds	r2, #8
 8004a68:	69b9      	ldr	r1, [r7, #24]
 8004a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	005b      	lsls	r3, r3, #1
 8004a78:	2203      	movs	r2, #3
 8004a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7e:	43db      	mvns	r3, r3
 8004a80:	69ba      	ldr	r2, [r7, #24]
 8004a82:	4013      	ands	r3, r2
 8004a84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	685b      	ldr	r3, [r3, #4]
 8004a8a:	f003 0203 	and.w	r2, r3, #3
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	005b      	lsls	r3, r3, #1
 8004a92:	fa02 f303 	lsl.w	r3, r2, r3
 8004a96:	69ba      	ldr	r2, [r7, #24]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	f000 80e0 	beq.w	8004c70 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8004b70 <HAL_GPIO_Init+0x238>)
 8004ab2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004ab6:	4a2e      	ldr	r2, [pc, #184]	@ (8004b70 <HAL_GPIO_Init+0x238>)
 8004ab8:	f043 0302 	orr.w	r3, r3, #2
 8004abc:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8004ac0:	4b2b      	ldr	r3, [pc, #172]	@ (8004b70 <HAL_GPIO_Init+0x238>)
 8004ac2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ace:	4a29      	ldr	r2, [pc, #164]	@ (8004b74 <HAL_GPIO_Init+0x23c>)
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	089b      	lsrs	r3, r3, #2
 8004ad4:	3302      	adds	r3, #2
 8004ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004adc:	69fb      	ldr	r3, [r7, #28]
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	220f      	movs	r2, #15
 8004ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aea:	43db      	mvns	r3, r3
 8004aec:	69ba      	ldr	r2, [r7, #24]
 8004aee:	4013      	ands	r3, r2
 8004af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a20      	ldr	r2, [pc, #128]	@ (8004b78 <HAL_GPIO_Init+0x240>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d052      	beq.n	8004ba0 <HAL_GPIO_Init+0x268>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a1f      	ldr	r2, [pc, #124]	@ (8004b7c <HAL_GPIO_Init+0x244>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d031      	beq.n	8004b66 <HAL_GPIO_Init+0x22e>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a1e      	ldr	r2, [pc, #120]	@ (8004b80 <HAL_GPIO_Init+0x248>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d02b      	beq.n	8004b62 <HAL_GPIO_Init+0x22a>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8004b84 <HAL_GPIO_Init+0x24c>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d025      	beq.n	8004b5e <HAL_GPIO_Init+0x226>
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	4a1c      	ldr	r2, [pc, #112]	@ (8004b88 <HAL_GPIO_Init+0x250>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d01f      	beq.n	8004b5a <HAL_GPIO_Init+0x222>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8004b8c <HAL_GPIO_Init+0x254>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d019      	beq.n	8004b56 <HAL_GPIO_Init+0x21e>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	4a1a      	ldr	r2, [pc, #104]	@ (8004b90 <HAL_GPIO_Init+0x258>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d013      	beq.n	8004b52 <HAL_GPIO_Init+0x21a>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a19      	ldr	r2, [pc, #100]	@ (8004b94 <HAL_GPIO_Init+0x25c>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d00d      	beq.n	8004b4e <HAL_GPIO_Init+0x216>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	4a18      	ldr	r2, [pc, #96]	@ (8004b98 <HAL_GPIO_Init+0x260>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d007      	beq.n	8004b4a <HAL_GPIO_Init+0x212>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4a17      	ldr	r2, [pc, #92]	@ (8004b9c <HAL_GPIO_Init+0x264>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d101      	bne.n	8004b46 <HAL_GPIO_Init+0x20e>
 8004b42:	2309      	movs	r3, #9
 8004b44:	e02d      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b46:	230a      	movs	r3, #10
 8004b48:	e02b      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b4a:	2308      	movs	r3, #8
 8004b4c:	e029      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b4e:	2307      	movs	r3, #7
 8004b50:	e027      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b52:	2306      	movs	r3, #6
 8004b54:	e025      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b56:	2305      	movs	r3, #5
 8004b58:	e023      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b5a:	2304      	movs	r3, #4
 8004b5c:	e021      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e01f      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b62:	2302      	movs	r3, #2
 8004b64:	e01d      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e01b      	b.n	8004ba2 <HAL_GPIO_Init+0x26a>
 8004b6a:	bf00      	nop
 8004b6c:	58000080 	.word	0x58000080
 8004b70:	58024400 	.word	0x58024400
 8004b74:	58000400 	.word	0x58000400
 8004b78:	58020000 	.word	0x58020000
 8004b7c:	58020400 	.word	0x58020400
 8004b80:	58020800 	.word	0x58020800
 8004b84:	58020c00 	.word	0x58020c00
 8004b88:	58021000 	.word	0x58021000
 8004b8c:	58021400 	.word	0x58021400
 8004b90:	58021800 	.word	0x58021800
 8004b94:	58021c00 	.word	0x58021c00
 8004b98:	58022000 	.word	0x58022000
 8004b9c:	58022400 	.word	0x58022400
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	69fa      	ldr	r2, [r7, #28]
 8004ba4:	f002 0203 	and.w	r2, r2, #3
 8004ba8:	0092      	lsls	r2, r2, #2
 8004baa:	4093      	lsls	r3, r2
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bb2:	4938      	ldr	r1, [pc, #224]	@ (8004c94 <HAL_GPIO_Init+0x35c>)
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	089b      	lsrs	r3, r3, #2
 8004bb8:	3302      	adds	r3, #2
 8004bba:	69ba      	ldr	r2, [r7, #24]
 8004bbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	43db      	mvns	r3, r3
 8004bcc:	69ba      	ldr	r2, [r7, #24]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d003      	beq.n	8004be6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004bde:	69ba      	ldr	r2, [r7, #24]
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004be6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004bf6:	693b      	ldr	r3, [r7, #16]
 8004bf8:	43db      	mvns	r3, r3
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	4313      	orrs	r3, r2
 8004c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004c14:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c18:	69bb      	ldr	r3, [r7, #24]
 8004c1a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	685b      	ldr	r3, [r3, #4]
 8004c20:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	43db      	mvns	r3, r3
 8004c26:	69ba      	ldr	r2, [r7, #24]
 8004c28:	4013      	ands	r3, r2
 8004c2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d003      	beq.n	8004c40 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004c40:	697b      	ldr	r3, [r7, #20]
 8004c42:	69ba      	ldr	r2, [r7, #24]
 8004c44:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	43db      	mvns	r3, r3
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	4013      	ands	r3, r2
 8004c54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004c62:	69ba      	ldr	r2, [r7, #24]
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	3301      	adds	r3, #1
 8004c74:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	681a      	ldr	r2, [r3, #0]
 8004c7a:	69fb      	ldr	r3, [r7, #28]
 8004c7c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	f47f ae63 	bne.w	800494c <HAL_GPIO_Init+0x14>
  }
}
 8004c86:	bf00      	nop
 8004c88:	bf00      	nop
 8004c8a:	3724      	adds	r7, #36	@ 0x24
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	58000400 	.word	0x58000400

08004c98 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e0b1      	b.n	8004e12 <HAL_OPAMP_Init+0x17a>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b05      	cmp	r3, #5
 8004cb8:	d101      	bne.n	8004cbe <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e0a9      	b.n	8004e12 <HAL_OPAMP_Init+0x17a>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004cc4:	b2db      	uxtb	r3, r3
 8004cc6:	2b02      	cmp	r3, #2
 8004cc8:	d101      	bne.n	8004cce <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e0a1      	b.n	8004e12 <HAL_OPAMP_Init+0x17a>
    }


    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));

    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePHighSpeed));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNHighSpeed));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d103      	bne.n	8004cea <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f7fc f87a 	bl	8000de4 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cfe:	601a      	str	r2, [r3, #0]
    /* In PGA mode InvertingInput is Not Applicable  */
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b40      	cmp	r3, #64	@ 0x40
 8004d06:	d119      	bne.n	8004d3c <HAL_OPAMP_Init+0xa4>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	4b43      	ldr	r3, [pc, #268]	@ (8004e1c <HAL_OPAMP_Init+0x184>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6851      	ldr	r1, [r2, #4]
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	6892      	ldr	r2, [r2, #8]
 8004d1a:	4311      	orrs	r1, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6952      	ldr	r2, [r2, #20]
 8004d20:	4311      	orrs	r1, r2
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6992      	ldr	r2, [r2, #24]
 8004d26:	4311      	orrs	r1, r2
 8004d28:	687a      	ldr	r2, [r7, #4]
 8004d2a:	6912      	ldr	r2, [r2, #16]
 8004d2c:	4311      	orrs	r1, r2
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	69d2      	ldr	r2, [r2, #28]
 8004d32:	4311      	orrs	r1, r2
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	6812      	ldr	r2, [r2, #0]
 8004d38:	430b      	orrs	r3, r1
 8004d3a:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.PgaConnect | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	2b60      	cmp	r3, #96	@ 0x60
 8004d42:	d113      	bne.n	8004d6c <HAL_OPAMP_Init+0xd4>
    {
  /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	4b35      	ldr	r3, [pc, #212]	@ (8004e20 <HAL_OPAMP_Init+0x188>)
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	687a      	ldr	r2, [r7, #4]
 8004d50:	6851      	ldr	r1, [r2, #4]
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	6892      	ldr	r2, [r2, #8]
 8004d56:	4311      	orrs	r1, r2
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	6912      	ldr	r2, [r2, #16]
 8004d5c:	4311      	orrs	r1, r2
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	69d2      	ldr	r2, [r2, #28]
 8004d62:	4311      	orrs	r1, r2
 8004d64:	687a      	ldr	r2, [r7, #4]
 8004d66:	6812      	ldr	r2, [r2, #0]
 8004d68:	430b      	orrs	r3, r1
 8004d6a:	6013      	str	r3, [r2, #0]
                                              hopamp->Init.Mode | \
                                              hopamp->Init.NonInvertingInput | \
                                              hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689b      	ldr	r3, [r3, #8]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d116      	bne.n	8004da2 <HAL_OPAMP_Init+0x10a>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	4b29      	ldr	r3, [pc, #164]	@ (8004e20 <HAL_OPAMP_Init+0x188>)
 8004d7c:	4013      	ands	r3, r2
 8004d7e:	687a      	ldr	r2, [r7, #4]
 8004d80:	6851      	ldr	r1, [r2, #4]
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	6892      	ldr	r2, [r2, #8]
 8004d86:	4311      	orrs	r1, r2
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	68d2      	ldr	r2, [r2, #12]
 8004d8c:	4311      	orrs	r1, r2
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6912      	ldr	r2, [r2, #16]
 8004d92:	4311      	orrs	r1, r2
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	69d2      	ldr	r2, [r2, #28]
 8004d98:	4311      	orrs	r1, r2
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6812      	ldr	r2, [r2, #0]
 8004d9e:	430b      	orrs	r3, r1
 8004da0:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	69db      	ldr	r3, [r3, #28]
 8004da6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004daa:	d127      	bne.n	8004dfc <HAL_OPAMP_Init+0x164>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_HIGHSPEED)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	685b      	ldr	r3, [r3, #4]
 8004db0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004db4:	d011      	beq.n	8004dda <HAL_OPAMP_Init+0x142>
      {
        /* OPAMP_POWERMODE_NORMAL */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a1b      	ldr	r3, [r3, #32]
 8004dba:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	685a      	ldr	r2, [r3, #4]
 8004dca:	4b16      	ldr	r3, [pc, #88]	@ (8004e24 <HAL_OPAMP_Init+0x18c>)
 8004dcc:	4013      	ands	r3, r2
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	6812      	ldr	r2, [r2, #0]
 8004dd2:	68b9      	ldr	r1, [r7, #8]
 8004dd4:	430b      	orrs	r3, r1
 8004dd6:	6053      	str	r3, [r2, #4]
 8004dd8:	e010      	b.n	8004dfc <HAL_OPAMP_Init+0x164>
      else
      {
        /* OPAMP_POWERMODE_HIGHSPEED*/
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* high speed mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dde:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNHighSpeed));
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 8004de4:	4313      	orrs	r3, r2
 8004de6:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->HSOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689a      	ldr	r2, [r3, #8]
 8004dee:	4b0d      	ldr	r3, [pc, #52]	@ (8004e24 <HAL_OPAMP_Init+0x18c>)
 8004df0:	4013      	ands	r3, r2
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	6812      	ldr	r2, [r2, #0]
 8004df6:	68b9      	ldr	r1, [r7, #8]
 8004df8:	430b      	orrs	r3, r1
 8004dfa:	6093      	str	r3, [r2, #8]
      }
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d103      	bne.n	8004e10 <HAL_OPAMP_Init+0x178>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8004e10:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3710      	adds	r7, #16
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	fff83e93 	.word	0xfff83e93
 8004e20:	fffbfe93 	.word	0xfffbfe93
 8004e24:	ffffe0e0 	.word	0xffffe0e0

08004e28 <HAL_OPAMP_Start>:
  * @brief  Start the OPAMP.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e30:	2300      	movs	r3, #0
 8004e32:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d102      	bne.n	8004e40 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	73fb      	strb	r3, [r7, #15]
 8004e3e:	e01d      	b.n	8004e7c <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e46:	b2db      	uxtb	r3, r3
 8004e48:	2b05      	cmp	r3, #5
 8004e4a:	d102      	bne.n	8004e52 <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
 8004e50:	e014      	b.n	8004e7c <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if(hopamp->State == HAL_OPAMP_STATE_READY)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d10c      	bne.n	8004e78 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0201 	orr.w	r2, r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2204      	movs	r2, #4
 8004e72:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
 8004e76:	e001      	b.n	8004e7c <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8004e78:	2301      	movs	r3, #1
 8004e7a:	73fb      	strb	r3, [r7, #15]
    }

   }
  return status;
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3714      	adds	r7, #20
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
	...

08004e8c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8004e90:	4b05      	ldr	r3, [pc, #20]	@ (8004ea8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a04      	ldr	r2, [pc, #16]	@ (8004ea8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004e96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e9a:	6013      	str	r3, [r2, #0]
}
 8004e9c:	bf00      	nop
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	58024800 	.word	0x58024800

08004eac <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004eb4:	4b29      	ldr	r3, [pc, #164]	@ (8004f5c <HAL_PWREx_ConfigSupply+0xb0>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	f003 0307 	and.w	r3, r3, #7
 8004ebc:	2b06      	cmp	r3, #6
 8004ebe:	d00a      	beq.n	8004ed6 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004ec0:	4b26      	ldr	r3, [pc, #152]	@ (8004f5c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d001      	beq.n	8004ed2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e040      	b.n	8004f54 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	e03e      	b.n	8004f54 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004ed6:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004ede:	491f      	ldr	r1, [pc, #124]	@ (8004f5c <HAL_PWREx_ConfigSupply+0xb0>)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004ee6:	f7fc f9ff 	bl	80012e8 <HAL_GetTick>
 8004eea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004eec:	e009      	b.n	8004f02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004eee:	f7fc f9fb 	bl	80012e8 <HAL_GetTick>
 8004ef2:	4602      	mov	r2, r0
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	1ad3      	subs	r3, r2, r3
 8004ef8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004efc:	d901      	bls.n	8004f02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e028      	b.n	8004f54 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004f02:	4b16      	ldr	r3, [pc, #88]	@ (8004f5c <HAL_PWREx_ConfigSupply+0xb0>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004f0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f0e:	d1ee      	bne.n	8004eee <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b1e      	cmp	r3, #30
 8004f14:	d008      	beq.n	8004f28 <HAL_PWREx_ConfigSupply+0x7c>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b2e      	cmp	r3, #46	@ 0x2e
 8004f1a:	d005      	beq.n	8004f28 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2b1d      	cmp	r3, #29
 8004f20:	d002      	beq.n	8004f28 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2b2d      	cmp	r3, #45	@ 0x2d
 8004f26:	d114      	bne.n	8004f52 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8004f28:	f7fc f9de 	bl	80012e8 <HAL_GetTick>
 8004f2c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f2e:	e009      	b.n	8004f44 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8004f30:	f7fc f9da 	bl	80012e8 <HAL_GetTick>
 8004f34:	4602      	mov	r2, r0
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004f3e:	d901      	bls.n	8004f44 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8004f40:	2301      	movs	r3, #1
 8004f42:	e007      	b.n	8004f54 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8004f44:	4b05      	ldr	r3, [pc, #20]	@ (8004f5c <HAL_PWREx_ConfigSupply+0xb0>)
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f50:	d1ee      	bne.n	8004f30 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	58024800 	.word	0x58024800

08004f60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b08c      	sub	sp, #48	@ 0x30
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d102      	bne.n	8004f74 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	f000 bc1f 	b.w	80057b2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f003 0301 	and.w	r3, r3, #1
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f000 80b3 	beq.w	80050e8 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004f82:	4b95      	ldr	r3, [pc, #596]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004f84:	691b      	ldr	r3, [r3, #16]
 8004f86:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004f8c:	4b92      	ldr	r3, [pc, #584]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f90:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8004f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f94:	2b10      	cmp	r3, #16
 8004f96:	d007      	beq.n	8004fa8 <HAL_RCC_OscConfig+0x48>
 8004f98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f9a:	2b18      	cmp	r3, #24
 8004f9c:	d112      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x64>
 8004f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa0:	f003 0303 	and.w	r3, r3, #3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d10d      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fa8:	4b8b      	ldr	r3, [pc, #556]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	f000 8098 	beq.w	80050e6 <HAL_RCC_OscConfig+0x186>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	685b      	ldr	r3, [r3, #4]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f040 8093 	bne.w	80050e6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e3f6      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fcc:	d106      	bne.n	8004fdc <HAL_RCC_OscConfig+0x7c>
 8004fce:	4b82      	ldr	r3, [pc, #520]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a81      	ldr	r2, [pc, #516]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004fd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fd8:	6013      	str	r3, [r2, #0]
 8004fda:	e058      	b.n	800508e <HAL_RCC_OscConfig+0x12e>
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d112      	bne.n	800500a <HAL_RCC_OscConfig+0xaa>
 8004fe4:	4b7c      	ldr	r3, [pc, #496]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a7b      	ldr	r2, [pc, #492]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004fea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fee:	6013      	str	r3, [r2, #0]
 8004ff0:	4b79      	ldr	r3, [pc, #484]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a78      	ldr	r2, [pc, #480]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004ff6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004ffa:	6013      	str	r3, [r2, #0]
 8004ffc:	4b76      	ldr	r3, [pc, #472]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a75      	ldr	r2, [pc, #468]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005002:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005006:	6013      	str	r3, [r2, #0]
 8005008:	e041      	b.n	800508e <HAL_RCC_OscConfig+0x12e>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005012:	d112      	bne.n	800503a <HAL_RCC_OscConfig+0xda>
 8005014:	4b70      	ldr	r3, [pc, #448]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a6f      	ldr	r2, [pc, #444]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800501a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800501e:	6013      	str	r3, [r2, #0]
 8005020:	4b6d      	ldr	r3, [pc, #436]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a6c      	ldr	r2, [pc, #432]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005026:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800502a:	6013      	str	r3, [r2, #0]
 800502c:	4b6a      	ldr	r3, [pc, #424]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a69      	ldr	r2, [pc, #420]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005032:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005036:	6013      	str	r3, [r2, #0]
 8005038:	e029      	b.n	800508e <HAL_RCC_OscConfig+0x12e>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005042:	d112      	bne.n	800506a <HAL_RCC_OscConfig+0x10a>
 8005044:	4b64      	ldr	r3, [pc, #400]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a63      	ldr	r2, [pc, #396]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800504a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800504e:	6013      	str	r3, [r2, #0]
 8005050:	4b61      	ldr	r3, [pc, #388]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a60      	ldr	r2, [pc, #384]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005056:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800505a:	6013      	str	r3, [r2, #0]
 800505c:	4b5e      	ldr	r3, [pc, #376]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a5d      	ldr	r2, [pc, #372]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005062:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005066:	6013      	str	r3, [r2, #0]
 8005068:	e011      	b.n	800508e <HAL_RCC_OscConfig+0x12e>
 800506a:	4b5b      	ldr	r3, [pc, #364]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a5a      	ldr	r2, [pc, #360]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	4b58      	ldr	r3, [pc, #352]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a57      	ldr	r2, [pc, #348]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800507c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005080:	6013      	str	r3, [r2, #0]
 8005082:	4b55      	ldr	r3, [pc, #340]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a54      	ldr	r2, [pc, #336]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005088:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800508c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685b      	ldr	r3, [r3, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d013      	beq.n	80050be <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005096:	f7fc f927 	bl	80012e8 <HAL_GetTick>
 800509a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800509c:	e008      	b.n	80050b0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800509e:	f7fc f923 	bl	80012e8 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b64      	cmp	r3, #100	@ 0x64
 80050aa:	d901      	bls.n	80050b0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e380      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80050b0:	4b49      	ldr	r3, [pc, #292]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d0f0      	beq.n	800509e <HAL_RCC_OscConfig+0x13e>
 80050bc:	e014      	b.n	80050e8 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050be:	f7fc f913 	bl	80012e8 <HAL_GetTick>
 80050c2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050c4:	e008      	b.n	80050d8 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80050c6:	f7fc f90f 	bl	80012e8 <HAL_GetTick>
 80050ca:	4602      	mov	r2, r0
 80050cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	2b64      	cmp	r3, #100	@ 0x64
 80050d2:	d901      	bls.n	80050d8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80050d4:	2303      	movs	r3, #3
 80050d6:	e36c      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80050d8:	4b3f      	ldr	r3, [pc, #252]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d1f0      	bne.n	80050c6 <HAL_RCC_OscConfig+0x166>
 80050e4:	e000      	b.n	80050e8 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050e6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	f000 808c 	beq.w	800520e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050f6:	4b38      	ldr	r3, [pc, #224]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050fe:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005100:	4b35      	ldr	r3, [pc, #212]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005104:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005106:	6a3b      	ldr	r3, [r7, #32]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d007      	beq.n	800511c <HAL_RCC_OscConfig+0x1bc>
 800510c:	6a3b      	ldr	r3, [r7, #32]
 800510e:	2b18      	cmp	r3, #24
 8005110:	d137      	bne.n	8005182 <HAL_RCC_OscConfig+0x222>
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	f003 0303 	and.w	r3, r3, #3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d132      	bne.n	8005182 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800511c:	4b2e      	ldr	r3, [pc, #184]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0304 	and.w	r3, r3, #4
 8005124:	2b00      	cmp	r3, #0
 8005126:	d005      	beq.n	8005134 <HAL_RCC_OscConfig+0x1d4>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e33e      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005134:	4b28      	ldr	r3, [pc, #160]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f023 0219 	bic.w	r2, r3, #25
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68db      	ldr	r3, [r3, #12]
 8005140:	4925      	ldr	r1, [pc, #148]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005142:	4313      	orrs	r3, r2
 8005144:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005146:	f7fc f8cf 	bl	80012e8 <HAL_GetTick>
 800514a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800514c:	e008      	b.n	8005160 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800514e:	f7fc f8cb 	bl	80012e8 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	2b02      	cmp	r3, #2
 800515a:	d901      	bls.n	8005160 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e328      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005160:	4b1d      	ldr	r3, [pc, #116]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f003 0304 	and.w	r3, r3, #4
 8005168:	2b00      	cmp	r3, #0
 800516a:	d0f0      	beq.n	800514e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800516c:	4b1a      	ldr	r3, [pc, #104]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	691b      	ldr	r3, [r3, #16]
 8005178:	061b      	lsls	r3, r3, #24
 800517a:	4917      	ldr	r1, [pc, #92]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800517c:	4313      	orrs	r3, r2
 800517e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005180:	e045      	b.n	800520e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d028      	beq.n	80051dc <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800518a:	4b13      	ldr	r3, [pc, #76]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f023 0219 	bic.w	r2, r3, #25
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	4910      	ldr	r1, [pc, #64]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 8005198:	4313      	orrs	r3, r2
 800519a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519c:	f7fc f8a4 	bl	80012e8 <HAL_GetTick>
 80051a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051a4:	f7fc f8a0 	bl	80012e8 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e2fd      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80051b6:	4b08      	ldr	r3, [pc, #32]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d0f0      	beq.n	80051a4 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051c2:	4b05      	ldr	r3, [pc, #20]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	061b      	lsls	r3, r3, #24
 80051d0:	4901      	ldr	r1, [pc, #4]	@ (80051d8 <HAL_RCC_OscConfig+0x278>)
 80051d2:	4313      	orrs	r3, r2
 80051d4:	604b      	str	r3, [r1, #4]
 80051d6:	e01a      	b.n	800520e <HAL_RCC_OscConfig+0x2ae>
 80051d8:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051dc:	4b97      	ldr	r3, [pc, #604]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a96      	ldr	r2, [pc, #600]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80051e2:	f023 0301 	bic.w	r3, r3, #1
 80051e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051e8:	f7fc f87e 	bl	80012e8 <HAL_GetTick>
 80051ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051f0:	f7fc f87a 	bl	80012e8 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e2d7      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005202:	4b8e      	ldr	r3, [pc, #568]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0304 	and.w	r3, r3, #4
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1f0      	bne.n	80051f0 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0310 	and.w	r3, r3, #16
 8005216:	2b00      	cmp	r3, #0
 8005218:	d06a      	beq.n	80052f0 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800521a:	4b88      	ldr	r3, [pc, #544]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800521c:	691b      	ldr	r3, [r3, #16]
 800521e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005222:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005224:	4b85      	ldr	r3, [pc, #532]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005228:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800522a:	69bb      	ldr	r3, [r7, #24]
 800522c:	2b08      	cmp	r3, #8
 800522e:	d007      	beq.n	8005240 <HAL_RCC_OscConfig+0x2e0>
 8005230:	69bb      	ldr	r3, [r7, #24]
 8005232:	2b18      	cmp	r3, #24
 8005234:	d11b      	bne.n	800526e <HAL_RCC_OscConfig+0x30e>
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	f003 0303 	and.w	r3, r3, #3
 800523c:	2b01      	cmp	r3, #1
 800523e:	d116      	bne.n	800526e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005240:	4b7e      	ldr	r3, [pc, #504]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005248:	2b00      	cmp	r3, #0
 800524a:	d005      	beq.n	8005258 <HAL_RCC_OscConfig+0x2f8>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	69db      	ldr	r3, [r3, #28]
 8005250:	2b80      	cmp	r3, #128	@ 0x80
 8005252:	d001      	beq.n	8005258 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e2ac      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005258:	4b78      	ldr	r3, [pc, #480]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800525a:	68db      	ldr	r3, [r3, #12]
 800525c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6a1b      	ldr	r3, [r3, #32]
 8005264:	061b      	lsls	r3, r3, #24
 8005266:	4975      	ldr	r1, [pc, #468]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005268:	4313      	orrs	r3, r2
 800526a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800526c:	e040      	b.n	80052f0 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	69db      	ldr	r3, [r3, #28]
 8005272:	2b00      	cmp	r3, #0
 8005274:	d023      	beq.n	80052be <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005276:	4b71      	ldr	r3, [pc, #452]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a70      	ldr	r2, [pc, #448]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800527c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005280:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005282:	f7fc f831 	bl	80012e8 <HAL_GetTick>
 8005286:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005288:	e008      	b.n	800529c <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800528a:	f7fc f82d 	bl	80012e8 <HAL_GetTick>
 800528e:	4602      	mov	r2, r0
 8005290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d901      	bls.n	800529c <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e28a      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800529c:	4b67      	ldr	r3, [pc, #412]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d0f0      	beq.n	800528a <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80052a8:	4b64      	ldr	r3, [pc, #400]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6a1b      	ldr	r3, [r3, #32]
 80052b4:	061b      	lsls	r3, r3, #24
 80052b6:	4961      	ldr	r1, [pc, #388]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80052b8:	4313      	orrs	r3, r2
 80052ba:	60cb      	str	r3, [r1, #12]
 80052bc:	e018      	b.n	80052f0 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80052be:	4b5f      	ldr	r3, [pc, #380]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a5e      	ldr	r2, [pc, #376]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80052c4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80052c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ca:	f7fc f80d 	bl	80012e8 <HAL_GetTick>
 80052ce:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80052d0:	e008      	b.n	80052e4 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80052d2:	f7fc f809 	bl	80012e8 <HAL_GetTick>
 80052d6:	4602      	mov	r2, r0
 80052d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052da:	1ad3      	subs	r3, r2, r3
 80052dc:	2b02      	cmp	r3, #2
 80052de:	d901      	bls.n	80052e4 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 80052e0:	2303      	movs	r3, #3
 80052e2:	e266      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80052e4:	4b55      	ldr	r3, [pc, #340]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d1f0      	bne.n	80052d2 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0308 	and.w	r3, r3, #8
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d036      	beq.n	800536a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d019      	beq.n	8005338 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005304:	4b4d      	ldr	r3, [pc, #308]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005306:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005308:	4a4c      	ldr	r2, [pc, #304]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800530a:	f043 0301 	orr.w	r3, r3, #1
 800530e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005310:	f7fb ffea 	bl	80012e8 <HAL_GetTick>
 8005314:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005316:	e008      	b.n	800532a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005318:	f7fb ffe6 	bl	80012e8 <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e243      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800532a:	4b44      	ldr	r3, [pc, #272]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800532c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800532e:	f003 0302 	and.w	r3, r3, #2
 8005332:	2b00      	cmp	r3, #0
 8005334:	d0f0      	beq.n	8005318 <HAL_RCC_OscConfig+0x3b8>
 8005336:	e018      	b.n	800536a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005338:	4b40      	ldr	r3, [pc, #256]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800533a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800533c:	4a3f      	ldr	r2, [pc, #252]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800533e:	f023 0301 	bic.w	r3, r3, #1
 8005342:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005344:	f7fb ffd0 	bl	80012e8 <HAL_GetTick>
 8005348:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800534c:	f7fb ffcc 	bl	80012e8 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e229      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800535e:	4b37      	ldr	r3, [pc, #220]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005360:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005362:	f003 0302 	and.w	r3, r3, #2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d1f0      	bne.n	800534c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0320 	and.w	r3, r3, #32
 8005372:	2b00      	cmp	r3, #0
 8005374:	d036      	beq.n	80053e4 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	699b      	ldr	r3, [r3, #24]
 800537a:	2b00      	cmp	r3, #0
 800537c:	d019      	beq.n	80053b2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800537e:	4b2f      	ldr	r3, [pc, #188]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a2e      	ldr	r2, [pc, #184]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005384:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005388:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800538a:	f7fb ffad 	bl	80012e8 <HAL_GetTick>
 800538e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005390:	e008      	b.n	80053a4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005392:	f7fb ffa9 	bl	80012e8 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e206      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80053a4:	4b25      	ldr	r3, [pc, #148]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d0f0      	beq.n	8005392 <HAL_RCC_OscConfig+0x432>
 80053b0:	e018      	b.n	80053e4 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053b2:	4b22      	ldr	r3, [pc, #136]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a21      	ldr	r2, [pc, #132]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80053b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80053bc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80053be:	f7fb ff93 	bl	80012e8 <HAL_GetTick>
 80053c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80053c4:	e008      	b.n	80053d8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053c6:	f7fb ff8f 	bl	80012e8 <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d901      	bls.n	80053d8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e1ec      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80053d8:	4b18      	ldr	r3, [pc, #96]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1f0      	bne.n	80053c6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	f000 80af 	beq.w	8005550 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80053f2:	4b13      	ldr	r3, [pc, #76]	@ (8005440 <HAL_RCC_OscConfig+0x4e0>)
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a12      	ldr	r2, [pc, #72]	@ (8005440 <HAL_RCC_OscConfig+0x4e0>)
 80053f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053fe:	f7fb ff73 	bl	80012e8 <HAL_GetTick>
 8005402:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005404:	e008      	b.n	8005418 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005406:	f7fb ff6f 	bl	80012e8 <HAL_GetTick>
 800540a:	4602      	mov	r2, r0
 800540c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540e:	1ad3      	subs	r3, r2, r3
 8005410:	2b64      	cmp	r3, #100	@ 0x64
 8005412:	d901      	bls.n	8005418 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8005414:	2303      	movs	r3, #3
 8005416:	e1cc      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005418:	4b09      	ldr	r3, [pc, #36]	@ (8005440 <HAL_RCC_OscConfig+0x4e0>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005420:	2b00      	cmp	r3, #0
 8005422:	d0f0      	beq.n	8005406 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	2b01      	cmp	r3, #1
 800542a:	d10b      	bne.n	8005444 <HAL_RCC_OscConfig+0x4e4>
 800542c:	4b03      	ldr	r3, [pc, #12]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005430:	4a02      	ldr	r2, [pc, #8]	@ (800543c <HAL_RCC_OscConfig+0x4dc>)
 8005432:	f043 0301 	orr.w	r3, r3, #1
 8005436:	6713      	str	r3, [r2, #112]	@ 0x70
 8005438:	e05b      	b.n	80054f2 <HAL_RCC_OscConfig+0x592>
 800543a:	bf00      	nop
 800543c:	58024400 	.word	0x58024400
 8005440:	58024800 	.word	0x58024800
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d112      	bne.n	8005472 <HAL_RCC_OscConfig+0x512>
 800544c:	4b9d      	ldr	r3, [pc, #628]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800544e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005450:	4a9c      	ldr	r2, [pc, #624]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005452:	f023 0301 	bic.w	r3, r3, #1
 8005456:	6713      	str	r3, [r2, #112]	@ 0x70
 8005458:	4b9a      	ldr	r3, [pc, #616]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800545a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800545c:	4a99      	ldr	r2, [pc, #612]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800545e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005462:	6713      	str	r3, [r2, #112]	@ 0x70
 8005464:	4b97      	ldr	r3, [pc, #604]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005468:	4a96      	ldr	r2, [pc, #600]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800546a:	f023 0304 	bic.w	r3, r3, #4
 800546e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005470:	e03f      	b.n	80054f2 <HAL_RCC_OscConfig+0x592>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	2b05      	cmp	r3, #5
 8005478:	d112      	bne.n	80054a0 <HAL_RCC_OscConfig+0x540>
 800547a:	4b92      	ldr	r3, [pc, #584]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800547c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800547e:	4a91      	ldr	r2, [pc, #580]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005480:	f043 0304 	orr.w	r3, r3, #4
 8005484:	6713      	str	r3, [r2, #112]	@ 0x70
 8005486:	4b8f      	ldr	r3, [pc, #572]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005488:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800548a:	4a8e      	ldr	r2, [pc, #568]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800548c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005490:	6713      	str	r3, [r2, #112]	@ 0x70
 8005492:	4b8c      	ldr	r3, [pc, #560]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005494:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005496:	4a8b      	ldr	r2, [pc, #556]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005498:	f043 0301 	orr.w	r3, r3, #1
 800549c:	6713      	str	r3, [r2, #112]	@ 0x70
 800549e:	e028      	b.n	80054f2 <HAL_RCC_OscConfig+0x592>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	2b85      	cmp	r3, #133	@ 0x85
 80054a6:	d112      	bne.n	80054ce <HAL_RCC_OscConfig+0x56e>
 80054a8:	4b86      	ldr	r3, [pc, #536]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ac:	4a85      	ldr	r2, [pc, #532]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054ae:	f043 0304 	orr.w	r3, r3, #4
 80054b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80054b4:	4b83      	ldr	r3, [pc, #524]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054b8:	4a82      	ldr	r2, [pc, #520]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054be:	6713      	str	r3, [r2, #112]	@ 0x70
 80054c0:	4b80      	ldr	r3, [pc, #512]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054c4:	4a7f      	ldr	r2, [pc, #508]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054c6:	f043 0301 	orr.w	r3, r3, #1
 80054ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80054cc:	e011      	b.n	80054f2 <HAL_RCC_OscConfig+0x592>
 80054ce:	4b7d      	ldr	r3, [pc, #500]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054d2:	4a7c      	ldr	r2, [pc, #496]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054d4:	f023 0301 	bic.w	r3, r3, #1
 80054d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80054da:	4b7a      	ldr	r3, [pc, #488]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054de:	4a79      	ldr	r2, [pc, #484]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054e0:	f023 0304 	bic.w	r3, r3, #4
 80054e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80054e6:	4b77      	ldr	r3, [pc, #476]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054ea:	4a76      	ldr	r2, [pc, #472]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80054ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054f0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d015      	beq.n	8005526 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054fa:	f7fb fef5 	bl	80012e8 <HAL_GetTick>
 80054fe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005500:	e00a      	b.n	8005518 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005502:	f7fb fef1 	bl	80012e8 <HAL_GetTick>
 8005506:	4602      	mov	r2, r0
 8005508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005510:	4293      	cmp	r3, r2
 8005512:	d901      	bls.n	8005518 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8005514:	2303      	movs	r3, #3
 8005516:	e14c      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005518:	4b6a      	ldr	r3, [pc, #424]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800551a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800551c:	f003 0302 	and.w	r3, r3, #2
 8005520:	2b00      	cmp	r3, #0
 8005522:	d0ee      	beq.n	8005502 <HAL_RCC_OscConfig+0x5a2>
 8005524:	e014      	b.n	8005550 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005526:	f7fb fedf 	bl	80012e8 <HAL_GetTick>
 800552a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800552c:	e00a      	b.n	8005544 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800552e:	f7fb fedb 	bl	80012e8 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	f241 3288 	movw	r2, #5000	@ 0x1388
 800553c:	4293      	cmp	r3, r2
 800553e:	d901      	bls.n	8005544 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e136      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005544:	4b5f      	ldr	r3, [pc, #380]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1ee      	bne.n	800552e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 812b 	beq.w	80057b0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800555a:	4b5a      	ldr	r3, [pc, #360]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005562:	2b18      	cmp	r3, #24
 8005564:	f000 80bb 	beq.w	80056de <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800556c:	2b02      	cmp	r3, #2
 800556e:	f040 8095 	bne.w	800569c <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005572:	4b54      	ldr	r3, [pc, #336]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a53      	ldr	r2, [pc, #332]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005578:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800557c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557e:	f7fb feb3 	bl	80012e8 <HAL_GetTick>
 8005582:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005584:	e008      	b.n	8005598 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005586:	f7fb feaf 	bl	80012e8 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	2b02      	cmp	r3, #2
 8005592:	d901      	bls.n	8005598 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8005594:	2303      	movs	r3, #3
 8005596:	e10c      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005598:	4b4a      	ldr	r3, [pc, #296]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d1f0      	bne.n	8005586 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055a4:	4b47      	ldr	r3, [pc, #284]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80055a6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055a8:	4b47      	ldr	r3, [pc, #284]	@ (80056c8 <HAL_RCC_OscConfig+0x768>)
 80055aa:	4013      	ands	r3, r2
 80055ac:	687a      	ldr	r2, [r7, #4]
 80055ae:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80055b4:	0112      	lsls	r2, r2, #4
 80055b6:	430a      	orrs	r2, r1
 80055b8:	4942      	ldr	r1, [pc, #264]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	628b      	str	r3, [r1, #40]	@ 0x28
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055c2:	3b01      	subs	r3, #1
 80055c4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055cc:	3b01      	subs	r3, #1
 80055ce:	025b      	lsls	r3, r3, #9
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	431a      	orrs	r2, r3
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055d8:	3b01      	subs	r3, #1
 80055da:	041b      	lsls	r3, r3, #16
 80055dc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80055e0:	431a      	orrs	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055e6:	3b01      	subs	r3, #1
 80055e8:	061b      	lsls	r3, r3, #24
 80055ea:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80055ee:	4935      	ldr	r1, [pc, #212]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80055f0:	4313      	orrs	r3, r2
 80055f2:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80055f4:	4b33      	ldr	r3, [pc, #204]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80055f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f8:	4a32      	ldr	r2, [pc, #200]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005600:	4b30      	ldr	r3, [pc, #192]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005602:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005604:	4b31      	ldr	r3, [pc, #196]	@ (80056cc <HAL_RCC_OscConfig+0x76c>)
 8005606:	4013      	ands	r3, r2
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800560c:	00d2      	lsls	r2, r2, #3
 800560e:	492d      	ldr	r1, [pc, #180]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005610:	4313      	orrs	r3, r2
 8005612:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8005614:	4b2b      	ldr	r3, [pc, #172]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005618:	f023 020c 	bic.w	r2, r3, #12
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005620:	4928      	ldr	r1, [pc, #160]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005622:	4313      	orrs	r3, r2
 8005624:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8005626:	4b27      	ldr	r3, [pc, #156]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800562a:	f023 0202 	bic.w	r2, r3, #2
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005632:	4924      	ldr	r1, [pc, #144]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005634:	4313      	orrs	r3, r2
 8005636:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005638:	4b22      	ldr	r3, [pc, #136]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800563a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563c:	4a21      	ldr	r2, [pc, #132]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800563e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005642:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005644:	4b1f      	ldr	r3, [pc, #124]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005648:	4a1e      	ldr	r2, [pc, #120]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800564a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800564e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005650:	4b1c      	ldr	r3, [pc, #112]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005654:	4a1b      	ldr	r2, [pc, #108]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005656:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800565a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800565c:	4b19      	ldr	r3, [pc, #100]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800565e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005660:	4a18      	ldr	r2, [pc, #96]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005662:	f043 0301 	orr.w	r3, r3, #1
 8005666:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005668:	4b16      	ldr	r3, [pc, #88]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a15      	ldr	r2, [pc, #84]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800566e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005674:	f7fb fe38 	bl	80012e8 <HAL_GetTick>
 8005678:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800567a:	e008      	b.n	800568e <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800567c:	f7fb fe34 	bl	80012e8 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b02      	cmp	r3, #2
 8005688:	d901      	bls.n	800568e <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e091      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800568e:	4b0d      	ldr	r3, [pc, #52]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005696:	2b00      	cmp	r3, #0
 8005698:	d0f0      	beq.n	800567c <HAL_RCC_OscConfig+0x71c>
 800569a:	e089      	b.n	80057b0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569c:	4b09      	ldr	r3, [pc, #36]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a08      	ldr	r2, [pc, #32]	@ (80056c4 <HAL_RCC_OscConfig+0x764>)
 80056a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056a8:	f7fb fe1e 	bl	80012e8 <HAL_GetTick>
 80056ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056ae:	e00f      	b.n	80056d0 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056b0:	f7fb fe1a 	bl	80012e8 <HAL_GetTick>
 80056b4:	4602      	mov	r2, r0
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	1ad3      	subs	r3, r2, r3
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d908      	bls.n	80056d0 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e077      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
 80056c2:	bf00      	nop
 80056c4:	58024400 	.word	0x58024400
 80056c8:	fffffc0c 	.word	0xfffffc0c
 80056cc:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056d0:	4b3a      	ldr	r3, [pc, #232]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1e9      	bne.n	80056b0 <HAL_RCC_OscConfig+0x750>
 80056dc:	e068      	b.n	80057b0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80056de:	4b37      	ldr	r3, [pc, #220]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 80056e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056e2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80056e4:	4b35      	ldr	r3, [pc, #212]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 80056e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e8:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d031      	beq.n	8005756 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	f003 0203 	and.w	r2, r3, #3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d12a      	bne.n	8005756 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	091b      	lsrs	r3, r3, #4
 8005704:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800570c:	429a      	cmp	r2, r3
 800570e:	d122      	bne.n	8005756 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800571a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800571c:	429a      	cmp	r2, r3
 800571e:	d11a      	bne.n	8005756 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	0a5b      	lsrs	r3, r3, #9
 8005724:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800572c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800572e:	429a      	cmp	r2, r3
 8005730:	d111      	bne.n	8005756 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	0c1b      	lsrs	r3, r3, #16
 8005736:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005740:	429a      	cmp	r2, r3
 8005742:	d108      	bne.n	8005756 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	0e1b      	lsrs	r3, r3, #24
 8005748:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005750:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005752:	429a      	cmp	r2, r3
 8005754:	d001      	beq.n	800575a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e02b      	b.n	80057b2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800575a:	4b18      	ldr	r3, [pc, #96]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 800575c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800575e:	08db      	lsrs	r3, r3, #3
 8005760:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005764:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	429a      	cmp	r2, r3
 800576e:	d01f      	beq.n	80057b0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8005770:	4b12      	ldr	r3, [pc, #72]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 8005772:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005774:	4a11      	ldr	r2, [pc, #68]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 8005776:	f023 0301 	bic.w	r3, r3, #1
 800577a:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800577c:	f7fb fdb4 	bl	80012e8 <HAL_GetTick>
 8005780:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8005782:	bf00      	nop
 8005784:	f7fb fdb0 	bl	80012e8 <HAL_GetTick>
 8005788:	4602      	mov	r2, r0
 800578a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578c:	4293      	cmp	r3, r2
 800578e:	d0f9      	beq.n	8005784 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005790:	4b0a      	ldr	r3, [pc, #40]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 8005792:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005794:	4b0a      	ldr	r3, [pc, #40]	@ (80057c0 <HAL_RCC_OscConfig+0x860>)
 8005796:	4013      	ands	r3, r2
 8005798:	687a      	ldr	r2, [r7, #4]
 800579a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800579c:	00d2      	lsls	r2, r2, #3
 800579e:	4907      	ldr	r1, [pc, #28]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 80057a0:	4313      	orrs	r3, r2
 80057a2:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80057a4:	4b05      	ldr	r3, [pc, #20]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 80057a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a8:	4a04      	ldr	r2, [pc, #16]	@ (80057bc <HAL_RCC_OscConfig+0x85c>)
 80057aa:	f043 0301 	orr.w	r3, r3, #1
 80057ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80057b0:	2300      	movs	r3, #0
}
 80057b2:	4618      	mov	r0, r3
 80057b4:	3730      	adds	r7, #48	@ 0x30
 80057b6:	46bd      	mov	sp, r7
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	58024400 	.word	0x58024400
 80057c0:	ffff0007 	.word	0xffff0007

080057c4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b086      	sub	sp, #24
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
 80057cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d101      	bne.n	80057d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	e19c      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80057d8:	4b8a      	ldr	r3, [pc, #552]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 030f 	and.w	r3, r3, #15
 80057e0:	683a      	ldr	r2, [r7, #0]
 80057e2:	429a      	cmp	r2, r3
 80057e4:	d910      	bls.n	8005808 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057e6:	4b87      	ldr	r3, [pc, #540]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f023 020f 	bic.w	r2, r3, #15
 80057ee:	4985      	ldr	r1, [pc, #532]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057f6:	4b83      	ldr	r3, [pc, #524]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	683a      	ldr	r2, [r7, #0]
 8005800:	429a      	cmp	r2, r3
 8005802:	d001      	beq.n	8005808 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	e184      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 0304 	and.w	r3, r3, #4
 8005810:	2b00      	cmp	r3, #0
 8005812:	d010      	beq.n	8005836 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	691a      	ldr	r2, [r3, #16]
 8005818:	4b7b      	ldr	r3, [pc, #492]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005820:	429a      	cmp	r2, r3
 8005822:	d908      	bls.n	8005836 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005824:	4b78      	ldr	r3, [pc, #480]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	4975      	ldr	r1, [pc, #468]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005832:	4313      	orrs	r3, r2
 8005834:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f003 0308 	and.w	r3, r3, #8
 800583e:	2b00      	cmp	r3, #0
 8005840:	d010      	beq.n	8005864 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695a      	ldr	r2, [r3, #20]
 8005846:	4b70      	ldr	r3, [pc, #448]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800584e:	429a      	cmp	r2, r3
 8005850:	d908      	bls.n	8005864 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005852:	4b6d      	ldr	r3, [pc, #436]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	496a      	ldr	r1, [pc, #424]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005860:	4313      	orrs	r3, r2
 8005862:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0310 	and.w	r3, r3, #16
 800586c:	2b00      	cmp	r3, #0
 800586e:	d010      	beq.n	8005892 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	699a      	ldr	r2, [r3, #24]
 8005874:	4b64      	ldr	r3, [pc, #400]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005876:	69db      	ldr	r3, [r3, #28]
 8005878:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800587c:	429a      	cmp	r2, r3
 800587e:	d908      	bls.n	8005892 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005880:	4b61      	ldr	r3, [pc, #388]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005882:	69db      	ldr	r3, [r3, #28]
 8005884:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	699b      	ldr	r3, [r3, #24]
 800588c:	495e      	ldr	r1, [pc, #376]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 800588e:	4313      	orrs	r3, r2
 8005890:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0320 	and.w	r3, r3, #32
 800589a:	2b00      	cmp	r3, #0
 800589c:	d010      	beq.n	80058c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	69da      	ldr	r2, [r3, #28]
 80058a2:	4b59      	ldr	r3, [pc, #356]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058a4:	6a1b      	ldr	r3, [r3, #32]
 80058a6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d908      	bls.n	80058c0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80058ae:	4b56      	ldr	r3, [pc, #344]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058b0:	6a1b      	ldr	r3, [r3, #32]
 80058b2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	69db      	ldr	r3, [r3, #28]
 80058ba:	4953      	ldr	r1, [pc, #332]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058bc:	4313      	orrs	r3, r2
 80058be:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0302 	and.w	r3, r3, #2
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d010      	beq.n	80058ee <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68da      	ldr	r2, [r3, #12]
 80058d0:	4b4d      	ldr	r3, [pc, #308]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058d2:	699b      	ldr	r3, [r3, #24]
 80058d4:	f003 030f 	and.w	r3, r3, #15
 80058d8:	429a      	cmp	r2, r3
 80058da:	d908      	bls.n	80058ee <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80058dc:	4b4a      	ldr	r3, [pc, #296]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058de:	699b      	ldr	r3, [r3, #24]
 80058e0:	f023 020f 	bic.w	r2, r3, #15
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	4947      	ldr	r1, [pc, #284]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0301 	and.w	r3, r3, #1
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d055      	beq.n	80059a6 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80058fa:	4b43      	ldr	r3, [pc, #268]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80058fc:	699b      	ldr	r3, [r3, #24]
 80058fe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	689b      	ldr	r3, [r3, #8]
 8005906:	4940      	ldr	r1, [pc, #256]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005908:	4313      	orrs	r3, r2
 800590a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	2b02      	cmp	r3, #2
 8005912:	d107      	bne.n	8005924 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005914:	4b3c      	ldr	r3, [pc, #240]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d121      	bne.n	8005964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e0f6      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	2b03      	cmp	r3, #3
 800592a:	d107      	bne.n	800593c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800592c:	4b36      	ldr	r3, [pc, #216]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005934:	2b00      	cmp	r3, #0
 8005936:	d115      	bne.n	8005964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005938:	2301      	movs	r3, #1
 800593a:	e0ea      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d107      	bne.n	8005954 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005944:	4b30      	ldr	r3, [pc, #192]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800594c:	2b00      	cmp	r3, #0
 800594e:	d109      	bne.n	8005964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005950:	2301      	movs	r3, #1
 8005952:	e0de      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005954:	4b2c      	ldr	r3, [pc, #176]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b00      	cmp	r3, #0
 800595e:	d101      	bne.n	8005964 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005960:	2301      	movs	r3, #1
 8005962:	e0d6      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005964:	4b28      	ldr	r3, [pc, #160]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	f023 0207 	bic.w	r2, r3, #7
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	4925      	ldr	r1, [pc, #148]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005972:	4313      	orrs	r3, r2
 8005974:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005976:	f7fb fcb7 	bl	80012e8 <HAL_GetTick>
 800597a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800597c:	e00a      	b.n	8005994 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800597e:	f7fb fcb3 	bl	80012e8 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d901      	bls.n	8005994 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	e0be      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005994:	4b1c      	ldr	r3, [pc, #112]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	685b      	ldr	r3, [r3, #4]
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d1eb      	bne.n	800597e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0302 	and.w	r3, r3, #2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d010      	beq.n	80059d4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	4b14      	ldr	r3, [pc, #80]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f003 030f 	and.w	r3, r3, #15
 80059be:	429a      	cmp	r2, r3
 80059c0:	d208      	bcs.n	80059d4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059c2:	4b11      	ldr	r3, [pc, #68]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80059c4:	699b      	ldr	r3, [r3, #24]
 80059c6:	f023 020f 	bic.w	r2, r3, #15
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	490e      	ldr	r1, [pc, #56]	@ (8005a08 <HAL_RCC_ClockConfig+0x244>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80059d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f003 030f 	and.w	r3, r3, #15
 80059dc:	683a      	ldr	r2, [r7, #0]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d214      	bcs.n	8005a0c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059e2:	4b08      	ldr	r3, [pc, #32]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f023 020f 	bic.w	r2, r3, #15
 80059ea:	4906      	ldr	r1, [pc, #24]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80059f2:	4b04      	ldr	r3, [pc, #16]	@ (8005a04 <HAL_RCC_ClockConfig+0x240>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 030f 	and.w	r3, r3, #15
 80059fa:	683a      	ldr	r2, [r7, #0]
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d005      	beq.n	8005a0c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e086      	b.n	8005b12 <HAL_RCC_ClockConfig+0x34e>
 8005a04:	52002000 	.word	0x52002000
 8005a08:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0304 	and.w	r3, r3, #4
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d010      	beq.n	8005a3a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	691a      	ldr	r2, [r3, #16]
 8005a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a1e:	699b      	ldr	r3, [r3, #24]
 8005a20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d208      	bcs.n	8005a3a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005a28:	4b3c      	ldr	r3, [pc, #240]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	4939      	ldr	r1, [pc, #228]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a36:	4313      	orrs	r3, r2
 8005a38:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 0308 	and.w	r3, r3, #8
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d010      	beq.n	8005a68 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	695a      	ldr	r2, [r3, #20]
 8005a4a:	4b34      	ldr	r3, [pc, #208]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a4c:	69db      	ldr	r3, [r3, #28]
 8005a4e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d208      	bcs.n	8005a68 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005a56:	4b31      	ldr	r3, [pc, #196]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695b      	ldr	r3, [r3, #20]
 8005a62:	492e      	ldr	r1, [pc, #184]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d010      	beq.n	8005a96 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	699a      	ldr	r2, [r3, #24]
 8005a78:	4b28      	ldr	r3, [pc, #160]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a7a:	69db      	ldr	r3, [r3, #28]
 8005a7c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d208      	bcs.n	8005a96 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005a84:	4b25      	ldr	r3, [pc, #148]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a86:	69db      	ldr	r3, [r3, #28]
 8005a88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	699b      	ldr	r3, [r3, #24]
 8005a90:	4922      	ldr	r1, [pc, #136]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005a92:	4313      	orrs	r3, r2
 8005a94:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f003 0320 	and.w	r3, r3, #32
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d010      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	69da      	ldr	r2, [r3, #28]
 8005aa6:	4b1d      	ldr	r3, [pc, #116]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005aae:	429a      	cmp	r2, r3
 8005ab0:	d208      	bcs.n	8005ac4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005ab2:	4b1a      	ldr	r3, [pc, #104]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	4917      	ldr	r1, [pc, #92]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8005ac4:	f000 f89e 	bl	8005c04 <HAL_RCC_GetSysClockFreq>
 8005ac8:	4602      	mov	r2, r0
 8005aca:	4b14      	ldr	r3, [pc, #80]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005acc:	699b      	ldr	r3, [r3, #24]
 8005ace:	0a1b      	lsrs	r3, r3, #8
 8005ad0:	f003 030f 	and.w	r3, r3, #15
 8005ad4:	4912      	ldr	r1, [pc, #72]	@ (8005b20 <HAL_RCC_ClockConfig+0x35c>)
 8005ad6:	5ccb      	ldrb	r3, [r1, r3]
 8005ad8:	f003 031f 	and.w	r3, r3, #31
 8005adc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ae0:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8005b1c <HAL_RCC_ClockConfig+0x358>)
 8005ae4:	699b      	ldr	r3, [r3, #24]
 8005ae6:	f003 030f 	and.w	r3, r3, #15
 8005aea:	4a0d      	ldr	r2, [pc, #52]	@ (8005b20 <HAL_RCC_ClockConfig+0x35c>)
 8005aec:	5cd3      	ldrb	r3, [r2, r3]
 8005aee:	f003 031f 	and.w	r3, r3, #31
 8005af2:	693a      	ldr	r2, [r7, #16]
 8005af4:	fa22 f303 	lsr.w	r3, r2, r3
 8005af8:	4a0a      	ldr	r2, [pc, #40]	@ (8005b24 <HAL_RCC_ClockConfig+0x360>)
 8005afa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005afc:	4a0a      	ldr	r2, [pc, #40]	@ (8005b28 <HAL_RCC_ClockConfig+0x364>)
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005b02:	4b0a      	ldr	r3, [pc, #40]	@ (8005b2c <HAL_RCC_ClockConfig+0x368>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	4618      	mov	r0, r3
 8005b08:	f7fb fba4 	bl	8001254 <HAL_InitTick>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3718      	adds	r7, #24
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	58024400 	.word	0x58024400
 8005b20:	0800bb08 	.word	0x0800bb08
 8005b24:	2400d7a4 	.word	0x2400d7a4
 8005b28:	2400d7a0 	.word	0x2400d7a0
 8005b2c:	2400d7a8 	.word	0x2400d7a8

08005b30 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b08c      	sub	sp, #48	@ 0x30
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d12a      	bne.n	8005b98 <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 8005b42:	4b2d      	ldr	r3, [pc, #180]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005b44:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b48:	4a2b      	ldr	r2, [pc, #172]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005b4a:	f043 0301 	orr.w	r3, r3, #1
 8005b4e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8005b52:	4b29      	ldr	r3, [pc, #164]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005b54:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b58:	f003 0301 	and.w	r3, r3, #1
 8005b5c:	61bb      	str	r3, [r7, #24]
 8005b5e:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8005b60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b66:	2302      	movs	r3, #2
 8005b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005b72:	2300      	movs	r3, #0
 8005b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8005b76:	f107 031c 	add.w	r3, r7, #28
 8005b7a:	4619      	mov	r1, r3
 8005b7c:	481f      	ldr	r0, [pc, #124]	@ (8005bfc <HAL_RCC_MCOConfig+0xcc>)
 8005b7e:	f7fe fedb 	bl	8004938 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8005b82:	4b1d      	ldr	r3, [pc, #116]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	f023 72fe 	bic.w	r2, r3, #33292288	@ 0x1fc0000
 8005b8a:	68b9      	ldr	r1, [r7, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	430b      	orrs	r3, r1
 8005b90:	4919      	ldr	r1, [pc, #100]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 8005b96:	e02a      	b.n	8005bee <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 8005b98:	4b17      	ldr	r3, [pc, #92]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005b9a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005b9e:	4a16      	ldr	r2, [pc, #88]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005ba0:	f043 0304 	orr.w	r3, r3, #4
 8005ba4:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8005ba8:	4b13      	ldr	r3, [pc, #76]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005baa:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8005bae:	f003 0304 	and.w	r3, r3, #4
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8005bb6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8005bcc:	f107 031c 	add.w	r3, r7, #28
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	480b      	ldr	r0, [pc, #44]	@ (8005c00 <HAL_RCC_MCOConfig+0xd0>)
 8005bd4:	f7fe feb0 	bl	8004938 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 8005bd8:	4b07      	ldr	r3, [pc, #28]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	f023 427e 	bic.w	r2, r3, #4261412864	@ 0xfe000000
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	01d9      	lsls	r1, r3, #7
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	430b      	orrs	r3, r1
 8005be8:	4903      	ldr	r1, [pc, #12]	@ (8005bf8 <HAL_RCC_MCOConfig+0xc8>)
 8005bea:	4313      	orrs	r3, r2
 8005bec:	610b      	str	r3, [r1, #16]
}
 8005bee:	bf00      	nop
 8005bf0:	3730      	adds	r7, #48	@ 0x30
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	58024400 	.word	0x58024400
 8005bfc:	58020000 	.word	0x58020000
 8005c00:	58020800 	.word	0x58020800

08005c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b089      	sub	sp, #36	@ 0x24
 8005c08:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c0a:	4bb3      	ldr	r3, [pc, #716]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c12:	2b18      	cmp	r3, #24
 8005c14:	f200 8155 	bhi.w	8005ec2 <HAL_RCC_GetSysClockFreq+0x2be>
 8005c18:	a201      	add	r2, pc, #4	@ (adr r2, 8005c20 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c1e:	bf00      	nop
 8005c20:	08005c85 	.word	0x08005c85
 8005c24:	08005ec3 	.word	0x08005ec3
 8005c28:	08005ec3 	.word	0x08005ec3
 8005c2c:	08005ec3 	.word	0x08005ec3
 8005c30:	08005ec3 	.word	0x08005ec3
 8005c34:	08005ec3 	.word	0x08005ec3
 8005c38:	08005ec3 	.word	0x08005ec3
 8005c3c:	08005ec3 	.word	0x08005ec3
 8005c40:	08005cab 	.word	0x08005cab
 8005c44:	08005ec3 	.word	0x08005ec3
 8005c48:	08005ec3 	.word	0x08005ec3
 8005c4c:	08005ec3 	.word	0x08005ec3
 8005c50:	08005ec3 	.word	0x08005ec3
 8005c54:	08005ec3 	.word	0x08005ec3
 8005c58:	08005ec3 	.word	0x08005ec3
 8005c5c:	08005ec3 	.word	0x08005ec3
 8005c60:	08005cb1 	.word	0x08005cb1
 8005c64:	08005ec3 	.word	0x08005ec3
 8005c68:	08005ec3 	.word	0x08005ec3
 8005c6c:	08005ec3 	.word	0x08005ec3
 8005c70:	08005ec3 	.word	0x08005ec3
 8005c74:	08005ec3 	.word	0x08005ec3
 8005c78:	08005ec3 	.word	0x08005ec3
 8005c7c:	08005ec3 	.word	0x08005ec3
 8005c80:	08005cb7 	.word	0x08005cb7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c84:	4b94      	ldr	r3, [pc, #592]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0320 	and.w	r3, r3, #32
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d009      	beq.n	8005ca4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c90:	4b91      	ldr	r3, [pc, #580]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	08db      	lsrs	r3, r3, #3
 8005c96:	f003 0303 	and.w	r3, r3, #3
 8005c9a:	4a90      	ldr	r2, [pc, #576]	@ (8005edc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8005ca0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005ca2:	e111      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005ca4:	4b8d      	ldr	r3, [pc, #564]	@ (8005edc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005ca6:	61bb      	str	r3, [r7, #24]
      break;
 8005ca8:	e10e      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005caa:	4b8d      	ldr	r3, [pc, #564]	@ (8005ee0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005cac:	61bb      	str	r3, [r7, #24]
      break;
 8005cae:	e10b      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005cb0:	4b8c      	ldr	r3, [pc, #560]	@ (8005ee4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005cb2:	61bb      	str	r3, [r7, #24]
      break;
 8005cb4:	e108      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005cb6:	4b88      	ldr	r3, [pc, #544]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	f003 0303 	and.w	r3, r3, #3
 8005cbe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005cc0:	4b85      	ldr	r3, [pc, #532]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc4:	091b      	lsrs	r3, r3, #4
 8005cc6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005cca:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005ccc:	4b82      	ldr	r3, [pc, #520]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd0:	f003 0301 	and.w	r3, r3, #1
 8005cd4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005cd6:	4b80      	ldr	r3, [pc, #512]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cda:	08db      	lsrs	r3, r3, #3
 8005cdc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	fb02 f303 	mul.w	r3, r2, r3
 8005ce6:	ee07 3a90 	vmov	s15, r3
 8005cea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cee:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 80e1 	beq.w	8005ebc <HAL_RCC_GetSysClockFreq+0x2b8>
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	f000 8083 	beq.w	8005e08 <HAL_RCC_GetSysClockFreq+0x204>
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	f200 80a1 	bhi.w	8005e4c <HAL_RCC_GetSysClockFreq+0x248>
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d003      	beq.n	8005d18 <HAL_RCC_GetSysClockFreq+0x114>
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	2b01      	cmp	r3, #1
 8005d14:	d056      	beq.n	8005dc4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005d16:	e099      	b.n	8005e4c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d18:	4b6f      	ldr	r3, [pc, #444]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f003 0320 	and.w	r3, r3, #32
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d02d      	beq.n	8005d80 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d24:	4b6c      	ldr	r3, [pc, #432]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	08db      	lsrs	r3, r3, #3
 8005d2a:	f003 0303 	and.w	r3, r3, #3
 8005d2e:	4a6b      	ldr	r2, [pc, #428]	@ (8005edc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d30:	fa22 f303 	lsr.w	r3, r2, r3
 8005d34:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	ee07 3a90 	vmov	s15, r3
 8005d3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	ee07 3a90 	vmov	s15, r3
 8005d46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d4a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d4e:	4b62      	ldr	r3, [pc, #392]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d56:	ee07 3a90 	vmov	s15, r3
 8005d5a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d5e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005d62:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005ee8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005d66:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d6a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d6e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d72:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d7a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005d7e:	e087      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	ee07 3a90 	vmov	s15, r3
 8005d86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d8a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005eec <HAL_RCC_GetSysClockFreq+0x2e8>
 8005d8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d92:	4b51      	ldr	r3, [pc, #324]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d96:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d9a:	ee07 3a90 	vmov	s15, r3
 8005d9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005da2:	ed97 6a02 	vldr	s12, [r7, #8]
 8005da6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005ee8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005daa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005dae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005db2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005db6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dbe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005dc2:	e065      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	ee07 3a90 	vmov	s15, r3
 8005dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dce:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005ef0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005dd2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005dd6:	4b40      	ldr	r3, [pc, #256]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dda:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dde:	ee07 3a90 	vmov	s15, r3
 8005de2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005de6:	ed97 6a02 	vldr	s12, [r7, #8]
 8005dea:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005ee8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005dee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005df2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005df6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005dfa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005dfe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e02:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e06:	e043      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	ee07 3a90 	vmov	s15, r3
 8005e0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e12:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005ef4 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005e16:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e1a:	4b2f      	ldr	r3, [pc, #188]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e22:	ee07 3a90 	vmov	s15, r3
 8005e26:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e2a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e2e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005ee8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e32:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e36:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e3e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e46:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e4a:	e021      	b.n	8005e90 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	ee07 3a90 	vmov	s15, r3
 8005e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e56:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005ef0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e5e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e62:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e66:	ee07 3a90 	vmov	s15, r3
 8005e6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e6e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e72:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005ee8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e7e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e8a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e8e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005e90:	4b11      	ldr	r3, [pc, #68]	@ (8005ed8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e94:	0a5b      	lsrs	r3, r3, #9
 8005e96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	ee07 3a90 	vmov	s15, r3
 8005ea4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005ea8:	edd7 6a07 	vldr	s13, [r7, #28]
 8005eac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005eb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005eb4:	ee17 3a90 	vmov	r3, s15
 8005eb8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005eba:	e005      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	61bb      	str	r3, [r7, #24]
      break;
 8005ec0:	e002      	b.n	8005ec8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005ec2:	4b07      	ldr	r3, [pc, #28]	@ (8005ee0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005ec4:	61bb      	str	r3, [r7, #24]
      break;
 8005ec6:	bf00      	nop
  }

  return sysclockfreq;
 8005ec8:	69bb      	ldr	r3, [r7, #24]
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	3724      	adds	r7, #36	@ 0x24
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	58024400 	.word	0x58024400
 8005edc:	03d09000 	.word	0x03d09000
 8005ee0:	003d0900 	.word	0x003d0900
 8005ee4:	007a1200 	.word	0x007a1200
 8005ee8:	46000000 	.word	0x46000000
 8005eec:	4c742400 	.word	0x4c742400
 8005ef0:	4a742400 	.word	0x4a742400
 8005ef4:	4af42400 	.word	0x4af42400

08005ef8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 8005efe:	f7ff fe81 	bl	8005c04 <HAL_RCC_GetSysClockFreq>
 8005f02:	4602      	mov	r2, r0
 8005f04:	4b10      	ldr	r3, [pc, #64]	@ (8005f48 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	0a1b      	lsrs	r3, r3, #8
 8005f0a:	f003 030f 	and.w	r3, r3, #15
 8005f0e:	490f      	ldr	r1, [pc, #60]	@ (8005f4c <HAL_RCC_GetHCLKFreq+0x54>)
 8005f10:	5ccb      	ldrb	r3, [r1, r3]
 8005f12:	f003 031f 	and.w	r3, r3, #31
 8005f16:	fa22 f303 	lsr.w	r3, r2, r3
 8005f1a:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8005f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005f48 <HAL_RCC_GetHCLKFreq+0x50>)
 8005f1e:	699b      	ldr	r3, [r3, #24]
 8005f20:	f003 030f 	and.w	r3, r3, #15
 8005f24:	4a09      	ldr	r2, [pc, #36]	@ (8005f4c <HAL_RCC_GetHCLKFreq+0x54>)
 8005f26:	5cd3      	ldrb	r3, [r2, r3]
 8005f28:	f003 031f 	and.w	r3, r3, #31
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8005f32:	4a07      	ldr	r2, [pc, #28]	@ (8005f50 <HAL_RCC_GetHCLKFreq+0x58>)
 8005f34:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005f36:	4a07      	ldr	r2, [pc, #28]	@ (8005f54 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005f3c:	4b04      	ldr	r3, [pc, #16]	@ (8005f50 <HAL_RCC_GetHCLKFreq+0x58>)
 8005f3e:	681b      	ldr	r3, [r3, #0]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	3708      	adds	r7, #8
 8005f44:	46bd      	mov	sp, r7
 8005f46:	bd80      	pop	{r7, pc}
 8005f48:	58024400 	.word	0x58024400
 8005f4c:	0800bb08 	.word	0x0800bb08
 8005f50:	2400d7a4 	.word	0x2400d7a4
 8005f54:	2400d7a0 	.word	0x2400d7a0

08005f58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 8005f5c:	f7ff ffcc 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8005f60:	4602      	mov	r2, r0
 8005f62:	4b06      	ldr	r3, [pc, #24]	@ (8005f7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f64:	69db      	ldr	r3, [r3, #28]
 8005f66:	091b      	lsrs	r3, r3, #4
 8005f68:	f003 0307 	and.w	r3, r3, #7
 8005f6c:	4904      	ldr	r1, [pc, #16]	@ (8005f80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f6e:	5ccb      	ldrb	r3, [r1, r3]
 8005f70:	f003 031f 	and.w	r3, r3, #31
 8005f74:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	bd80      	pop	{r7, pc}
 8005f7c:	58024400 	.word	0x58024400
 8005f80:	0800bb08 	.word	0x0800bb08

08005f84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 8005f88:	f7ff ffb6 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	4b06      	ldr	r3, [pc, #24]	@ (8005fa8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f90:	69db      	ldr	r3, [r3, #28]
 8005f92:	0a1b      	lsrs	r3, r3, #8
 8005f94:	f003 0307 	and.w	r3, r3, #7
 8005f98:	4904      	ldr	r1, [pc, #16]	@ (8005fac <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f9a:	5ccb      	ldrb	r3, [r1, r3]
 8005f9c:	f003 031f 	and.w	r3, r3, #31
 8005fa0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	58024400 	.word	0x58024400
 8005fac:	0800bb08 	.word	0x0800bb08

08005fb0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005fb0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005fb4:	b0c8      	sub	sp, #288	@ 0x120
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005fc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fd0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005fd4:	2500      	movs	r5, #0
 8005fd6:	ea54 0305 	orrs.w	r3, r4, r5
 8005fda:	d049      	beq.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005fdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005fe0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fe2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fe6:	d02f      	beq.n	8006048 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005fe8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005fec:	d828      	bhi.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005fee:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ff2:	d01a      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005ff4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005ff8:	d822      	bhi.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d003      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005ffe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006002:	d007      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006004:	e01c      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006006:	4ba7      	ldr	r3, [pc, #668]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006008:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800600a:	4aa6      	ldr	r2, [pc, #664]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800600c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006010:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006012:	e01a      	b.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006014:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006018:	3308      	adds	r3, #8
 800601a:	2102      	movs	r1, #2
 800601c:	4618      	mov	r0, r3
 800601e:	f001 fc99 	bl	8007954 <RCCEx_PLL2_Config>
 8006022:	4603      	mov	r3, r0
 8006024:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006028:	e00f      	b.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800602a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800602e:	3328      	adds	r3, #40	@ 0x28
 8006030:	2102      	movs	r1, #2
 8006032:	4618      	mov	r0, r3
 8006034:	f001 fd40 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006038:	4603      	mov	r3, r0
 800603a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800603e:	e004      	b.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006046:	e000      	b.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006048:	bf00      	nop
    }

    if (ret == HAL_OK)
 800604a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800604e:	2b00      	cmp	r3, #0
 8006050:	d10a      	bne.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006052:	4b94      	ldr	r3, [pc, #592]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006054:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006056:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800605a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800605e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006060:	4a90      	ldr	r2, [pc, #576]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006062:	430b      	orrs	r3, r1
 8006064:	6513      	str	r3, [r2, #80]	@ 0x50
 8006066:	e003      	b.n	8006070 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006068:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800606c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006070:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006078:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800607c:	f04f 0900 	mov.w	r9, #0
 8006080:	ea58 0309 	orrs.w	r3, r8, r9
 8006084:	d047      	beq.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006086:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800608a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608c:	2b04      	cmp	r3, #4
 800608e:	d82a      	bhi.n	80060e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006090:	a201      	add	r2, pc, #4	@ (adr r2, 8006098 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006092:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006096:	bf00      	nop
 8006098:	080060ad 	.word	0x080060ad
 800609c:	080060bb 	.word	0x080060bb
 80060a0:	080060d1 	.word	0x080060d1
 80060a4:	080060ef 	.word	0x080060ef
 80060a8:	080060ef 	.word	0x080060ef
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060ac:	4b7d      	ldr	r3, [pc, #500]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b0:	4a7c      	ldr	r2, [pc, #496]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060b8:	e01a      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80060ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060be:	3308      	adds	r3, #8
 80060c0:	2100      	movs	r1, #0
 80060c2:	4618      	mov	r0, r3
 80060c4:	f001 fc46 	bl	8007954 <RCCEx_PLL2_Config>
 80060c8:	4603      	mov	r3, r0
 80060ca:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060ce:	e00f      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80060d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80060d4:	3328      	adds	r3, #40	@ 0x28
 80060d6:	2100      	movs	r1, #0
 80060d8:	4618      	mov	r0, r3
 80060da:	f001 fced 	bl	8007ab8 <RCCEx_PLL3_Config>
 80060de:	4603      	mov	r3, r0
 80060e0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80060e4:	e004      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80060ec:	e000      	b.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80060ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060f0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10a      	bne.n	800610e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060f8:	4b6a      	ldr	r3, [pc, #424]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80060fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fc:	f023 0107 	bic.w	r1, r3, #7
 8006100:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006106:	4a67      	ldr	r2, [pc, #412]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006108:	430b      	orrs	r3, r1
 800610a:	6513      	str	r3, [r2, #80]	@ 0x50
 800610c:	e003      	b.n	8006116 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006112:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8006116:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800611a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006122:	f04f 0b00 	mov.w	fp, #0
 8006126:	ea5a 030b 	orrs.w	r3, sl, fp
 800612a:	d054      	beq.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800612c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006130:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006132:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8006136:	d036      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8006138:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800613c:	d82f      	bhi.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800613e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006142:	d032      	beq.n	80061aa <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006148:	d829      	bhi.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800614a:	2bc0      	cmp	r3, #192	@ 0xc0
 800614c:	d02f      	beq.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800614e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006150:	d825      	bhi.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006152:	2b80      	cmp	r3, #128	@ 0x80
 8006154:	d018      	beq.n	8006188 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 8006156:	2b80      	cmp	r3, #128	@ 0x80
 8006158:	d821      	bhi.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800615e:	2b40      	cmp	r3, #64	@ 0x40
 8006160:	d007      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8006162:	e01c      	b.n	800619e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006164:	4b4f      	ldr	r3, [pc, #316]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8006166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006168:	4a4e      	ldr	r2, [pc, #312]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800616a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800616e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006170:	e01e      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006176:	3308      	adds	r3, #8
 8006178:	2100      	movs	r1, #0
 800617a:	4618      	mov	r0, r3
 800617c:	f001 fbea 	bl	8007954 <RCCEx_PLL2_Config>
 8006180:	4603      	mov	r3, r0
 8006182:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 8006186:	e013      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006188:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800618c:	3328      	adds	r3, #40	@ 0x28
 800618e:	2100      	movs	r1, #0
 8006190:	4618      	mov	r0, r3
 8006192:	f001 fc91 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006196:	4603      	mov	r3, r0
 8006198:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800619c:	e008      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80061a4:	e004      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80061a6:	bf00      	nop
 80061a8:	e002      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80061aa:	bf00      	nop
 80061ac:	e000      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80061ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80061b0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10a      	bne.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 80061b8:	4b3a      	ldr	r3, [pc, #232]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061bc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80061c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061c6:	4a37      	ldr	r2, [pc, #220]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80061c8:	430b      	orrs	r3, r1
 80061ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80061cc:	e003      	b.n	80061d6 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80061d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 80061d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061de:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80061e2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80061e6:	2300      	movs	r3, #0
 80061e8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80061ec:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80061f0:	460b      	mov	r3, r1
 80061f2:	4313      	orrs	r3, r2
 80061f4:	d05c      	beq.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 80061f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80061fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061fc:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006200:	d03b      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8006202:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8006206:	d834      	bhi.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006208:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800620c:	d037      	beq.n	800627e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800620e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006212:	d82e      	bhi.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006214:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006218:	d033      	beq.n	8006282 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800621a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800621e:	d828      	bhi.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8006220:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006224:	d01a      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8006226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800622a:	d822      	bhi.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800622c:	2b00      	cmp	r3, #0
 800622e:	d003      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8006230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006234:	d007      	beq.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8006236:	e01c      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006238:	4b1a      	ldr	r3, [pc, #104]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800623a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800623c:	4a19      	ldr	r2, [pc, #100]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800623e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006242:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006244:	e01e      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006246:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800624a:	3308      	adds	r3, #8
 800624c:	2100      	movs	r1, #0
 800624e:	4618      	mov	r0, r3
 8006250:	f001 fb80 	bl	8007954 <RCCEx_PLL2_Config>
 8006254:	4603      	mov	r3, r0
 8006256:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800625a:	e013      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800625c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006260:	3328      	adds	r3, #40	@ 0x28
 8006262:	2100      	movs	r1, #0
 8006264:	4618      	mov	r0, r3
 8006266:	f001 fc27 	bl	8007ab8 <RCCEx_PLL3_Config>
 800626a:	4603      	mov	r3, r0
 800626c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8006270:	e008      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006278:	e004      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800627a:	bf00      	nop
 800627c:	e002      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800627e:	bf00      	nop
 8006280:	e000      	b.n	8006284 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8006282:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006284:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10d      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800628c:	4b05      	ldr	r3, [pc, #20]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800628e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006290:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8006294:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800629a:	4a02      	ldr	r2, [pc, #8]	@ (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800629c:	430b      	orrs	r3, r1
 800629e:	6513      	str	r3, [r2, #80]	@ 0x50
 80062a0:	e006      	b.n	80062b0 <HAL_RCCEx_PeriphCLKConfig+0x300>
 80062a2:	bf00      	nop
 80062a4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062a8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80062ac:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80062b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062b8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80062bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80062c0:	2300      	movs	r3, #0
 80062c2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80062c6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80062ca:	460b      	mov	r3, r1
 80062cc:	4313      	orrs	r3, r2
 80062ce:	d03a      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80062d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80062d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062d6:	2b30      	cmp	r3, #48	@ 0x30
 80062d8:	d01f      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80062da:	2b30      	cmp	r3, #48	@ 0x30
 80062dc:	d819      	bhi.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80062de:	2b20      	cmp	r3, #32
 80062e0:	d00c      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x34c>
 80062e2:	2b20      	cmp	r3, #32
 80062e4:	d815      	bhi.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x362>
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d019      	beq.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80062ea:	2b10      	cmp	r3, #16
 80062ec:	d111      	bne.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062ee:	4bae      	ldr	r3, [pc, #696]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80062f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f2:	4aad      	ldr	r2, [pc, #692]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80062f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80062fa:	e011      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80062fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006300:	3308      	adds	r3, #8
 8006302:	2102      	movs	r1, #2
 8006304:	4618      	mov	r0, r3
 8006306:	f001 fb25 	bl	8007954 <RCCEx_PLL2_Config>
 800630a:	4603      	mov	r3, r0
 800630c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8006310:	e006      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006318:	e002      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800631a:	bf00      	nop
 800631c:	e000      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800631e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006320:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10a      	bne.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006328:	4b9f      	ldr	r3, [pc, #636]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800632a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800632c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006330:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006336:	4a9c      	ldr	r2, [pc, #624]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006338:	430b      	orrs	r3, r1
 800633a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800633c:	e003      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800633e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006342:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006346:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800634a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006352:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006356:	2300      	movs	r3, #0
 8006358:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800635c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006360:	460b      	mov	r3, r1
 8006362:	4313      	orrs	r3, r2
 8006364:	d051      	beq.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8006366:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800636a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800636c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006370:	d035      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8006372:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006376:	d82e      	bhi.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006378:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800637c:	d031      	beq.n	80063e2 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800637e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006382:	d828      	bhi.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006388:	d01a      	beq.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800638a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800638e:	d822      	bhi.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8006390:	2b00      	cmp	r3, #0
 8006392:	d003      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8006394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006398:	d007      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800639a:	e01c      	b.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800639c:	4b82      	ldr	r3, [pc, #520]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800639e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063a0:	4a81      	ldr	r2, [pc, #516]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80063a8:	e01c      	b.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80063aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063ae:	3308      	adds	r3, #8
 80063b0:	2100      	movs	r1, #0
 80063b2:	4618      	mov	r0, r3
 80063b4:	f001 face 	bl	8007954 <RCCEx_PLL2_Config>
 80063b8:	4603      	mov	r3, r0
 80063ba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80063be:	e011      	b.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063c4:	3328      	adds	r3, #40	@ 0x28
 80063c6:	2100      	movs	r1, #0
 80063c8:	4618      	mov	r0, r3
 80063ca:	f001 fb75 	bl	8007ab8 <RCCEx_PLL3_Config>
 80063ce:	4603      	mov	r3, r0
 80063d0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80063d4:	e006      	b.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80063dc:	e002      	b.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80063de:	bf00      	nop
 80063e0:	e000      	b.n	80063e4 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 80063e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063e4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d10a      	bne.n	8006402 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80063ec:	4b6e      	ldr	r3, [pc, #440]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80063f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80063f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80063fa:	4a6b      	ldr	r2, [pc, #428]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80063fc:	430b      	orrs	r3, r1
 80063fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8006400:	e003      	b.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006402:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006406:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800640a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800640e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006412:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006416:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800641a:	2300      	movs	r3, #0
 800641c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006420:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006424:	460b      	mov	r3, r1
 8006426:	4313      	orrs	r3, r2
 8006428:	d053      	beq.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800642a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800642e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006430:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006434:	d033      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8006436:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800643a:	d82c      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800643c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006440:	d02f      	beq.n	80064a2 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8006442:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006446:	d826      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006448:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800644c:	d02b      	beq.n	80064a6 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800644e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006452:	d820      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006454:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006458:	d012      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800645a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800645e:	d81a      	bhi.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8006460:	2b00      	cmp	r3, #0
 8006462:	d022      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8006464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006468:	d115      	bne.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800646a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800646e:	3308      	adds	r3, #8
 8006470:	2101      	movs	r1, #1
 8006472:	4618      	mov	r0, r3
 8006474:	f001 fa6e 	bl	8007954 <RCCEx_PLL2_Config>
 8006478:	4603      	mov	r3, r0
 800647a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800647e:	e015      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006480:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006484:	3328      	adds	r3, #40	@ 0x28
 8006486:	2101      	movs	r1, #1
 8006488:	4618      	mov	r0, r3
 800648a:	f001 fb15 	bl	8007ab8 <RCCEx_PLL3_Config>
 800648e:	4603      	mov	r3, r0
 8006490:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8006494:	e00a      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800649c:	e006      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800649e:	bf00      	nop
 80064a0:	e004      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80064a2:	bf00      	nop
 80064a4:	e002      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80064a6:	bf00      	nop
 80064a8:	e000      	b.n	80064ac <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 80064aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80064ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10a      	bne.n	80064ca <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80064b4:	4b3c      	ldr	r3, [pc, #240]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064b8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80064bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064c0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064c2:	4a39      	ldr	r2, [pc, #228]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80064c4:	430b      	orrs	r3, r1
 80064c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80064c8:	e003      	b.n	80064d2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064ca:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80064ce:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80064d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064da:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80064de:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80064e2:	2300      	movs	r3, #0
 80064e4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80064e8:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80064ec:	460b      	mov	r3, r1
 80064ee:	4313      	orrs	r3, r2
 80064f0:	d060      	beq.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80064f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80064f6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80064fa:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 80064fe:	d039      	beq.n	8006574 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8006500:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8006504:	d832      	bhi.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006506:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800650a:	d035      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800650c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006510:	d82c      	bhi.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006516:	d031      	beq.n	800657c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8006518:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800651c:	d826      	bhi.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800651e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006522:	d02d      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8006524:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006528:	d820      	bhi.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800652a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800652e:	d012      	beq.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8006530:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006534:	d81a      	bhi.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8006536:	2b00      	cmp	r3, #0
 8006538:	d024      	beq.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800653a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800653e:	d115      	bne.n	800656c <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006540:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006544:	3308      	adds	r3, #8
 8006546:	2101      	movs	r1, #1
 8006548:	4618      	mov	r0, r3
 800654a:	f001 fa03 	bl	8007954 <RCCEx_PLL2_Config>
 800654e:	4603      	mov	r3, r0
 8006550:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8006554:	e017      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006556:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800655a:	3328      	adds	r3, #40	@ 0x28
 800655c:	2101      	movs	r1, #1
 800655e:	4618      	mov	r0, r3
 8006560:	f001 faaa 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006564:	4603      	mov	r3, r0
 8006566:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800656a:	e00c      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006572:	e008      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006574:	bf00      	nop
 8006576:	e006      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006578:	bf00      	nop
 800657a:	e004      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800657c:	bf00      	nop
 800657e:	e002      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006580:	bf00      	nop
 8006582:	e000      	b.n	8006586 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8006584:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006586:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800658a:	2b00      	cmp	r3, #0
 800658c:	d10e      	bne.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800658e:	4b06      	ldr	r3, [pc, #24]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8006590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006592:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006596:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800659a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800659e:	4a02      	ldr	r2, [pc, #8]	@ (80065a8 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80065a0:	430b      	orrs	r3, r1
 80065a2:	6593      	str	r3, [r2, #88]	@ 0x58
 80065a4:	e006      	b.n	80065b4 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80065a6:	bf00      	nop
 80065a8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ac:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80065b0:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80065b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065bc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80065c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80065c4:	2300      	movs	r3, #0
 80065c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80065ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80065ce:	460b      	mov	r3, r1
 80065d0:	4313      	orrs	r3, r2
 80065d2:	d037      	beq.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80065d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80065d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065de:	d00e      	beq.n	80065fe <HAL_RCCEx_PeriphCLKConfig+0x64e>
 80065e0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065e4:	d816      	bhi.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x664>
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d018      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 80065ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065ee:	d111      	bne.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80065f0:	4bc4      	ldr	r3, [pc, #784]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80065f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f4:	4ac3      	ldr	r2, [pc, #780]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80065f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80065fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80065fc:	e00f      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80065fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006602:	3308      	adds	r3, #8
 8006604:	2101      	movs	r1, #1
 8006606:	4618      	mov	r0, r3
 8006608:	f001 f9a4 	bl	8007954 <RCCEx_PLL2_Config>
 800660c:	4603      	mov	r3, r0
 800660e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006612:	e004      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800661a:	e000      	b.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800661c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800661e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006622:	2b00      	cmp	r3, #0
 8006624:	d10a      	bne.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006626:	4bb7      	ldr	r3, [pc, #732]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006628:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800662a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800662e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006632:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006634:	4ab3      	ldr	r2, [pc, #716]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006636:	430b      	orrs	r3, r1
 8006638:	6513      	str	r3, [r2, #80]	@ 0x50
 800663a:	e003      	b.n	8006644 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006640:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006644:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800664c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006650:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006654:	2300      	movs	r3, #0
 8006656:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800665a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800665e:	460b      	mov	r3, r1
 8006660:	4313      	orrs	r3, r2
 8006662:	d039      	beq.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8006664:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006668:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800666a:	2b03      	cmp	r3, #3
 800666c:	d81c      	bhi.n	80066a8 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800666e:	a201      	add	r2, pc, #4	@ (adr r2, 8006674 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8006670:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006674:	080066b1 	.word	0x080066b1
 8006678:	08006685 	.word	0x08006685
 800667c:	08006693 	.word	0x08006693
 8006680:	080066b1 	.word	0x080066b1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006684:	4b9f      	ldr	r3, [pc, #636]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006688:	4a9e      	ldr	r2, [pc, #632]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800668a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800668e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8006690:	e00f      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006692:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006696:	3308      	adds	r3, #8
 8006698:	2102      	movs	r1, #2
 800669a:	4618      	mov	r0, r3
 800669c:	f001 f95a 	bl	8007954 <RCCEx_PLL2_Config>
 80066a0:	4603      	mov	r3, r0
 80066a2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 80066a6:	e004      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80066a8:	2301      	movs	r3, #1
 80066aa:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80066ae:	e000      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80066b0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066b2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d10a      	bne.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80066ba:	4b92      	ldr	r3, [pc, #584]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80066bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066be:	f023 0103 	bic.w	r1, r3, #3
 80066c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066c8:	4a8e      	ldr	r2, [pc, #568]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80066ca:	430b      	orrs	r3, r1
 80066cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80066ce:	e003      	b.n	80066d8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066d0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80066d4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80066d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80066dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80066e4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066e8:	2300      	movs	r3, #0
 80066ea:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80066f2:	460b      	mov	r3, r1
 80066f4:	4313      	orrs	r3, r2
 80066f6:	f000 8099 	beq.w	800682c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80066fa:	4b83      	ldr	r3, [pc, #524]	@ (8006908 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4a82      	ldr	r2, [pc, #520]	@ (8006908 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8006700:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006704:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006706:	f7fa fdef 	bl	80012e8 <HAL_GetTick>
 800670a:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800670e:	e00b      	b.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006710:	f7fa fdea 	bl	80012e8 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	2b64      	cmp	r3, #100	@ 0x64
 800671e:	d903      	bls.n	8006728 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8006720:	2303      	movs	r3, #3
 8006722:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006726:	e005      	b.n	8006734 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006728:	4b77      	ldr	r3, [pc, #476]	@ (8006908 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006730:	2b00      	cmp	r3, #0
 8006732:	d0ed      	beq.n	8006710 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8006734:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006738:	2b00      	cmp	r3, #0
 800673a:	d173      	bne.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800673c:	4b71      	ldr	r3, [pc, #452]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800673e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006740:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006744:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006748:	4053      	eors	r3, r2
 800674a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800674e:	2b00      	cmp	r3, #0
 8006750:	d015      	beq.n	800677e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006752:	4b6c      	ldr	r3, [pc, #432]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006754:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800675a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800675e:	4b69      	ldr	r3, [pc, #420]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006762:	4a68      	ldr	r2, [pc, #416]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006764:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006768:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800676a:	4b66      	ldr	r3, [pc, #408]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800676c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800676e:	4a65      	ldr	r2, [pc, #404]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006770:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006774:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8006776:	4a63      	ldr	r2, [pc, #396]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800677c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800677e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006782:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800678a:	d118      	bne.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800678c:	f7fa fdac 	bl	80012e8 <HAL_GetTick>
 8006790:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006794:	e00d      	b.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006796:	f7fa fda7 	bl	80012e8 <HAL_GetTick>
 800679a:	4602      	mov	r2, r0
 800679c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80067a0:	1ad2      	subs	r2, r2, r3
 80067a2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80067a6:	429a      	cmp	r2, r3
 80067a8:	d903      	bls.n	80067b2 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 80067b0:	e005      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80067b2:	4b54      	ldr	r3, [pc, #336]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0eb      	beq.n	8006796 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80067be:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d129      	bne.n	800681a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80067c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067ca:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067d6:	d10e      	bne.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 80067d8:	4b4a      	ldr	r3, [pc, #296]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80067e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80067e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80067e8:	091a      	lsrs	r2, r3, #4
 80067ea:	4b48      	ldr	r3, [pc, #288]	@ (800690c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 80067ec:	4013      	ands	r3, r2
 80067ee:	4a45      	ldr	r2, [pc, #276]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067f0:	430b      	orrs	r3, r1
 80067f2:	6113      	str	r3, [r2, #16]
 80067f4:	e005      	b.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0x852>
 80067f6:	4b43      	ldr	r3, [pc, #268]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	4a42      	ldr	r2, [pc, #264]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80067fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006800:	6113      	str	r3, [r2, #16]
 8006802:	4b40      	ldr	r3, [pc, #256]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006804:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006806:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800680a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800680e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006812:	4a3c      	ldr	r2, [pc, #240]	@ (8006904 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8006814:	430b      	orrs	r3, r1
 8006816:	6713      	str	r3, [r2, #112]	@ 0x70
 8006818:	e008      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800681a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800681e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 8006822:	e003      	b.n	800682c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006824:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006828:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800682c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006834:	f002 0301 	and.w	r3, r2, #1
 8006838:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800683c:	2300      	movs	r3, #0
 800683e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006842:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006846:	460b      	mov	r3, r1
 8006848:	4313      	orrs	r3, r2
 800684a:	f000 8090 	beq.w	800696e <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800684e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006852:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006856:	2b28      	cmp	r3, #40	@ 0x28
 8006858:	d870      	bhi.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800685a:	a201      	add	r2, pc, #4	@ (adr r2, 8006860 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800685c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006860:	08006945 	.word	0x08006945
 8006864:	0800693d 	.word	0x0800693d
 8006868:	0800693d 	.word	0x0800693d
 800686c:	0800693d 	.word	0x0800693d
 8006870:	0800693d 	.word	0x0800693d
 8006874:	0800693d 	.word	0x0800693d
 8006878:	0800693d 	.word	0x0800693d
 800687c:	0800693d 	.word	0x0800693d
 8006880:	08006911 	.word	0x08006911
 8006884:	0800693d 	.word	0x0800693d
 8006888:	0800693d 	.word	0x0800693d
 800688c:	0800693d 	.word	0x0800693d
 8006890:	0800693d 	.word	0x0800693d
 8006894:	0800693d 	.word	0x0800693d
 8006898:	0800693d 	.word	0x0800693d
 800689c:	0800693d 	.word	0x0800693d
 80068a0:	08006927 	.word	0x08006927
 80068a4:	0800693d 	.word	0x0800693d
 80068a8:	0800693d 	.word	0x0800693d
 80068ac:	0800693d 	.word	0x0800693d
 80068b0:	0800693d 	.word	0x0800693d
 80068b4:	0800693d 	.word	0x0800693d
 80068b8:	0800693d 	.word	0x0800693d
 80068bc:	0800693d 	.word	0x0800693d
 80068c0:	08006945 	.word	0x08006945
 80068c4:	0800693d 	.word	0x0800693d
 80068c8:	0800693d 	.word	0x0800693d
 80068cc:	0800693d 	.word	0x0800693d
 80068d0:	0800693d 	.word	0x0800693d
 80068d4:	0800693d 	.word	0x0800693d
 80068d8:	0800693d 	.word	0x0800693d
 80068dc:	0800693d 	.word	0x0800693d
 80068e0:	08006945 	.word	0x08006945
 80068e4:	0800693d 	.word	0x0800693d
 80068e8:	0800693d 	.word	0x0800693d
 80068ec:	0800693d 	.word	0x0800693d
 80068f0:	0800693d 	.word	0x0800693d
 80068f4:	0800693d 	.word	0x0800693d
 80068f8:	0800693d 	.word	0x0800693d
 80068fc:	0800693d 	.word	0x0800693d
 8006900:	08006945 	.word	0x08006945
 8006904:	58024400 	.word	0x58024400
 8006908:	58024800 	.word	0x58024800
 800690c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006910:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006914:	3308      	adds	r3, #8
 8006916:	2101      	movs	r1, #1
 8006918:	4618      	mov	r0, r3
 800691a:	f001 f81b 	bl	8007954 <RCCEx_PLL2_Config>
 800691e:	4603      	mov	r3, r0
 8006920:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006924:	e00f      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006926:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800692a:	3328      	adds	r3, #40	@ 0x28
 800692c:	2101      	movs	r1, #1
 800692e:	4618      	mov	r0, r3
 8006930:	f001 f8c2 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006934:	4603      	mov	r3, r0
 8006936:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800693a:	e004      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800693c:	2301      	movs	r3, #1
 800693e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006942:	e000      	b.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8006944:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006946:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800694a:	2b00      	cmp	r3, #0
 800694c:	d10b      	bne.n	8006966 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800694e:	4bc0      	ldr	r3, [pc, #768]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006950:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006952:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006956:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800695a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800695e:	4abc      	ldr	r2, [pc, #752]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006960:	430b      	orrs	r3, r1
 8006962:	6553      	str	r3, [r2, #84]	@ 0x54
 8006964:	e003      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006966:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800696a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800696e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006976:	f002 0302 	and.w	r3, r2, #2
 800697a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800697e:	2300      	movs	r3, #0
 8006980:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006984:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006988:	460b      	mov	r3, r1
 800698a:	4313      	orrs	r3, r2
 800698c:	d043      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800698e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006992:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006996:	2b05      	cmp	r3, #5
 8006998:	d824      	bhi.n	80069e4 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800699a:	a201      	add	r2, pc, #4	@ (adr r2, 80069a0 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800699c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069a0:	080069ed 	.word	0x080069ed
 80069a4:	080069b9 	.word	0x080069b9
 80069a8:	080069cf 	.word	0x080069cf
 80069ac:	080069ed 	.word	0x080069ed
 80069b0:	080069ed 	.word	0x080069ed
 80069b4:	080069ed 	.word	0x080069ed
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80069b8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069bc:	3308      	adds	r3, #8
 80069be:	2101      	movs	r1, #1
 80069c0:	4618      	mov	r0, r3
 80069c2:	f000 ffc7 	bl	8007954 <RCCEx_PLL2_Config>
 80069c6:	4603      	mov	r3, r0
 80069c8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80069cc:	e00f      	b.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80069ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80069d2:	3328      	adds	r3, #40	@ 0x28
 80069d4:	2101      	movs	r1, #1
 80069d6:	4618      	mov	r0, r3
 80069d8:	f001 f86e 	bl	8007ab8 <RCCEx_PLL3_Config>
 80069dc:	4603      	mov	r3, r0
 80069de:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80069e2:	e004      	b.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80069e4:	2301      	movs	r3, #1
 80069e6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80069ea:	e000      	b.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 80069ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80069ee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d10b      	bne.n	8006a0e <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80069f6:	4b96      	ldr	r3, [pc, #600]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80069f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069fa:	f023 0107 	bic.w	r1, r3, #7
 80069fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006a06:	4a92      	ldr	r2, [pc, #584]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006a08:	430b      	orrs	r3, r1
 8006a0a:	6553      	str	r3, [r2, #84]	@ 0x54
 8006a0c:	e003      	b.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a0e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a12:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006a16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	f002 0304 	and.w	r3, r2, #4
 8006a22:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006a26:	2300      	movs	r3, #0
 8006a28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a2c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006a30:	460b      	mov	r3, r1
 8006a32:	4313      	orrs	r3, r2
 8006a34:	d043      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006a36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a3e:	2b05      	cmp	r3, #5
 8006a40:	d824      	bhi.n	8006a8c <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8006a42:	a201      	add	r2, pc, #4	@ (adr r2, 8006a48 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8006a44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a48:	08006a95 	.word	0x08006a95
 8006a4c:	08006a61 	.word	0x08006a61
 8006a50:	08006a77 	.word	0x08006a77
 8006a54:	08006a95 	.word	0x08006a95
 8006a58:	08006a95 	.word	0x08006a95
 8006a5c:	08006a95 	.word	0x08006a95
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a60:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a64:	3308      	adds	r3, #8
 8006a66:	2101      	movs	r1, #1
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 ff73 	bl	8007954 <RCCEx_PLL2_Config>
 8006a6e:	4603      	mov	r3, r0
 8006a70:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006a74:	e00f      	b.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006a7a:	3328      	adds	r3, #40	@ 0x28
 8006a7c:	2101      	movs	r1, #1
 8006a7e:	4618      	mov	r0, r3
 8006a80:	f001 f81a 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006a84:	4603      	mov	r3, r0
 8006a86:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006a8a:	e004      	b.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006a92:	e000      	b.n	8006a96 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 8006a94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a96:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d10b      	bne.n	8006ab6 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006a9e:	4b6c      	ldr	r3, [pc, #432]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006aa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006aa2:	f023 0107 	bic.w	r1, r3, #7
 8006aa6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006aaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006aae:	4a68      	ldr	r2, [pc, #416]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006ab0:	430b      	orrs	r3, r1
 8006ab2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ab4:	e003      	b.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ab6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006aba:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006abe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac6:	f002 0320 	and.w	r3, r2, #32
 8006aca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006ad4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4313      	orrs	r3, r2
 8006adc:	d055      	beq.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006ade:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ae2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006ae6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006aea:	d033      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8006aec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006af0:	d82c      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006af2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006af6:	d02f      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8006af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006afc:	d826      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006afe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006b02:	d02b      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8006b04:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006b08:	d820      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006b0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b0e:	d012      	beq.n	8006b36 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8006b10:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b14:	d81a      	bhi.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d022      	beq.n	8006b60 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8006b1a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b1e:	d115      	bne.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006b20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b24:	3308      	adds	r3, #8
 8006b26:	2100      	movs	r1, #0
 8006b28:	4618      	mov	r0, r3
 8006b2a:	f000 ff13 	bl	8007954 <RCCEx_PLL2_Config>
 8006b2e:	4603      	mov	r3, r0
 8006b30:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006b34:	e015      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006b36:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b3a:	3328      	adds	r3, #40	@ 0x28
 8006b3c:	2102      	movs	r1, #2
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f000 ffba 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006b44:	4603      	mov	r3, r0
 8006b46:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006b4a:	e00a      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006b52:	e006      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b54:	bf00      	nop
 8006b56:	e004      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b58:	bf00      	nop
 8006b5a:	e002      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b5c:	bf00      	nop
 8006b5e:	e000      	b.n	8006b62 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 8006b60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b62:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d10b      	bne.n	8006b82 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006b6a:	4b39      	ldr	r3, [pc, #228]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b6e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006b72:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006b7a:	4a35      	ldr	r2, [pc, #212]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006b7c:	430b      	orrs	r3, r1
 8006b7e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b80:	e003      	b.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b82:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006b86:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006b8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b92:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006b96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006ba0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	d058      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006baa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006bb2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006bb6:	d033      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006bb8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006bbc:	d82c      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bc2:	d02f      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8006bc4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bc8:	d826      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bca:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bce:	d02b      	beq.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8006bd0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006bd4:	d820      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006bd6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bda:	d012      	beq.n	8006c02 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8006bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006be0:	d81a      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d022      	beq.n	8006c2c <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8006be6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006bea:	d115      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006bec:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006bf0:	3308      	adds	r3, #8
 8006bf2:	2100      	movs	r1, #0
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f000 fead 	bl	8007954 <RCCEx_PLL2_Config>
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006c00:	e015      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c02:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c06:	3328      	adds	r3, #40	@ 0x28
 8006c08:	2102      	movs	r1, #2
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 ff54 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006c10:	4603      	mov	r3, r0
 8006c12:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006c16:	e00a      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006c1e:	e006      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c20:	bf00      	nop
 8006c22:	e004      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c24:	bf00      	nop
 8006c26:	e002      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c28:	bf00      	nop
 8006c2a:	e000      	b.n	8006c2e <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8006c2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c2e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d10e      	bne.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006c36:	4b06      	ldr	r3, [pc, #24]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c3a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006c3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006c46:	4a02      	ldr	r2, [pc, #8]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8006c48:	430b      	orrs	r3, r1
 8006c4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8006c4c:	e006      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0xcac>
 8006c4e:	bf00      	nop
 8006c50:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c54:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006c58:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006c5c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c64:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006c72:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006c76:	460b      	mov	r3, r1
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	d055      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006c7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006c80:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006c84:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006c88:	d033      	beq.n	8006cf2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8006c8a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006c8e:	d82c      	bhi.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006c90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c94:	d02f      	beq.n	8006cf6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8006c96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c9a:	d826      	bhi.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006c9c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006ca0:	d02b      	beq.n	8006cfa <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8006ca2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006ca6:	d820      	bhi.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006ca8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cac:	d012      	beq.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 8006cae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cb2:	d81a      	bhi.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d022      	beq.n	8006cfe <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8006cb8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cbc:	d115      	bne.n	8006cea <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cc2:	3308      	adds	r3, #8
 8006cc4:	2100      	movs	r1, #0
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f000 fe44 	bl	8007954 <RCCEx_PLL2_Config>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006cd2:	e015      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006cd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006cd8:	3328      	adds	r3, #40	@ 0x28
 8006cda:	2102      	movs	r1, #2
 8006cdc:	4618      	mov	r0, r3
 8006cde:	f000 feeb 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006ce8:	e00a      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006cf0:	e006      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006cf2:	bf00      	nop
 8006cf4:	e004      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006cf6:	bf00      	nop
 8006cf8:	e002      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006cfa:	bf00      	nop
 8006cfc:	e000      	b.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8006cfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d00:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10b      	bne.n	8006d20 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006d08:	4ba1      	ldr	r3, [pc, #644]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d0c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006d10:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d14:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d18:	4a9d      	ldr	r2, [pc, #628]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d1a:	430b      	orrs	r3, r1
 8006d1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d1e:	e003      	b.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d20:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006d24:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006d28:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d30:	f002 0308 	and.w	r3, r2, #8
 8006d34:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006d38:	2300      	movs	r3, #0
 8006d3a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006d3e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006d42:	460b      	mov	r3, r1
 8006d44:	4313      	orrs	r3, r2
 8006d46:	d01e      	beq.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006d48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d54:	d10c      	bne.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006d56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d5a:	3328      	adds	r3, #40	@ 0x28
 8006d5c:	2102      	movs	r1, #2
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f000 feaa 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d002      	beq.n	8006d70 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006d70:	4b87      	ldr	r3, [pc, #540]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d74:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006d78:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006d80:	4a83      	ldr	r2, [pc, #524]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006d82:	430b      	orrs	r3, r1
 8006d84:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006d86:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d8e:	f002 0310 	and.w	r3, r2, #16
 8006d92:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006d96:	2300      	movs	r3, #0
 8006d98:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006d9c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006da0:	460b      	mov	r3, r1
 8006da2:	4313      	orrs	r3, r2
 8006da4:	d01e      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006da6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006daa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006dae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006db2:	d10c      	bne.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006db4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006db8:	3328      	adds	r3, #40	@ 0x28
 8006dba:	2102      	movs	r1, #2
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f000 fe7b 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d002      	beq.n	8006dce <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8006dc8:	2301      	movs	r3, #1
 8006dca:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006dce:	4b70      	ldr	r3, [pc, #448]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006dd2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006dd6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006dda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006dde:	4a6c      	ldr	r2, [pc, #432]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006de0:	430b      	orrs	r3, r1
 8006de2:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006de4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006df0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006df4:	2300      	movs	r3, #0
 8006df6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006dfa:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006dfe:	460b      	mov	r3, r1
 8006e00:	4313      	orrs	r3, r2
 8006e02:	d03e      	beq.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006e04:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e08:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e0c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e10:	d022      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 8006e12:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e16:	d81b      	bhi.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d003      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8006e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e20:	d00b      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 8006e22:	e015      	b.n	8006e50 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e28:	3308      	adds	r3, #8
 8006e2a:	2100      	movs	r1, #0
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f000 fd91 	bl	8007954 <RCCEx_PLL2_Config>
 8006e32:	4603      	mov	r3, r0
 8006e34:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006e38:	e00f      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e3e:	3328      	adds	r3, #40	@ 0x28
 8006e40:	2102      	movs	r1, #2
 8006e42:	4618      	mov	r0, r3
 8006e44:	f000 fe38 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006e4e:	e004      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006e56:	e000      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 8006e58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e5a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10b      	bne.n	8006e7a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e62:	4b4b      	ldr	r3, [pc, #300]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e66:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006e6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e6e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006e72:	4a47      	ldr	r2, [pc, #284]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006e74:	430b      	orrs	r3, r1
 8006e76:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e78:	e003      	b.n	8006e82 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e7a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006e7e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006e82:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006e86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006e8e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e90:	2300      	movs	r3, #0
 8006e92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006e94:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006e98:	460b      	mov	r3, r1
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	d03b      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006e9e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ea6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006eaa:	d01f      	beq.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 8006eac:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006eb0:	d818      	bhi.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8006eb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006eb6:	d003      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8006eb8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ebc:	d007      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 8006ebe:	e011      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ec0:	4b33      	ldr	r3, [pc, #204]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec4:	4a32      	ldr	r2, [pc, #200]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ec6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006eca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006ecc:	e00f      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006ece:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ed2:	3328      	adds	r3, #40	@ 0x28
 8006ed4:	2101      	movs	r1, #1
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fdee 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006edc:	4603      	mov	r3, r0
 8006ede:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 8006ee2:	e004      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006eea:	e000      	b.n	8006eee <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8006eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006eee:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d10b      	bne.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ef6:	4b26      	ldr	r3, [pc, #152]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006efa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006efe:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f06:	4a22      	ldr	r2, [pc, #136]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	6553      	str	r3, [r2, #84]	@ 0x54
 8006f0c:	e003      	b.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f0e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f12:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8006f16:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006f22:	673b      	str	r3, [r7, #112]	@ 0x70
 8006f24:	2300      	movs	r3, #0
 8006f26:	677b      	str	r3, [r7, #116]	@ 0x74
 8006f28:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	d034      	beq.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006f32:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8006f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f40:	d007      	beq.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 8006f42:	e011      	b.n	8006f68 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f44:	4b12      	ldr	r3, [pc, #72]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f48:	4a11      	ldr	r2, [pc, #68]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006f50:	e00e      	b.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006f52:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f56:	3308      	adds	r3, #8
 8006f58:	2102      	movs	r1, #2
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 fcfa 	bl	8007954 <RCCEx_PLL2_Config>
 8006f60:	4603      	mov	r3, r0
 8006f62:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006f66:	e003      	b.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8006f6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f70:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10d      	bne.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8006f78:	4b05      	ldr	r3, [pc, #20]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f7c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006f80:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006f84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f86:	4a02      	ldr	r2, [pc, #8]	@ (8006f90 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8006f88:	430b      	orrs	r3, r1
 8006f8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8006f8c:	e006      	b.n	8006f9c <HAL_RCCEx_PeriphCLKConfig+0xfec>
 8006f8e:	bf00      	nop
 8006f90:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f94:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8006f98:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006f9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006fa8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006faa:	2300      	movs	r3, #0
 8006fac:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006fae:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006fb2:	460b      	mov	r3, r1
 8006fb4:	4313      	orrs	r3, r2
 8006fb6:	d00c      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006fb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fbc:	3328      	adds	r3, #40	@ 0x28
 8006fbe:	2102      	movs	r1, #2
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f000 fd79 	bl	8007ab8 <RCCEx_PLL3_Config>
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d002      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006fd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fda:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006fde:	663b      	str	r3, [r7, #96]	@ 0x60
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	667b      	str	r3, [r7, #100]	@ 0x64
 8006fe4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006fe8:	460b      	mov	r3, r1
 8006fea:	4313      	orrs	r3, r2
 8006fec:	d038      	beq.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006fee:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ffa:	d018      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8006ffc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007000:	d811      	bhi.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 8007002:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007006:	d014      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8007008:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800700c:	d80b      	bhi.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800700e:	2b00      	cmp	r3, #0
 8007010:	d011      	beq.n	8007036 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 8007012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007016:	d106      	bne.n	8007026 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007018:	4bc3      	ldr	r3, [pc, #780]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800701a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800701c:	4ac2      	ldr	r2, [pc, #776]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800701e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007022:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007024:	e008      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007026:	2301      	movs	r3, #1
 8007028:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800702c:	e004      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800702e:	bf00      	nop
 8007030:	e002      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007032:	bf00      	nop
 8007034:	e000      	b.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8007036:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007038:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800703c:	2b00      	cmp	r3, #0
 800703e:	d10b      	bne.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007040:	4bb9      	ldr	r3, [pc, #740]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007044:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007048:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800704c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007050:	4ab5      	ldr	r2, [pc, #724]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007052:	430b      	orrs	r3, r1
 8007054:	6553      	str	r3, [r2, #84]	@ 0x54
 8007056:	e003      	b.n	8007060 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007058:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800705c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007060:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007068:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800706c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800706e:	2300      	movs	r3, #0
 8007070:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007072:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007076:	460b      	mov	r3, r1
 8007078:	4313      	orrs	r3, r2
 800707a:	d009      	beq.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800707c:	4baa      	ldr	r3, [pc, #680]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800707e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007080:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007084:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007088:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800708a:	4aa7      	ldr	r2, [pc, #668]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800708c:	430b      	orrs	r3, r1
 800708e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007090:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007098:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800709c:	653b      	str	r3, [r7, #80]	@ 0x50
 800709e:	2300      	movs	r3, #0
 80070a0:	657b      	str	r3, [r7, #84]	@ 0x54
 80070a2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80070a6:	460b      	mov	r3, r1
 80070a8:	4313      	orrs	r3, r2
 80070aa:	d009      	beq.n	80070c0 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80070ac:	4b9e      	ldr	r3, [pc, #632]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070b0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80070b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070ba:	4a9b      	ldr	r2, [pc, #620]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070bc:	430b      	orrs	r3, r1
 80070be:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80070c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070c8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80070cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80070ce:	2300      	movs	r3, #0
 80070d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80070d2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80070d6:	460b      	mov	r3, r1
 80070d8:	4313      	orrs	r3, r2
 80070da:	d009      	beq.n	80070f0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80070dc:	4b92      	ldr	r3, [pc, #584]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070e0:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 80070e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80070ea:	4a8f      	ldr	r2, [pc, #572]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80070ec:	430b      	orrs	r3, r1
 80070ee:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80070f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80070f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070f8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80070fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80070fe:	2300      	movs	r3, #0
 8007100:	647b      	str	r3, [r7, #68]	@ 0x44
 8007102:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007106:	460b      	mov	r3, r1
 8007108:	4313      	orrs	r3, r2
 800710a:	d00e      	beq.n	800712a <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800710c:	4b86      	ldr	r3, [pc, #536]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800710e:	691b      	ldr	r3, [r3, #16]
 8007110:	4a85      	ldr	r2, [pc, #532]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007112:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007116:	6113      	str	r3, [r2, #16]
 8007118:	4b83      	ldr	r3, [pc, #524]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800711a:	6919      	ldr	r1, [r3, #16]
 800711c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007120:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007124:	4a80      	ldr	r2, [pc, #512]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007126:	430b      	orrs	r3, r1
 8007128:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800712a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800712e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007132:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007136:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007138:	2300      	movs	r3, #0
 800713a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800713c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007140:	460b      	mov	r3, r1
 8007142:	4313      	orrs	r3, r2
 8007144:	d009      	beq.n	800715a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007146:	4b78      	ldr	r3, [pc, #480]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007148:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800714a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800714e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007152:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007154:	4a74      	ldr	r2, [pc, #464]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007156:	430b      	orrs	r3, r1
 8007158:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800715a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800715e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007162:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007166:	633b      	str	r3, [r7, #48]	@ 0x30
 8007168:	2300      	movs	r3, #0
 800716a:	637b      	str	r3, [r7, #52]	@ 0x34
 800716c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007170:	460b      	mov	r3, r1
 8007172:	4313      	orrs	r3, r2
 8007174:	d00a      	beq.n	800718c <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007176:	4b6c      	ldr	r3, [pc, #432]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800717a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800717e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007182:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007186:	4a68      	ldr	r2, [pc, #416]	@ (8007328 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8007188:	430b      	orrs	r3, r1
 800718a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800718c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007194:	2100      	movs	r1, #0
 8007196:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007198:	f003 0301 	and.w	r3, r3, #1
 800719c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800719e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80071a2:	460b      	mov	r3, r1
 80071a4:	4313      	orrs	r3, r2
 80071a6:	d011      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80071a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071ac:	3308      	adds	r3, #8
 80071ae:	2100      	movs	r1, #0
 80071b0:	4618      	mov	r0, r3
 80071b2:	f000 fbcf 	bl	8007954 <RCCEx_PLL2_Config>
 80071b6:	4603      	mov	r3, r0
 80071b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80071bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d003      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071c4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80071c8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80071cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d4:	2100      	movs	r1, #0
 80071d6:	6239      	str	r1, [r7, #32]
 80071d8:	f003 0302 	and.w	r3, r3, #2
 80071dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80071de:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80071e2:	460b      	mov	r3, r1
 80071e4:	4313      	orrs	r3, r2
 80071e6:	d011      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80071e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80071ec:	3308      	adds	r3, #8
 80071ee:	2101      	movs	r1, #1
 80071f0:	4618      	mov	r0, r3
 80071f2:	f000 fbaf 	bl	8007954 <RCCEx_PLL2_Config>
 80071f6:	4603      	mov	r3, r0
 80071f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80071fc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007200:	2b00      	cmp	r3, #0
 8007202:	d003      	beq.n	800720c <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007204:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007208:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800720c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007214:	2100      	movs	r1, #0
 8007216:	61b9      	str	r1, [r7, #24]
 8007218:	f003 0304 	and.w	r3, r3, #4
 800721c:	61fb      	str	r3, [r7, #28]
 800721e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007222:	460b      	mov	r3, r1
 8007224:	4313      	orrs	r3, r2
 8007226:	d011      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007228:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800722c:	3308      	adds	r3, #8
 800722e:	2102      	movs	r1, #2
 8007230:	4618      	mov	r0, r3
 8007232:	f000 fb8f 	bl	8007954 <RCCEx_PLL2_Config>
 8007236:	4603      	mov	r3, r0
 8007238:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 800723c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007244:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007248:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800724c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007254:	2100      	movs	r1, #0
 8007256:	6139      	str	r1, [r7, #16]
 8007258:	f003 0308 	and.w	r3, r3, #8
 800725c:	617b      	str	r3, [r7, #20]
 800725e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007262:	460b      	mov	r3, r1
 8007264:	4313      	orrs	r3, r2
 8007266:	d011      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007268:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800726c:	3328      	adds	r3, #40	@ 0x28
 800726e:	2100      	movs	r1, #0
 8007270:	4618      	mov	r0, r3
 8007272:	f000 fc21 	bl	8007ab8 <RCCEx_PLL3_Config>
 8007276:	4603      	mov	r3, r0
 8007278:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 800727c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007280:	2b00      	cmp	r3, #0
 8007282:	d003      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007284:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007288:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800728c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8007290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007294:	2100      	movs	r1, #0
 8007296:	60b9      	str	r1, [r7, #8]
 8007298:	f003 0310 	and.w	r3, r3, #16
 800729c:	60fb      	str	r3, [r7, #12]
 800729e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80072a2:	460b      	mov	r3, r1
 80072a4:	4313      	orrs	r3, r2
 80072a6:	d011      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80072a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072ac:	3328      	adds	r3, #40	@ 0x28
 80072ae:	2101      	movs	r1, #1
 80072b0:	4618      	mov	r0, r3
 80072b2:	f000 fc01 	bl	8007ab8 <RCCEx_PLL3_Config>
 80072b6:	4603      	mov	r3, r0
 80072b8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80072bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d003      	beq.n	80072cc <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072c4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80072c8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80072cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d4:	2100      	movs	r1, #0
 80072d6:	6039      	str	r1, [r7, #0]
 80072d8:	f003 0320 	and.w	r3, r3, #32
 80072dc:	607b      	str	r3, [r7, #4]
 80072de:	e9d7 1200 	ldrd	r1, r2, [r7]
 80072e2:	460b      	mov	r3, r1
 80072e4:	4313      	orrs	r3, r2
 80072e6:	d011      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80072e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80072ec:	3328      	adds	r3, #40	@ 0x28
 80072ee:	2102      	movs	r1, #2
 80072f0:	4618      	mov	r0, r3
 80072f2:	f000 fbe1 	bl	8007ab8 <RCCEx_PLL3_Config>
 80072f6:	4603      	mov	r3, r0
 80072f8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 80072fc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007300:	2b00      	cmp	r3, #0
 8007302:	d003      	beq.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007304:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8007308:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 800730c:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8007310:	2b00      	cmp	r3, #0
 8007312:	d101      	bne.n	8007318 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8007314:	2300      	movs	r3, #0
 8007316:	e000      	b.n	800731a <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
}
 800731a:	4618      	mov	r0, r3
 800731c:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8007320:	46bd      	mov	sp, r7
 8007322:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007326:	bf00      	nop
 8007328:	58024400 	.word	0x58024400

0800732c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8007330:	f7fe fde2 	bl	8005ef8 <HAL_RCC_GetHCLKFreq>
 8007334:	4602      	mov	r2, r0
 8007336:	4b06      	ldr	r3, [pc, #24]	@ (8007350 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007338:	6a1b      	ldr	r3, [r3, #32]
 800733a:	091b      	lsrs	r3, r3, #4
 800733c:	f003 0307 	and.w	r3, r3, #7
 8007340:	4904      	ldr	r1, [pc, #16]	@ (8007354 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007342:	5ccb      	ldrb	r3, [r1, r3]
 8007344:	f003 031f 	and.w	r3, r3, #31
 8007348:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800734c:	4618      	mov	r0, r3
 800734e:	bd80      	pop	{r7, pc}
 8007350:	58024400 	.word	0x58024400
 8007354:	0800bb08 	.word	0x0800bb08

08007358 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007358:	b480      	push	{r7}
 800735a:	b089      	sub	sp, #36	@ 0x24
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007360:	4ba1      	ldr	r3, [pc, #644]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007364:	f003 0303 	and.w	r3, r3, #3
 8007368:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800736a:	4b9f      	ldr	r3, [pc, #636]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800736c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800736e:	0b1b      	lsrs	r3, r3, #12
 8007370:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007374:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8007376:	4b9c      	ldr	r3, [pc, #624]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007378:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800737a:	091b      	lsrs	r3, r3, #4
 800737c:	f003 0301 	and.w	r3, r3, #1
 8007380:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8007382:	4b99      	ldr	r3, [pc, #612]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007386:	08db      	lsrs	r3, r3, #3
 8007388:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	fb02 f303 	mul.w	r3, r2, r3
 8007392:	ee07 3a90 	vmov	s15, r3
 8007396:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800739a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	f000 8111 	beq.w	80075c8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	2b02      	cmp	r3, #2
 80073aa:	f000 8083 	beq.w	80074b4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	f200 80a1 	bhi.w	80074f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80073b6:	69bb      	ldr	r3, [r7, #24]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d003      	beq.n	80073c4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d056      	beq.n	8007470 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80073c2:	e099      	b.n	80074f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80073c4:	4b88      	ldr	r3, [pc, #544]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0320 	and.w	r3, r3, #32
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d02d      	beq.n	800742c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80073d0:	4b85      	ldr	r3, [pc, #532]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	08db      	lsrs	r3, r3, #3
 80073d6:	f003 0303 	and.w	r3, r3, #3
 80073da:	4a84      	ldr	r2, [pc, #528]	@ (80075ec <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80073dc:	fa22 f303 	lsr.w	r3, r2, r3
 80073e0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	ee07 3a90 	vmov	s15, r3
 80073e8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	ee07 3a90 	vmov	s15, r3
 80073f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80073fa:	4b7b      	ldr	r3, [pc, #492]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007402:	ee07 3a90 	vmov	s15, r3
 8007406:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800740a:	ed97 6a03 	vldr	s12, [r7, #12]
 800740e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80075f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007412:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007416:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800741a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800741e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007422:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007426:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800742a:	e087      	b.n	800753c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	ee07 3a90 	vmov	s15, r3
 8007432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007436:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80075f4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800743a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800743e:	4b6a      	ldr	r3, [pc, #424]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007446:	ee07 3a90 	vmov	s15, r3
 800744a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800744e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007452:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80075f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007456:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800745a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800745e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007462:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007466:	ee67 7a27 	vmul.f32	s15, s14, s15
 800746a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800746e:	e065      	b.n	800753c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	ee07 3a90 	vmov	s15, r3
 8007476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800747a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80075f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800747e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007482:	4b59      	ldr	r3, [pc, #356]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007486:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800748a:	ee07 3a90 	vmov	s15, r3
 800748e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007492:	ed97 6a03 	vldr	s12, [r7, #12]
 8007496:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80075f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800749a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800749e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074b2:	e043      	b.n	800753c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	ee07 3a90 	vmov	s15, r3
 80074ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074be:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80075fc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80074c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074c6:	4b48      	ldr	r3, [pc, #288]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074ce:	ee07 3a90 	vmov	s15, r3
 80074d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074da:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80075f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80074de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80074f6:	e021      	b.n	800753c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	ee07 3a90 	vmov	s15, r3
 80074fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007502:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80075f8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007506:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800750a:	4b37      	ldr	r3, [pc, #220]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800750c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800750e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007512:	ee07 3a90 	vmov	s15, r3
 8007516:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800751a:	ed97 6a03 	vldr	s12, [r7, #12]
 800751e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80075f0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007522:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007526:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800752a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800752e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007532:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007536:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800753a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800753c:	4b2a      	ldr	r3, [pc, #168]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800753e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007540:	0a5b      	lsrs	r3, r3, #9
 8007542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007546:	ee07 3a90 	vmov	s15, r3
 800754a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800754e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007552:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007556:	edd7 6a07 	vldr	s13, [r7, #28]
 800755a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800755e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007562:	ee17 2a90 	vmov	r2, s15
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800756a:	4b1f      	ldr	r3, [pc, #124]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800756c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800756e:	0c1b      	lsrs	r3, r3, #16
 8007570:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007574:	ee07 3a90 	vmov	s15, r3
 8007578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800757c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007580:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007584:	edd7 6a07 	vldr	s13, [r7, #28]
 8007588:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800758c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007590:	ee17 2a90 	vmov	r2, s15
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8007598:	4b13      	ldr	r3, [pc, #76]	@ (80075e8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800759a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800759c:	0e1b      	lsrs	r3, r3, #24
 800759e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80075a2:	ee07 3a90 	vmov	s15, r3
 80075a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80075ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 80075b2:	edd7 6a07 	vldr	s13, [r7, #28]
 80075b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80075ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80075be:	ee17 2a90 	vmov	r2, s15
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80075c6:	e008      	b.n	80075da <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2200      	movs	r2, #0
 80075cc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2200      	movs	r2, #0
 80075d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	609a      	str	r2, [r3, #8]
}
 80075da:	bf00      	nop
 80075dc:	3724      	adds	r7, #36	@ 0x24
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr
 80075e6:	bf00      	nop
 80075e8:	58024400 	.word	0x58024400
 80075ec:	03d09000 	.word	0x03d09000
 80075f0:	46000000 	.word	0x46000000
 80075f4:	4c742400 	.word	0x4c742400
 80075f8:	4a742400 	.word	0x4a742400
 80075fc:	4af42400 	.word	0x4af42400

08007600 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007600:	b480      	push	{r7}
 8007602:	b089      	sub	sp, #36	@ 0x24
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007608:	4ba1      	ldr	r3, [pc, #644]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800760a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800760c:	f003 0303 	and.w	r3, r3, #3
 8007610:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007612:	4b9f      	ldr	r3, [pc, #636]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007616:	0d1b      	lsrs	r3, r3, #20
 8007618:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800761c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800761e:	4b9c      	ldr	r3, [pc, #624]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007620:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007622:	0a1b      	lsrs	r3, r3, #8
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800762a:	4b99      	ldr	r3, [pc, #612]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800762c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800762e:	08db      	lsrs	r3, r3, #3
 8007630:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007634:	693a      	ldr	r2, [r7, #16]
 8007636:	fb02 f303 	mul.w	r3, r2, r3
 800763a:	ee07 3a90 	vmov	s15, r3
 800763e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007642:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007646:	697b      	ldr	r3, [r7, #20]
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 8111 	beq.w	8007870 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800764e:	69bb      	ldr	r3, [r7, #24]
 8007650:	2b02      	cmp	r3, #2
 8007652:	f000 8083 	beq.w	800775c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	2b02      	cmp	r3, #2
 800765a:	f200 80a1 	bhi.w	80077a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d003      	beq.n	800766c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	2b01      	cmp	r3, #1
 8007668:	d056      	beq.n	8007718 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800766a:	e099      	b.n	80077a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800766c:	4b88      	ldr	r3, [pc, #544]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f003 0320 	and.w	r3, r3, #32
 8007674:	2b00      	cmp	r3, #0
 8007676:	d02d      	beq.n	80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007678:	4b85      	ldr	r3, [pc, #532]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	08db      	lsrs	r3, r3, #3
 800767e:	f003 0303 	and.w	r3, r3, #3
 8007682:	4a84      	ldr	r2, [pc, #528]	@ (8007894 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8007684:	fa22 f303 	lsr.w	r3, r2, r3
 8007688:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800768a:	68bb      	ldr	r3, [r7, #8]
 800768c:	ee07 3a90 	vmov	s15, r3
 8007690:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007694:	697b      	ldr	r3, [r7, #20]
 8007696:	ee07 3a90 	vmov	s15, r3
 800769a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800769e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076a2:	4b7b      	ldr	r3, [pc, #492]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076aa:	ee07 3a90 	vmov	s15, r3
 80076ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80076b6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007898 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80076ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80076be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80076c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80076ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80076ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80076d2:	e087      	b.n	80077e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	ee07 3a90 	vmov	s15, r3
 80076da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076de:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800789c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80076e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80076e6:	4b6a      	ldr	r3, [pc, #424]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80076e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80076ee:	ee07 3a90 	vmov	s15, r3
 80076f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80076f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80076fa:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007898 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80076fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007702:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007706:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800770a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800770e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007712:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007716:	e065      	b.n	80077e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	ee07 3a90 	vmov	s15, r3
 800771e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007722:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80078a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007726:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800772a:	4b59      	ldr	r3, [pc, #356]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800772c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800772e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007732:	ee07 3a90 	vmov	s15, r3
 8007736:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800773a:	ed97 6a03 	vldr	s12, [r7, #12]
 800773e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007898 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007742:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007746:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800774a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800774e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007752:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007756:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800775a:	e043      	b.n	80077e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	ee07 3a90 	vmov	s15, r3
 8007762:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007766:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80078a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800776a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800776e:	4b48      	ldr	r3, [pc, #288]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007772:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007776:	ee07 3a90 	vmov	s15, r3
 800777a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800777e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007782:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007898 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007786:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800778a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800778e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007792:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800779a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800779e:	e021      	b.n	80077e4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	ee07 3a90 	vmov	s15, r3
 80077a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077aa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80078a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80077ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077b2:	4b37      	ldr	r3, [pc, #220]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077ba:	ee07 3a90 	vmov	s15, r3
 80077be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80077c6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007898 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077e2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80077e4:	4b2a      	ldr	r3, [pc, #168]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077e8:	0a5b      	lsrs	r3, r3, #9
 80077ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077ee:	ee07 3a90 	vmov	s15, r3
 80077f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80077fa:	ee37 7a87 	vadd.f32	s14, s15, s14
 80077fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8007802:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007806:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800780a:	ee17 2a90 	vmov	r2, s15
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007812:	4b1f      	ldr	r3, [pc, #124]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007816:	0c1b      	lsrs	r3, r3, #16
 8007818:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800781c:	ee07 3a90 	vmov	s15, r3
 8007820:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007824:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007828:	ee37 7a87 	vadd.f32	s14, s15, s14
 800782c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007830:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007834:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007838:	ee17 2a90 	vmov	r2, s15
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007840:	4b13      	ldr	r3, [pc, #76]	@ (8007890 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007844:	0e1b      	lsrs	r3, r3, #24
 8007846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800784a:	ee07 3a90 	vmov	s15, r3
 800784e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007852:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007856:	ee37 7a87 	vadd.f32	s14, s15, s14
 800785a:	edd7 6a07 	vldr	s13, [r7, #28]
 800785e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007862:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007866:	ee17 2a90 	vmov	r2, s15
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800786e:	e008      	b.n	8007882 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	2200      	movs	r2, #0
 800787a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2200      	movs	r2, #0
 8007880:	609a      	str	r2, [r3, #8]
}
 8007882:	bf00      	nop
 8007884:	3724      	adds	r7, #36	@ 0x24
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	58024400 	.word	0x58024400
 8007894:	03d09000 	.word	0x03d09000
 8007898:	46000000 	.word	0x46000000
 800789c:	4c742400 	.word	0x4c742400
 80078a0:	4a742400 	.word	0x4a742400
 80078a4:	4af42400 	.word	0x4af42400

080078a8 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 80078b0:	4b26      	ldr	r3, [pc, #152]	@ (800794c <HAL_RCCEx_CRSConfig+0xa4>)
 80078b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078b6:	4a25      	ldr	r2, [pc, #148]	@ (800794c <HAL_RCCEx_CRSConfig+0xa4>)
 80078b8:	f043 0302 	orr.w	r3, r3, #2
 80078bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  __HAL_RCC_CRS_RELEASE_RESET();
 80078c0:	4b22      	ldr	r3, [pc, #136]	@ (800794c <HAL_RCCEx_CRSConfig+0xa4>)
 80078c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80078c6:	4a21      	ldr	r2, [pc, #132]	@ (800794c <HAL_RCCEx_CRSConfig+0xa4>)
 80078c8:	f023 0302 	bic.w	r3, r3, #2
 80078cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /* Set the SYNCDIV[2:0] bits according to Pre-scaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  if ((HAL_GetREVID() <= REV_ID_Y) && (pInit->Source == RCC_CRS_SYNC_SOURCE_USB2))
 80078d0:	f7f9 fd16 	bl	8001300 <HAL_GetREVID>
 80078d4:	4603      	mov	r3, r0
 80078d6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80078da:	4293      	cmp	r3, r2
 80078dc:	d80b      	bhi.n	80078f6 <HAL_RCCEx_CRSConfig+0x4e>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80078e6:	d106      	bne.n	80078f6 <HAL_RCCEx_CRSConfig+0x4e>
  {
    /* Use Rev.Y value of USB2 */
    value = (pInit->Prescaler | RCC_CRS_SYNC_SOURCE_PIN | pInit->Polarity);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681a      	ldr	r2, [r3, #0]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	689b      	ldr	r3, [r3, #8]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	60fb      	str	r3, [r7, #12]
 80078f4:	e008      	b.n	8007908 <HAL_RCCEx_CRSConfig+0x60>
  }
  else
  {
    value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681a      	ldr	r2, [r3, #0]
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	431a      	orrs	r2, r3
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	4313      	orrs	r3, r2
 8007906:	60fb      	str	r3, [r7, #12]
  }
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	68db      	ldr	r3, [r3, #12]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	4313      	orrs	r3, r2
 8007910:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	041b      	lsls	r3, r3, #16
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	4313      	orrs	r3, r2
 800791c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 800791e:	4a0c      	ldr	r2, [pc, #48]	@ (8007950 <HAL_RCCEx_CRSConfig+0xa8>)
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	6053      	str	r3, [r2, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8007924:	4b0a      	ldr	r3, [pc, #40]	@ (8007950 <HAL_RCCEx_CRSConfig+0xa8>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	695b      	ldr	r3, [r3, #20]
 8007930:	021b      	lsls	r3, r3, #8
 8007932:	4907      	ldr	r1, [pc, #28]	@ (8007950 <HAL_RCCEx_CRSConfig+0xa8>)
 8007934:	4313      	orrs	r3, r2
 8007936:	600b      	str	r3, [r1, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 8007938:	4b05      	ldr	r3, [pc, #20]	@ (8007950 <HAL_RCCEx_CRSConfig+0xa8>)
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a04      	ldr	r2, [pc, #16]	@ (8007950 <HAL_RCCEx_CRSConfig+0xa8>)
 800793e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8007942:	6013      	str	r3, [r2, #0]
}
 8007944:	bf00      	nop
 8007946:	3710      	adds	r7, #16
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}
 800794c:	58024400 	.word	0x58024400
 8007950:	40008400 	.word	0x40008400

08007954 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800795e:	2300      	movs	r3, #0
 8007960:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007962:	4b53      	ldr	r3, [pc, #332]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007966:	f003 0303 	and.w	r3, r3, #3
 800796a:	2b03      	cmp	r3, #3
 800796c:	d101      	bne.n	8007972 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e099      	b.n	8007aa6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007972:	4b4f      	ldr	r3, [pc, #316]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	4a4e      	ldr	r2, [pc, #312]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007978:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800797c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800797e:	f7f9 fcb3 	bl	80012e8 <HAL_GetTick>
 8007982:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007984:	e008      	b.n	8007998 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007986:	f7f9 fcaf 	bl	80012e8 <HAL_GetTick>
 800798a:	4602      	mov	r2, r0
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	1ad3      	subs	r3, r2, r3
 8007990:	2b02      	cmp	r3, #2
 8007992:	d901      	bls.n	8007998 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007994:	2303      	movs	r3, #3
 8007996:	e086      	b.n	8007aa6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007998:	4b45      	ldr	r3, [pc, #276]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1f0      	bne.n	8007986 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80079a4:	4b42      	ldr	r3, [pc, #264]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 80079a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079a8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	031b      	lsls	r3, r3, #12
 80079b2:	493f      	ldr	r1, [pc, #252]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 80079b4:	4313      	orrs	r3, r2
 80079b6:	628b      	str	r3, [r1, #40]	@ 0x28
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	3b01      	subs	r3, #1
 80079be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	689b      	ldr	r3, [r3, #8]
 80079c6:	3b01      	subs	r3, #1
 80079c8:	025b      	lsls	r3, r3, #9
 80079ca:	b29b      	uxth	r3, r3
 80079cc:	431a      	orrs	r2, r3
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	68db      	ldr	r3, [r3, #12]
 80079d2:	3b01      	subs	r3, #1
 80079d4:	041b      	lsls	r3, r3, #16
 80079d6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80079da:	431a      	orrs	r2, r3
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	3b01      	subs	r3, #1
 80079e2:	061b      	lsls	r3, r3, #24
 80079e4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80079e8:	4931      	ldr	r1, [pc, #196]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 80079ea:	4313      	orrs	r3, r2
 80079ec:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80079ee:	4b30      	ldr	r3, [pc, #192]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 80079f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	695b      	ldr	r3, [r3, #20]
 80079fa:	492d      	ldr	r1, [pc, #180]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 80079fc:	4313      	orrs	r3, r2
 80079fe:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007a00:	4b2b      	ldr	r3, [pc, #172]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a04:	f023 0220 	bic.w	r2, r3, #32
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	699b      	ldr	r3, [r3, #24]
 8007a0c:	4928      	ldr	r1, [pc, #160]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a12:	4b27      	ldr	r3, [pc, #156]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a16:	4a26      	ldr	r2, [pc, #152]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a18:	f023 0310 	bic.w	r3, r3, #16
 8007a1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a1e:	4b24      	ldr	r3, [pc, #144]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a20:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a22:	4b24      	ldr	r3, [pc, #144]	@ (8007ab4 <RCCEx_PLL2_Config+0x160>)
 8007a24:	4013      	ands	r3, r2
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	69d2      	ldr	r2, [r2, #28]
 8007a2a:	00d2      	lsls	r2, r2, #3
 8007a2c:	4920      	ldr	r1, [pc, #128]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a32:	4b1f      	ldr	r3, [pc, #124]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a36:	4a1e      	ldr	r2, [pc, #120]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a38:	f043 0310 	orr.w	r3, r3, #16
 8007a3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d106      	bne.n	8007a52 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a44:	4b1a      	ldr	r3, [pc, #104]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a48:	4a19      	ldr	r2, [pc, #100]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a4a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a4e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a50:	e00f      	b.n	8007a72 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d106      	bne.n	8007a66 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a58:	4b15      	ldr	r3, [pc, #84]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a5c:	4a14      	ldr	r2, [pc, #80]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a62:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a64:	e005      	b.n	8007a72 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a66:	4b12      	ldr	r3, [pc, #72]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6a:	4a11      	ldr	r2, [pc, #68]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a6c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a70:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007a72:	4b0f      	ldr	r3, [pc, #60]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a0e      	ldr	r2, [pc, #56]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a78:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007a7c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a7e:	f7f9 fc33 	bl	80012e8 <HAL_GetTick>
 8007a82:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a84:	e008      	b.n	8007a98 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a86:	f7f9 fc2f 	bl	80012e8 <HAL_GetTick>
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	1ad3      	subs	r3, r2, r3
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d901      	bls.n	8007a98 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007a94:	2303      	movs	r3, #3
 8007a96:	e006      	b.n	8007aa6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007a98:	4b05      	ldr	r3, [pc, #20]	@ (8007ab0 <RCCEx_PLL2_Config+0x15c>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d0f0      	beq.n	8007a86 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007aa4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3710      	adds	r7, #16
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	58024400 	.word	0x58024400
 8007ab4:	ffff0007 	.word	0xffff0007

08007ab8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b084      	sub	sp, #16
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
 8007ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007ac6:	4b53      	ldr	r3, [pc, #332]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007ac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aca:	f003 0303 	and.w	r3, r3, #3
 8007ace:	2b03      	cmp	r3, #3
 8007ad0:	d101      	bne.n	8007ad6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007ad2:	2301      	movs	r3, #1
 8007ad4:	e099      	b.n	8007c0a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007ad6:	4b4f      	ldr	r3, [pc, #316]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a4e      	ldr	r2, [pc, #312]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007adc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007ae0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ae2:	f7f9 fc01 	bl	80012e8 <HAL_GetTick>
 8007ae6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007ae8:	e008      	b.n	8007afc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007aea:	f7f9 fbfd 	bl	80012e8 <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	d901      	bls.n	8007afc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007af8:	2303      	movs	r3, #3
 8007afa:	e086      	b.n	8007c0a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007afc:	4b45      	ldr	r3, [pc, #276]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1f0      	bne.n	8007aea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b08:	4b42      	ldr	r3, [pc, #264]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b0c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	051b      	lsls	r3, r3, #20
 8007b16:	493f      	ldr	r1, [pc, #252]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	685b      	ldr	r3, [r3, #4]
 8007b20:	3b01      	subs	r3, #1
 8007b22:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	689b      	ldr	r3, [r3, #8]
 8007b2a:	3b01      	subs	r3, #1
 8007b2c:	025b      	lsls	r3, r3, #9
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	431a      	orrs	r2, r3
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	3b01      	subs	r3, #1
 8007b38:	041b      	lsls	r3, r3, #16
 8007b3a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b3e:	431a      	orrs	r2, r3
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	3b01      	subs	r3, #1
 8007b46:	061b      	lsls	r3, r3, #24
 8007b48:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b4c:	4931      	ldr	r1, [pc, #196]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b4e:	4313      	orrs	r3, r2
 8007b50:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b52:	4b30      	ldr	r3, [pc, #192]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	695b      	ldr	r3, [r3, #20]
 8007b5e:	492d      	ldr	r1, [pc, #180]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b60:	4313      	orrs	r3, r2
 8007b62:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b64:	4b2b      	ldr	r3, [pc, #172]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b68:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	4928      	ldr	r1, [pc, #160]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b72:	4313      	orrs	r3, r2
 8007b74:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007b76:	4b27      	ldr	r3, [pc, #156]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b7a:	4a26      	ldr	r2, [pc, #152]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b80:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007b82:	4b24      	ldr	r3, [pc, #144]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b86:	4b24      	ldr	r3, [pc, #144]	@ (8007c18 <RCCEx_PLL3_Config+0x160>)
 8007b88:	4013      	ands	r3, r2
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	69d2      	ldr	r2, [r2, #28]
 8007b8e:	00d2      	lsls	r2, r2, #3
 8007b90:	4920      	ldr	r1, [pc, #128]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b92:	4313      	orrs	r3, r2
 8007b94:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007b96:	4b1f      	ldr	r3, [pc, #124]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b9a:	4a1e      	ldr	r2, [pc, #120]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007b9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007ba0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007ba2:	683b      	ldr	r3, [r7, #0]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d106      	bne.n	8007bb6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007ba8:	4b1a      	ldr	r3, [pc, #104]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bac:	4a19      	ldr	r2, [pc, #100]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007bb2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bb4:	e00f      	b.n	8007bd6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007bb6:	683b      	ldr	r3, [r7, #0]
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d106      	bne.n	8007bca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007bbc:	4b15      	ldr	r3, [pc, #84]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc0:	4a14      	ldr	r2, [pc, #80]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bc2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bc6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bc8:	e005      	b.n	8007bd6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bca:	4b12      	ldr	r3, [pc, #72]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bce:	4a11      	ldr	r2, [pc, #68]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bd0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a0e      	ldr	r2, [pc, #56]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007be0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007be2:	f7f9 fb81 	bl	80012e8 <HAL_GetTick>
 8007be6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007be8:	e008      	b.n	8007bfc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007bea:	f7f9 fb7d 	bl	80012e8 <HAL_GetTick>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d901      	bls.n	8007bfc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e006      	b.n	8007c0a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007bfc:	4b05      	ldr	r3, [pc, #20]	@ (8007c14 <RCCEx_PLL3_Config+0x15c>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d0f0      	beq.n	8007bea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	58024400 	.word	0x58024400
 8007c18:	ffff0007 	.word	0xffff0007

08007c1c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e049      	b.n	8007cc2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d106      	bne.n	8007c48 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7f9 f914 	bl	8000e70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681a      	ldr	r2, [r3, #0]
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	3304      	adds	r3, #4
 8007c58:	4619      	mov	r1, r3
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	f000 f8a6 	bl	8007dac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2201      	movs	r2, #1
 8007c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	2201      	movs	r2, #1
 8007c94:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	2201      	movs	r2, #1
 8007c9c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2201      	movs	r2, #1
 8007ca4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2201      	movs	r2, #1
 8007cac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}
	...

08007ccc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d001      	beq.n	8007ce4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e04c      	b.n	8007d7e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a26      	ldr	r2, [pc, #152]	@ (8007d8c <HAL_TIM_Base_Start+0xc0>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d022      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cfe:	d01d      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	4a22      	ldr	r2, [pc, #136]	@ (8007d90 <HAL_TIM_Base_Start+0xc4>)
 8007d06:	4293      	cmp	r3, r2
 8007d08:	d018      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	4a21      	ldr	r2, [pc, #132]	@ (8007d94 <HAL_TIM_Base_Start+0xc8>)
 8007d10:	4293      	cmp	r3, r2
 8007d12:	d013      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a1f      	ldr	r2, [pc, #124]	@ (8007d98 <HAL_TIM_Base_Start+0xcc>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d00e      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	4a1e      	ldr	r2, [pc, #120]	@ (8007d9c <HAL_TIM_Base_Start+0xd0>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d009      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8007da0 <HAL_TIM_Base_Start+0xd4>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d004      	beq.n	8007d3c <HAL_TIM_Base_Start+0x70>
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a1b      	ldr	r2, [pc, #108]	@ (8007da4 <HAL_TIM_Base_Start+0xd8>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d115      	bne.n	8007d68 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	689a      	ldr	r2, [r3, #8]
 8007d42:	4b19      	ldr	r3, [pc, #100]	@ (8007da8 <HAL_TIM_Base_Start+0xdc>)
 8007d44:	4013      	ands	r3, r2
 8007d46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	2b06      	cmp	r3, #6
 8007d4c:	d015      	beq.n	8007d7a <HAL_TIM_Base_Start+0xae>
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d54:	d011      	beq.n	8007d7a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f042 0201 	orr.w	r2, r2, #1
 8007d64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d66:	e008      	b.n	8007d7a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	f042 0201 	orr.w	r2, r2, #1
 8007d76:	601a      	str	r2, [r3, #0]
 8007d78:	e000      	b.n	8007d7c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40010000 	.word	0x40010000
 8007d90:	40000400 	.word	0x40000400
 8007d94:	40000800 	.word	0x40000800
 8007d98:	40000c00 	.word	0x40000c00
 8007d9c:	40010400 	.word	0x40010400
 8007da0:	40001800 	.word	0x40001800
 8007da4:	40014000 	.word	0x40014000
 8007da8:	00010007 	.word	0x00010007

08007dac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007dac:	b480      	push	{r7}
 8007dae:	b085      	sub	sp, #20
 8007db0:	af00      	add	r7, sp, #0
 8007db2:	6078      	str	r0, [r7, #4]
 8007db4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	4a46      	ldr	r2, [pc, #280]	@ (8007ed8 <TIM_Base_SetConfig+0x12c>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d013      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dca:	d00f      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a43      	ldr	r2, [pc, #268]	@ (8007edc <TIM_Base_SetConfig+0x130>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d00b      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a42      	ldr	r2, [pc, #264]	@ (8007ee0 <TIM_Base_SetConfig+0x134>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d007      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a41      	ldr	r2, [pc, #260]	@ (8007ee4 <TIM_Base_SetConfig+0x138>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d003      	beq.n	8007dec <TIM_Base_SetConfig+0x40>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a40      	ldr	r2, [pc, #256]	@ (8007ee8 <TIM_Base_SetConfig+0x13c>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d108      	bne.n	8007dfe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007df2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	685b      	ldr	r3, [r3, #4]
 8007df8:	68fa      	ldr	r2, [r7, #12]
 8007dfa:	4313      	orrs	r3, r2
 8007dfc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	4a35      	ldr	r2, [pc, #212]	@ (8007ed8 <TIM_Base_SetConfig+0x12c>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d01f      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e0c:	d01b      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	4a32      	ldr	r2, [pc, #200]	@ (8007edc <TIM_Base_SetConfig+0x130>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	d017      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a31      	ldr	r2, [pc, #196]	@ (8007ee0 <TIM_Base_SetConfig+0x134>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d013      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a30      	ldr	r2, [pc, #192]	@ (8007ee4 <TIM_Base_SetConfig+0x138>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d00f      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a2f      	ldr	r2, [pc, #188]	@ (8007ee8 <TIM_Base_SetConfig+0x13c>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d00b      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a2e      	ldr	r2, [pc, #184]	@ (8007eec <TIM_Base_SetConfig+0x140>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d007      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4a2d      	ldr	r2, [pc, #180]	@ (8007ef0 <TIM_Base_SetConfig+0x144>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d003      	beq.n	8007e46 <TIM_Base_SetConfig+0x9a>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a2c      	ldr	r2, [pc, #176]	@ (8007ef4 <TIM_Base_SetConfig+0x148>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d108      	bne.n	8007e58 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e4c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	68db      	ldr	r3, [r3, #12]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	4313      	orrs	r3, r2
 8007e56:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	4313      	orrs	r3, r2
 8007e64:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	689a      	ldr	r2, [r3, #8]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	4a16      	ldr	r2, [pc, #88]	@ (8007ed8 <TIM_Base_SetConfig+0x12c>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d00f      	beq.n	8007ea4 <TIM_Base_SetConfig+0xf8>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a18      	ldr	r2, [pc, #96]	@ (8007ee8 <TIM_Base_SetConfig+0x13c>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d00b      	beq.n	8007ea4 <TIM_Base_SetConfig+0xf8>
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	4a17      	ldr	r2, [pc, #92]	@ (8007eec <TIM_Base_SetConfig+0x140>)
 8007e90:	4293      	cmp	r3, r2
 8007e92:	d007      	beq.n	8007ea4 <TIM_Base_SetConfig+0xf8>
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	4a16      	ldr	r2, [pc, #88]	@ (8007ef0 <TIM_Base_SetConfig+0x144>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d003      	beq.n	8007ea4 <TIM_Base_SetConfig+0xf8>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	4a15      	ldr	r2, [pc, #84]	@ (8007ef4 <TIM_Base_SetConfig+0x148>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d103      	bne.n	8007eac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	691a      	ldr	r2, [r3, #16]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	f003 0301 	and.w	r3, r3, #1
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d105      	bne.n	8007eca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	691b      	ldr	r3, [r3, #16]
 8007ec2:	f023 0201 	bic.w	r2, r3, #1
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	611a      	str	r2, [r3, #16]
  }
}
 8007eca:	bf00      	nop
 8007ecc:	3714      	adds	r7, #20
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	40010000 	.word	0x40010000
 8007edc:	40000400 	.word	0x40000400
 8007ee0:	40000800 	.word	0x40000800
 8007ee4:	40000c00 	.word	0x40000c00
 8007ee8:	40010400 	.word	0x40010400
 8007eec:	40014000 	.word	0x40014000
 8007ef0:	40014400 	.word	0x40014400
 8007ef4:	40014800 	.word	0x40014800

08007ef8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d101      	bne.n	8007f10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	e06d      	b.n	8007fec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2202      	movs	r2, #2
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	689b      	ldr	r3, [r3, #8]
 8007f2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4a30      	ldr	r2, [pc, #192]	@ (8007ff8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d004      	beq.n	8007f44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	4a2f      	ldr	r2, [pc, #188]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007f40:	4293      	cmp	r3, r2
 8007f42:	d108      	bne.n	8007f56 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f4a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f5c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	68fa      	ldr	r2, [r7, #12]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	68fa      	ldr	r2, [r7, #12]
 8007f6e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	4a20      	ldr	r2, [pc, #128]	@ (8007ff8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d022      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f82:	d01d      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a1d      	ldr	r2, [pc, #116]	@ (8008000 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d018      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a1c      	ldr	r2, [pc, #112]	@ (8008004 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d013      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a1a      	ldr	r2, [pc, #104]	@ (8008008 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d00e      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a15      	ldr	r2, [pc, #84]	@ (8007ffc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d009      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a16      	ldr	r2, [pc, #88]	@ (800800c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d004      	beq.n	8007fc0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a15      	ldr	r2, [pc, #84]	@ (8008010 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d10c      	bne.n	8007fda <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007fc6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68ba      	ldr	r2, [r7, #8]
 8007fd8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	2201      	movs	r2, #1
 8007fde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007fea:	2300      	movs	r3, #0
}
 8007fec:	4618      	mov	r0, r3
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	40010000 	.word	0x40010000
 8007ffc:	40010400 	.word	0x40010400
 8008000:	40000400 	.word	0x40000400
 8008004:	40000800 	.word	0x40000800
 8008008:	40000c00 	.word	0x40000c00
 800800c:	40001800 	.word	0x40001800
 8008010:	40014000 	.word	0x40014000

08008014 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d101      	bne.n	8008026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008022:	2301      	movs	r3, #1
 8008024:	e042      	b.n	80080ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800802c:	2b00      	cmp	r3, #0
 800802e:	d106      	bne.n	800803e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f7f8 ff3b 	bl	8000eb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2224      	movs	r2, #36	@ 0x24
 8008042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	681a      	ldr	r2, [r3, #0]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f022 0201 	bic.w	r2, r2, #1
 8008054:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800805a:	2b00      	cmp	r3, #0
 800805c:	d002      	beq.n	8008064 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f001 fb52 	bl	8009708 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 fce3 	bl	8008a30 <UART_SetConfig>
 800806a:	4603      	mov	r3, r0
 800806c:	2b01      	cmp	r3, #1
 800806e:	d101      	bne.n	8008074 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008070:	2301      	movs	r3, #1
 8008072:	e01b      	b.n	80080ac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008082:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	689a      	ldr	r2, [r3, #8]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008092:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	681a      	ldr	r2, [r3, #0]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f042 0201 	orr.w	r2, r2, #1
 80080a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f001 fbd1 	bl	800984c <UART_CheckIdleState>
 80080aa:	4603      	mov	r3, r0
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3708      	adds	r7, #8
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b08a      	sub	sp, #40	@ 0x28
 80080b8:	af02      	add	r7, sp, #8
 80080ba:	60f8      	str	r0, [r7, #12]
 80080bc:	60b9      	str	r1, [r7, #8]
 80080be:	603b      	str	r3, [r7, #0]
 80080c0:	4613      	mov	r3, r2
 80080c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080ca:	2b20      	cmp	r3, #32
 80080cc:	d17b      	bne.n	80081c6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80080ce:	68bb      	ldr	r3, [r7, #8]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d002      	beq.n	80080da <HAL_UART_Transmit+0x26>
 80080d4:	88fb      	ldrh	r3, [r7, #6]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d101      	bne.n	80080de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80080da:	2301      	movs	r3, #1
 80080dc:	e074      	b.n	80081c8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2200      	movs	r2, #0
 80080e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2221      	movs	r2, #33	@ 0x21
 80080ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80080ee:	f7f9 f8fb 	bl	80012e8 <HAL_GetTick>
 80080f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	88fa      	ldrh	r2, [r7, #6]
 80080f8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	88fa      	ldrh	r2, [r7, #6]
 8008100:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800810c:	d108      	bne.n	8008120 <HAL_UART_Transmit+0x6c>
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	691b      	ldr	r3, [r3, #16]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d104      	bne.n	8008120 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008116:	2300      	movs	r3, #0
 8008118:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	61bb      	str	r3, [r7, #24]
 800811e:	e003      	b.n	8008128 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008124:	2300      	movs	r3, #0
 8008126:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008128:	e030      	b.n	800818c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	9300      	str	r3, [sp, #0]
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	2200      	movs	r2, #0
 8008132:	2180      	movs	r1, #128	@ 0x80
 8008134:	68f8      	ldr	r0, [r7, #12]
 8008136:	f001 fc33 	bl	80099a0 <UART_WaitOnFlagUntilTimeout>
 800813a:	4603      	mov	r3, r0
 800813c:	2b00      	cmp	r3, #0
 800813e:	d005      	beq.n	800814c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2220      	movs	r2, #32
 8008144:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008148:	2303      	movs	r3, #3
 800814a:	e03d      	b.n	80081c8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800814c:	69fb      	ldr	r3, [r7, #28]
 800814e:	2b00      	cmp	r3, #0
 8008150:	d10b      	bne.n	800816a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008152:	69bb      	ldr	r3, [r7, #24]
 8008154:	881b      	ldrh	r3, [r3, #0]
 8008156:	461a      	mov	r2, r3
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008160:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	3302      	adds	r3, #2
 8008166:	61bb      	str	r3, [r7, #24]
 8008168:	e007      	b.n	800817a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	781a      	ldrb	r2, [r3, #0]
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008174:	69fb      	ldr	r3, [r7, #28]
 8008176:	3301      	adds	r3, #1
 8008178:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008180:	b29b      	uxth	r3, r3
 8008182:	3b01      	subs	r3, #1
 8008184:	b29a      	uxth	r2, r3
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008192:	b29b      	uxth	r3, r3
 8008194:	2b00      	cmp	r3, #0
 8008196:	d1c8      	bne.n	800812a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	9300      	str	r3, [sp, #0]
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	2200      	movs	r2, #0
 80081a0:	2140      	movs	r1, #64	@ 0x40
 80081a2:	68f8      	ldr	r0, [r7, #12]
 80081a4:	f001 fbfc 	bl	80099a0 <UART_WaitOnFlagUntilTimeout>
 80081a8:	4603      	mov	r3, r0
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d005      	beq.n	80081ba <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2220      	movs	r2, #32
 80081b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80081b6:	2303      	movs	r3, #3
 80081b8:	e006      	b.n	80081c8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2220      	movs	r2, #32
 80081be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80081c2:	2300      	movs	r3, #0
 80081c4:	e000      	b.n	80081c8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80081c6:	2302      	movs	r3, #2
  }
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3720      	adds	r7, #32
 80081cc:	46bd      	mov	sp, r7
 80081ce:	bd80      	pop	{r7, pc}

080081d0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081d0:	b580      	push	{r7, lr}
 80081d2:	b08a      	sub	sp, #40	@ 0x28
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	60f8      	str	r0, [r7, #12]
 80081d8:	60b9      	str	r1, [r7, #8]
 80081da:	4613      	mov	r3, r2
 80081dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081e4:	2b20      	cmp	r3, #32
 80081e6:	d137      	bne.n	8008258 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d002      	beq.n	80081f4 <HAL_UART_Receive_DMA+0x24>
 80081ee:	88fb      	ldrh	r3, [r7, #6]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d101      	bne.n	80081f8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80081f4:	2301      	movs	r3, #1
 80081f6:	e030      	b.n	800825a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2200      	movs	r2, #0
 80081fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a18      	ldr	r2, [pc, #96]	@ (8008264 <HAL_UART_Receive_DMA+0x94>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d01f      	beq.n	8008248 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008212:	2b00      	cmp	r3, #0
 8008214:	d018      	beq.n	8008248 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800821c:	697b      	ldr	r3, [r7, #20]
 800821e:	e853 3f00 	ldrex	r3, [r3]
 8008222:	613b      	str	r3, [r7, #16]
   return(result);
 8008224:	693b      	ldr	r3, [r7, #16]
 8008226:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800822a:	627b      	str	r3, [r7, #36]	@ 0x24
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	461a      	mov	r2, r3
 8008232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008234:	623b      	str	r3, [r7, #32]
 8008236:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008238:	69f9      	ldr	r1, [r7, #28]
 800823a:	6a3a      	ldr	r2, [r7, #32]
 800823c:	e841 2300 	strex	r3, r2, [r1]
 8008240:	61bb      	str	r3, [r7, #24]
   return(result);
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d1e6      	bne.n	8008216 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008248:	88fb      	ldrh	r3, [r7, #6]
 800824a:	461a      	mov	r2, r3
 800824c:	68b9      	ldr	r1, [r7, #8]
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f001 fc14 	bl	8009a7c <UART_Start_Receive_DMA>
 8008254:	4603      	mov	r3, r0
 8008256:	e000      	b.n	800825a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008258:	2302      	movs	r3, #2
  }
}
 800825a:	4618      	mov	r0, r3
 800825c:	3728      	adds	r7, #40	@ 0x28
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}
 8008262:	bf00      	nop
 8008264:	58000c00 	.word	0x58000c00

08008268 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008268:	b580      	push	{r7, lr}
 800826a:	b0ba      	sub	sp, #232	@ 0xe8
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	69db      	ldr	r3, [r3, #28]
 8008276:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	689b      	ldr	r3, [r3, #8]
 800828a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800828e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008292:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008296:	4013      	ands	r3, r2
 8008298:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800829c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d11b      	bne.n	80082dc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80082a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082a8:	f003 0320 	and.w	r3, r3, #32
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d015      	beq.n	80082dc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80082b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b4:	f003 0320 	and.w	r3, r3, #32
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d105      	bne.n	80082c8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80082bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d009      	beq.n	80082dc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	f000 8377 	beq.w	80089c0 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	4798      	blx	r3
      }
      return;
 80082da:	e371      	b.n	80089c0 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80082dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	f000 8123 	beq.w	800852c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80082e6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80082ea:	4b8d      	ldr	r3, [pc, #564]	@ (8008520 <HAL_UART_IRQHandler+0x2b8>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d106      	bne.n	8008300 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80082f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80082f6:	4b8b      	ldr	r3, [pc, #556]	@ (8008524 <HAL_UART_IRQHandler+0x2bc>)
 80082f8:	4013      	ands	r3, r2
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	f000 8116 	beq.w	800852c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008300:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008304:	f003 0301 	and.w	r3, r3, #1
 8008308:	2b00      	cmp	r3, #0
 800830a:	d011      	beq.n	8008330 <HAL_UART_IRQHandler+0xc8>
 800830c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008310:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008314:	2b00      	cmp	r3, #0
 8008316:	d00b      	beq.n	8008330 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2201      	movs	r2, #1
 800831e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008326:	f043 0201 	orr.w	r2, r3, #1
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008334:	f003 0302 	and.w	r3, r3, #2
 8008338:	2b00      	cmp	r3, #0
 800833a:	d011      	beq.n	8008360 <HAL_UART_IRQHandler+0xf8>
 800833c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008340:	f003 0301 	and.w	r3, r3, #1
 8008344:	2b00      	cmp	r3, #0
 8008346:	d00b      	beq.n	8008360 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	2202      	movs	r2, #2
 800834e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008356:	f043 0204 	orr.w	r2, r3, #4
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008364:	f003 0304 	and.w	r3, r3, #4
 8008368:	2b00      	cmp	r3, #0
 800836a:	d011      	beq.n	8008390 <HAL_UART_IRQHandler+0x128>
 800836c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008370:	f003 0301 	and.w	r3, r3, #1
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00b      	beq.n	8008390 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2204      	movs	r2, #4
 800837e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008386:	f043 0202 	orr.w	r2, r3, #2
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008394:	f003 0308 	and.w	r3, r3, #8
 8008398:	2b00      	cmp	r3, #0
 800839a:	d017      	beq.n	80083cc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800839c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083a0:	f003 0320 	and.w	r3, r3, #32
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d105      	bne.n	80083b4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80083a8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80083ac:	4b5c      	ldr	r3, [pc, #368]	@ (8008520 <HAL_UART_IRQHandler+0x2b8>)
 80083ae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00b      	beq.n	80083cc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	2208      	movs	r2, #8
 80083ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083c2:	f043 0208 	orr.w	r2, r3, #8
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80083cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d012      	beq.n	80083fe <HAL_UART_IRQHandler+0x196>
 80083d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d00c      	beq.n	80083fe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80083f4:	f043 0220 	orr.w	r2, r3, #32
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008404:	2b00      	cmp	r3, #0
 8008406:	f000 82dd 	beq.w	80089c4 <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800840a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800840e:	f003 0320 	and.w	r3, r3, #32
 8008412:	2b00      	cmp	r3, #0
 8008414:	d013      	beq.n	800843e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800841a:	f003 0320 	and.w	r3, r3, #32
 800841e:	2b00      	cmp	r3, #0
 8008420:	d105      	bne.n	800842e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008422:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800842a:	2b00      	cmp	r3, #0
 800842c:	d007      	beq.n	800843e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008432:	2b00      	cmp	r3, #0
 8008434:	d003      	beq.n	800843e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800843a:	6878      	ldr	r0, [r7, #4]
 800843c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008444:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008452:	2b40      	cmp	r3, #64	@ 0x40
 8008454:	d005      	beq.n	8008462 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008456:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800845a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800845e:	2b00      	cmp	r3, #0
 8008460:	d054      	beq.n	800850c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f001 fbf2 	bl	8009c4c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	689b      	ldr	r3, [r3, #8]
 800846e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008472:	2b40      	cmp	r3, #64	@ 0x40
 8008474:	d146      	bne.n	8008504 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3308      	adds	r3, #8
 800847c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008480:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008484:	e853 3f00 	ldrex	r3, [r3]
 8008488:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800848c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	3308      	adds	r3, #8
 800849e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80084a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80084a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80084ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80084b2:	e841 2300 	strex	r3, r2, [r1]
 80084b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80084ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d1d9      	bne.n	8008476 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d017      	beq.n	80084fc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084d2:	4a15      	ldr	r2, [pc, #84]	@ (8008528 <HAL_UART_IRQHandler+0x2c0>)
 80084d4:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084dc:	4618      	mov	r0, r3
 80084de:	f7fa fc63 	bl	8002da8 <HAL_DMA_Abort_IT>
 80084e2:	4603      	mov	r3, r0
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d019      	beq.n	800851c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80084f0:	687a      	ldr	r2, [r7, #4]
 80084f2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80084f6:	4610      	mov	r0, r2
 80084f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084fa:	e00f      	b.n	800851c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f000 fa81 	bl	8008a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008502:	e00b      	b.n	800851c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008504:	6878      	ldr	r0, [r7, #4]
 8008506:	f000 fa7d 	bl	8008a04 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850a:	e007      	b.n	800851c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800850c:	6878      	ldr	r0, [r7, #4]
 800850e:	f000 fa79 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2200      	movs	r2, #0
 8008516:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800851a:	e253      	b.n	80089c4 <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800851c:	bf00      	nop
    return;
 800851e:	e251      	b.n	80089c4 <HAL_UART_IRQHandler+0x75c>
 8008520:	10000001 	.word	0x10000001
 8008524:	04000120 	.word	0x04000120
 8008528:	08009eff 	.word	0x08009eff

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008530:	2b01      	cmp	r3, #1
 8008532:	f040 81e7 	bne.w	8008904 <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800853a:	f003 0310 	and.w	r3, r3, #16
 800853e:	2b00      	cmp	r3, #0
 8008540:	f000 81e0 	beq.w	8008904 <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008548:	f003 0310 	and.w	r3, r3, #16
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 81d9 	beq.w	8008904 <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2210      	movs	r2, #16
 8008558:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008564:	2b40      	cmp	r3, #64	@ 0x40
 8008566:	f040 8151 	bne.w	800880c <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a96      	ldr	r2, [pc, #600]	@ (80087cc <HAL_UART_IRQHandler+0x564>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d068      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a93      	ldr	r2, [pc, #588]	@ (80087d0 <HAL_UART_IRQHandler+0x568>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d061      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a91      	ldr	r2, [pc, #580]	@ (80087d4 <HAL_UART_IRQHandler+0x56c>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d05a      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a8e      	ldr	r2, [pc, #568]	@ (80087d8 <HAL_UART_IRQHandler+0x570>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d053      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4a8c      	ldr	r2, [pc, #560]	@ (80087dc <HAL_UART_IRQHandler+0x574>)
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d04c      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	4a89      	ldr	r2, [pc, #548]	@ (80087e0 <HAL_UART_IRQHandler+0x578>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d045      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	4a87      	ldr	r2, [pc, #540]	@ (80087e4 <HAL_UART_IRQHandler+0x57c>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d03e      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a84      	ldr	r2, [pc, #528]	@ (80087e8 <HAL_UART_IRQHandler+0x580>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d037      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	4a82      	ldr	r2, [pc, #520]	@ (80087ec <HAL_UART_IRQHandler+0x584>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d030      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a7f      	ldr	r2, [pc, #508]	@ (80087f0 <HAL_UART_IRQHandler+0x588>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d029      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	4a7d      	ldr	r2, [pc, #500]	@ (80087f4 <HAL_UART_IRQHandler+0x58c>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d022      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a7a      	ldr	r2, [pc, #488]	@ (80087f8 <HAL_UART_IRQHandler+0x590>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d01b      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a78      	ldr	r2, [pc, #480]	@ (80087fc <HAL_UART_IRQHandler+0x594>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d014      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	4a75      	ldr	r2, [pc, #468]	@ (8008800 <HAL_UART_IRQHandler+0x598>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d00d      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a73      	ldr	r2, [pc, #460]	@ (8008804 <HAL_UART_IRQHandler+0x59c>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d006      	beq.n	800864a <HAL_UART_IRQHandler+0x3e2>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a70      	ldr	r2, [pc, #448]	@ (8008808 <HAL_UART_IRQHandler+0x5a0>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d106      	bne.n	8008658 <HAL_UART_IRQHandler+0x3f0>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	b29b      	uxth	r3, r3
 8008656:	e005      	b.n	8008664 <HAL_UART_IRQHandler+0x3fc>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	b29b      	uxth	r3, r3
 8008664:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008668:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800866c:	2b00      	cmp	r3, #0
 800866e:	f000 81ab 	beq.w	80089c8 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008678:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800867c:	429a      	cmp	r2, r3
 800867e:	f080 81a3 	bcs.w	80089c8 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008688:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008692:	69db      	ldr	r3, [r3, #28]
 8008694:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008698:	f000 8087 	beq.w	80087aa <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80086a8:	e853 3f00 	ldrex	r3, [r3]
 80086ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80086b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80086b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80086b8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	461a      	mov	r2, r3
 80086c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086ca:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80086d2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80086d6:	e841 2300 	strex	r3, r2, [r1]
 80086da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80086de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1da      	bne.n	800869c <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	3308      	adds	r3, #8
 80086ec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086f0:	e853 3f00 	ldrex	r3, [r3]
 80086f4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80086f6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086f8:	f023 0301 	bic.w	r3, r3, #1
 80086fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	3308      	adds	r3, #8
 8008706:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800870a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800870e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008710:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008712:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008716:	e841 2300 	strex	r3, r2, [r1]
 800871a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800871c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800871e:	2b00      	cmp	r3, #0
 8008720:	d1e1      	bne.n	80086e6 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	3308      	adds	r3, #8
 8008728:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800872a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800872c:	e853 3f00 	ldrex	r3, [r3]
 8008730:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008734:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008738:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	3308      	adds	r3, #8
 8008742:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008746:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008748:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800874c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800874e:	e841 2300 	strex	r3, r2, [r1]
 8008752:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008756:	2b00      	cmp	r3, #0
 8008758:	d1e3      	bne.n	8008722 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	2220      	movs	r2, #32
 800875e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800876e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008770:	e853 3f00 	ldrex	r3, [r3]
 8008774:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008778:	f023 0310 	bic.w	r3, r3, #16
 800877c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	461a      	mov	r2, r3
 8008786:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800878a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800878c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008790:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008792:	e841 2300 	strex	r3, r2, [r1]
 8008796:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1e4      	bne.n	8008768 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087a4:	4618      	mov	r0, r3
 80087a6:	f7f9 ffe1 	bl	800276c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2202      	movs	r2, #2
 80087ae:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80087bc:	b29b      	uxth	r3, r3
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	b29b      	uxth	r3, r3
 80087c2:	4619      	mov	r1, r3
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f927 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087ca:	e0fd      	b.n	80089c8 <HAL_UART_IRQHandler+0x760>
 80087cc:	40020010 	.word	0x40020010
 80087d0:	40020028 	.word	0x40020028
 80087d4:	40020040 	.word	0x40020040
 80087d8:	40020058 	.word	0x40020058
 80087dc:	40020070 	.word	0x40020070
 80087e0:	40020088 	.word	0x40020088
 80087e4:	400200a0 	.word	0x400200a0
 80087e8:	400200b8 	.word	0x400200b8
 80087ec:	40020410 	.word	0x40020410
 80087f0:	40020428 	.word	0x40020428
 80087f4:	40020440 	.word	0x40020440
 80087f8:	40020458 	.word	0x40020458
 80087fc:	40020470 	.word	0x40020470
 8008800:	40020488 	.word	0x40020488
 8008804:	400204a0 	.word	0x400204a0
 8008808:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008818:	b29b      	uxth	r3, r3
 800881a:	1ad3      	subs	r3, r2, r3
 800881c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008826:	b29b      	uxth	r3, r3
 8008828:	2b00      	cmp	r3, #0
 800882a:	f000 80cf 	beq.w	80089cc <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 800882e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008832:	2b00      	cmp	r3, #0
 8008834:	f000 80ca 	beq.w	80089cc <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008848:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800884c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	461a      	mov	r2, r3
 8008856:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800885a:	647b      	str	r3, [r7, #68]	@ 0x44
 800885c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008860:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008862:	e841 2300 	strex	r3, r2, [r1]
 8008866:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1e4      	bne.n	8008838 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	3308      	adds	r3, #8
 8008874:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008878:	e853 3f00 	ldrex	r3, [r3]
 800887c:	623b      	str	r3, [r7, #32]
   return(result);
 800887e:	6a3a      	ldr	r2, [r7, #32]
 8008880:	4b55      	ldr	r3, [pc, #340]	@ (80089d8 <HAL_UART_IRQHandler+0x770>)
 8008882:	4013      	ands	r3, r2
 8008884:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	3308      	adds	r3, #8
 800888e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008892:	633a      	str	r2, [r7, #48]	@ 0x30
 8008894:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800889a:	e841 2300 	strex	r3, r2, [r1]
 800889e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d1e3      	bne.n	800886e <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2220      	movs	r2, #32
 80088aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2200      	movs	r2, #0
 80088b8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088c0:	693b      	ldr	r3, [r7, #16]
 80088c2:	e853 3f00 	ldrex	r3, [r3]
 80088c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	f023 0310 	bic.w	r3, r3, #16
 80088ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	461a      	mov	r2, r3
 80088d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80088dc:	61fb      	str	r3, [r7, #28]
 80088de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088e0:	69b9      	ldr	r1, [r7, #24]
 80088e2:	69fa      	ldr	r2, [r7, #28]
 80088e4:	e841 2300 	strex	r3, r2, [r1]
 80088e8:	617b      	str	r3, [r7, #20]
   return(result);
 80088ea:	697b      	ldr	r3, [r7, #20]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d1e4      	bne.n	80088ba <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2202      	movs	r2, #2
 80088f4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088fa:	4619      	mov	r1, r3
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 f88b 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008902:	e063      	b.n	80089cc <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008908:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00e      	beq.n	800892e <HAL_UART_IRQHandler+0x6c6>
 8008910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008914:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008918:	2b00      	cmp	r3, #0
 800891a:	d008      	beq.n	800892e <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008924:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008926:	6878      	ldr	r0, [r7, #4]
 8008928:	f001 fb2a 	bl	8009f80 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800892c:	e051      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800892e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008936:	2b00      	cmp	r3, #0
 8008938:	d014      	beq.n	8008964 <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800893a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800893e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008942:	2b00      	cmp	r3, #0
 8008944:	d105      	bne.n	8008952 <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008946:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800894a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800894e:	2b00      	cmp	r3, #0
 8008950:	d008      	beq.n	8008964 <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008956:	2b00      	cmp	r3, #0
 8008958:	d03a      	beq.n	80089d0 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800895e:	6878      	ldr	r0, [r7, #4]
 8008960:	4798      	blx	r3
    }
    return;
 8008962:	e035      	b.n	80089d0 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008964:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800896c:	2b00      	cmp	r3, #0
 800896e:	d009      	beq.n	8008984 <HAL_UART_IRQHandler+0x71c>
 8008970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f001 fad4 	bl	8009f2a <UART_EndTransmit_IT>
    return;
 8008982:	e026      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008984:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008988:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800898c:	2b00      	cmp	r3, #0
 800898e:	d009      	beq.n	80089a4 <HAL_UART_IRQHandler+0x73c>
 8008990:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008994:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008998:	2b00      	cmp	r3, #0
 800899a:	d003      	beq.n	80089a4 <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f001 fb03 	bl	8009fa8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089a2:	e016      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80089a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d010      	beq.n	80089d2 <HAL_UART_IRQHandler+0x76a>
 80089b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	da0c      	bge.n	80089d2 <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f001 faeb 	bl	8009f94 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80089be:	e008      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
      return;
 80089c0:	bf00      	nop
 80089c2:	e006      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
    return;
 80089c4:	bf00      	nop
 80089c6:	e004      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
      return;
 80089c8:	bf00      	nop
 80089ca:	e002      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
      return;
 80089cc:	bf00      	nop
 80089ce:	e000      	b.n	80089d2 <HAL_UART_IRQHandler+0x76a>
    return;
 80089d0:	bf00      	nop
  }
}
 80089d2:	37e8      	adds	r7, #232	@ 0xe8
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	effffffe 	.word	0xeffffffe

080089dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80089dc:	b480      	push	{r7}
 80089de:	b083      	sub	sp, #12
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80089e4:	bf00      	nop
 80089e6:	370c      	adds	r7, #12
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b083      	sub	sp, #12
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80089f8:	bf00      	nop
 80089fa:	370c      	adds	r7, #12
 80089fc:	46bd      	mov	sp, r7
 80089fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a02:	4770      	bx	lr

08008a04 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008a04:	b480      	push	{r7}
 8008a06:	b083      	sub	sp, #12
 8008a08:	af00      	add	r7, sp, #0
 8008a0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008a0c:	bf00      	nop
 8008a0e:	370c      	adds	r7, #12
 8008a10:	46bd      	mov	sp, r7
 8008a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a16:	4770      	bx	lr

08008a18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b083      	sub	sp, #12
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	460b      	mov	r3, r1
 8008a22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008a24:	bf00      	nop
 8008a26:	370c      	adds	r7, #12
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008a30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a34:	b092      	sub	sp, #72	@ 0x48
 8008a36:	af00      	add	r7, sp, #0
 8008a38:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	431a      	orrs	r2, r3
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	695b      	ldr	r3, [r3, #20]
 8008a4e:	431a      	orrs	r2, r3
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	69db      	ldr	r3, [r3, #28]
 8008a54:	4313      	orrs	r3, r2
 8008a56:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	4bbe      	ldr	r3, [pc, #760]	@ (8008d58 <UART_SetConfig+0x328>)
 8008a60:	4013      	ands	r3, r2
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	6812      	ldr	r2, [r2, #0]
 8008a66:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008a68:	430b      	orrs	r3, r1
 8008a6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008a76:	697b      	ldr	r3, [r7, #20]
 8008a78:	68da      	ldr	r2, [r3, #12]
 8008a7a:	697b      	ldr	r3, [r7, #20]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	430a      	orrs	r2, r1
 8008a80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008a82:	697b      	ldr	r3, [r7, #20]
 8008a84:	699b      	ldr	r3, [r3, #24]
 8008a86:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008a88:	697b      	ldr	r3, [r7, #20]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	4ab3      	ldr	r2, [pc, #716]	@ (8008d5c <UART_SetConfig+0x32c>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d004      	beq.n	8008a9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	6a1b      	ldr	r3, [r3, #32]
 8008a96:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	689a      	ldr	r2, [r3, #8]
 8008aa2:	4baf      	ldr	r3, [pc, #700]	@ (8008d60 <UART_SetConfig+0x330>)
 8008aa4:	4013      	ands	r3, r2
 8008aa6:	697a      	ldr	r2, [r7, #20]
 8008aa8:	6812      	ldr	r2, [r2, #0]
 8008aaa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008aac:	430b      	orrs	r3, r1
 8008aae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ab6:	f023 010f 	bic.w	r1, r3, #15
 8008aba:	697b      	ldr	r3, [r7, #20]
 8008abc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008abe:	697b      	ldr	r3, [r7, #20]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	430a      	orrs	r2, r1
 8008ac4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ac6:	697b      	ldr	r3, [r7, #20]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4aa6      	ldr	r2, [pc, #664]	@ (8008d64 <UART_SetConfig+0x334>)
 8008acc:	4293      	cmp	r3, r2
 8008ace:	d177      	bne.n	8008bc0 <UART_SetConfig+0x190>
 8008ad0:	4ba5      	ldr	r3, [pc, #660]	@ (8008d68 <UART_SetConfig+0x338>)
 8008ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ad4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008ad8:	2b28      	cmp	r3, #40	@ 0x28
 8008ada:	d86d      	bhi.n	8008bb8 <UART_SetConfig+0x188>
 8008adc:	a201      	add	r2, pc, #4	@ (adr r2, 8008ae4 <UART_SetConfig+0xb4>)
 8008ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ae2:	bf00      	nop
 8008ae4:	08008b89 	.word	0x08008b89
 8008ae8:	08008bb9 	.word	0x08008bb9
 8008aec:	08008bb9 	.word	0x08008bb9
 8008af0:	08008bb9 	.word	0x08008bb9
 8008af4:	08008bb9 	.word	0x08008bb9
 8008af8:	08008bb9 	.word	0x08008bb9
 8008afc:	08008bb9 	.word	0x08008bb9
 8008b00:	08008bb9 	.word	0x08008bb9
 8008b04:	08008b91 	.word	0x08008b91
 8008b08:	08008bb9 	.word	0x08008bb9
 8008b0c:	08008bb9 	.word	0x08008bb9
 8008b10:	08008bb9 	.word	0x08008bb9
 8008b14:	08008bb9 	.word	0x08008bb9
 8008b18:	08008bb9 	.word	0x08008bb9
 8008b1c:	08008bb9 	.word	0x08008bb9
 8008b20:	08008bb9 	.word	0x08008bb9
 8008b24:	08008b99 	.word	0x08008b99
 8008b28:	08008bb9 	.word	0x08008bb9
 8008b2c:	08008bb9 	.word	0x08008bb9
 8008b30:	08008bb9 	.word	0x08008bb9
 8008b34:	08008bb9 	.word	0x08008bb9
 8008b38:	08008bb9 	.word	0x08008bb9
 8008b3c:	08008bb9 	.word	0x08008bb9
 8008b40:	08008bb9 	.word	0x08008bb9
 8008b44:	08008ba1 	.word	0x08008ba1
 8008b48:	08008bb9 	.word	0x08008bb9
 8008b4c:	08008bb9 	.word	0x08008bb9
 8008b50:	08008bb9 	.word	0x08008bb9
 8008b54:	08008bb9 	.word	0x08008bb9
 8008b58:	08008bb9 	.word	0x08008bb9
 8008b5c:	08008bb9 	.word	0x08008bb9
 8008b60:	08008bb9 	.word	0x08008bb9
 8008b64:	08008ba9 	.word	0x08008ba9
 8008b68:	08008bb9 	.word	0x08008bb9
 8008b6c:	08008bb9 	.word	0x08008bb9
 8008b70:	08008bb9 	.word	0x08008bb9
 8008b74:	08008bb9 	.word	0x08008bb9
 8008b78:	08008bb9 	.word	0x08008bb9
 8008b7c:	08008bb9 	.word	0x08008bb9
 8008b80:	08008bb9 	.word	0x08008bb9
 8008b84:	08008bb1 	.word	0x08008bb1
 8008b88:	2301      	movs	r3, #1
 8008b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b8e:	e326      	b.n	80091de <UART_SetConfig+0x7ae>
 8008b90:	2304      	movs	r3, #4
 8008b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b96:	e322      	b.n	80091de <UART_SetConfig+0x7ae>
 8008b98:	2308      	movs	r3, #8
 8008b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b9e:	e31e      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ba0:	2310      	movs	r3, #16
 8008ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ba6:	e31a      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ba8:	2320      	movs	r3, #32
 8008baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bae:	e316      	b.n	80091de <UART_SetConfig+0x7ae>
 8008bb0:	2340      	movs	r3, #64	@ 0x40
 8008bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bb6:	e312      	b.n	80091de <UART_SetConfig+0x7ae>
 8008bb8:	2380      	movs	r3, #128	@ 0x80
 8008bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bbe:	e30e      	b.n	80091de <UART_SetConfig+0x7ae>
 8008bc0:	697b      	ldr	r3, [r7, #20]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	4a69      	ldr	r2, [pc, #420]	@ (8008d6c <UART_SetConfig+0x33c>)
 8008bc6:	4293      	cmp	r3, r2
 8008bc8:	d130      	bne.n	8008c2c <UART_SetConfig+0x1fc>
 8008bca:	4b67      	ldr	r3, [pc, #412]	@ (8008d68 <UART_SetConfig+0x338>)
 8008bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bce:	f003 0307 	and.w	r3, r3, #7
 8008bd2:	2b05      	cmp	r3, #5
 8008bd4:	d826      	bhi.n	8008c24 <UART_SetConfig+0x1f4>
 8008bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bdc <UART_SetConfig+0x1ac>)
 8008bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bdc:	08008bf5 	.word	0x08008bf5
 8008be0:	08008bfd 	.word	0x08008bfd
 8008be4:	08008c05 	.word	0x08008c05
 8008be8:	08008c0d 	.word	0x08008c0d
 8008bec:	08008c15 	.word	0x08008c15
 8008bf0:	08008c1d 	.word	0x08008c1d
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfa:	e2f0      	b.n	80091de <UART_SetConfig+0x7ae>
 8008bfc:	2304      	movs	r3, #4
 8008bfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c02:	e2ec      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c04:	2308      	movs	r3, #8
 8008c06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0a:	e2e8      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c0c:	2310      	movs	r3, #16
 8008c0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c12:	e2e4      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c14:	2320      	movs	r3, #32
 8008c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c1a:	e2e0      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c1c:	2340      	movs	r3, #64	@ 0x40
 8008c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c22:	e2dc      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c24:	2380      	movs	r3, #128	@ 0x80
 8008c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c2a:	e2d8      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c2c:	697b      	ldr	r3, [r7, #20]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	4a4f      	ldr	r2, [pc, #316]	@ (8008d70 <UART_SetConfig+0x340>)
 8008c32:	4293      	cmp	r3, r2
 8008c34:	d130      	bne.n	8008c98 <UART_SetConfig+0x268>
 8008c36:	4b4c      	ldr	r3, [pc, #304]	@ (8008d68 <UART_SetConfig+0x338>)
 8008c38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3a:	f003 0307 	and.w	r3, r3, #7
 8008c3e:	2b05      	cmp	r3, #5
 8008c40:	d826      	bhi.n	8008c90 <UART_SetConfig+0x260>
 8008c42:	a201      	add	r2, pc, #4	@ (adr r2, 8008c48 <UART_SetConfig+0x218>)
 8008c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c48:	08008c61 	.word	0x08008c61
 8008c4c:	08008c69 	.word	0x08008c69
 8008c50:	08008c71 	.word	0x08008c71
 8008c54:	08008c79 	.word	0x08008c79
 8008c58:	08008c81 	.word	0x08008c81
 8008c5c:	08008c89 	.word	0x08008c89
 8008c60:	2300      	movs	r3, #0
 8008c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c66:	e2ba      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c68:	2304      	movs	r3, #4
 8008c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6e:	e2b6      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c70:	2308      	movs	r3, #8
 8008c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c76:	e2b2      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c78:	2310      	movs	r3, #16
 8008c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c7e:	e2ae      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c80:	2320      	movs	r3, #32
 8008c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c86:	e2aa      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c88:	2340      	movs	r3, #64	@ 0x40
 8008c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c8e:	e2a6      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c90:	2380      	movs	r3, #128	@ 0x80
 8008c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c96:	e2a2      	b.n	80091de <UART_SetConfig+0x7ae>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a35      	ldr	r2, [pc, #212]	@ (8008d74 <UART_SetConfig+0x344>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d130      	bne.n	8008d04 <UART_SetConfig+0x2d4>
 8008ca2:	4b31      	ldr	r3, [pc, #196]	@ (8008d68 <UART_SetConfig+0x338>)
 8008ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ca6:	f003 0307 	and.w	r3, r3, #7
 8008caa:	2b05      	cmp	r3, #5
 8008cac:	d826      	bhi.n	8008cfc <UART_SetConfig+0x2cc>
 8008cae:	a201      	add	r2, pc, #4	@ (adr r2, 8008cb4 <UART_SetConfig+0x284>)
 8008cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb4:	08008ccd 	.word	0x08008ccd
 8008cb8:	08008cd5 	.word	0x08008cd5
 8008cbc:	08008cdd 	.word	0x08008cdd
 8008cc0:	08008ce5 	.word	0x08008ce5
 8008cc4:	08008ced 	.word	0x08008ced
 8008cc8:	08008cf5 	.word	0x08008cf5
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cd2:	e284      	b.n	80091de <UART_SetConfig+0x7ae>
 8008cd4:	2304      	movs	r3, #4
 8008cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cda:	e280      	b.n	80091de <UART_SetConfig+0x7ae>
 8008cdc:	2308      	movs	r3, #8
 8008cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ce2:	e27c      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ce4:	2310      	movs	r3, #16
 8008ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cea:	e278      	b.n	80091de <UART_SetConfig+0x7ae>
 8008cec:	2320      	movs	r3, #32
 8008cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cf2:	e274      	b.n	80091de <UART_SetConfig+0x7ae>
 8008cf4:	2340      	movs	r3, #64	@ 0x40
 8008cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008cfa:	e270      	b.n	80091de <UART_SetConfig+0x7ae>
 8008cfc:	2380      	movs	r3, #128	@ 0x80
 8008cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d02:	e26c      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d04:	697b      	ldr	r3, [r7, #20]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a1b      	ldr	r2, [pc, #108]	@ (8008d78 <UART_SetConfig+0x348>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d142      	bne.n	8008d94 <UART_SetConfig+0x364>
 8008d0e:	4b16      	ldr	r3, [pc, #88]	@ (8008d68 <UART_SetConfig+0x338>)
 8008d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d12:	f003 0307 	and.w	r3, r3, #7
 8008d16:	2b05      	cmp	r3, #5
 8008d18:	d838      	bhi.n	8008d8c <UART_SetConfig+0x35c>
 8008d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8008d20 <UART_SetConfig+0x2f0>)
 8008d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d20:	08008d39 	.word	0x08008d39
 8008d24:	08008d41 	.word	0x08008d41
 8008d28:	08008d49 	.word	0x08008d49
 8008d2c:	08008d51 	.word	0x08008d51
 8008d30:	08008d7d 	.word	0x08008d7d
 8008d34:	08008d85 	.word	0x08008d85
 8008d38:	2300      	movs	r3, #0
 8008d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d3e:	e24e      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d40:	2304      	movs	r3, #4
 8008d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d46:	e24a      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d48:	2308      	movs	r3, #8
 8008d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d4e:	e246      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d50:	2310      	movs	r3, #16
 8008d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d56:	e242      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d58:	cfff69f3 	.word	0xcfff69f3
 8008d5c:	58000c00 	.word	0x58000c00
 8008d60:	11fff4ff 	.word	0x11fff4ff
 8008d64:	40011000 	.word	0x40011000
 8008d68:	58024400 	.word	0x58024400
 8008d6c:	40004400 	.word	0x40004400
 8008d70:	40004800 	.word	0x40004800
 8008d74:	40004c00 	.word	0x40004c00
 8008d78:	40005000 	.word	0x40005000
 8008d7c:	2320      	movs	r3, #32
 8008d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d82:	e22c      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d84:	2340      	movs	r3, #64	@ 0x40
 8008d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d8a:	e228      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d8c:	2380      	movs	r3, #128	@ 0x80
 8008d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008d92:	e224      	b.n	80091de <UART_SetConfig+0x7ae>
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4ab1      	ldr	r2, [pc, #708]	@ (8009060 <UART_SetConfig+0x630>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d176      	bne.n	8008e8c <UART_SetConfig+0x45c>
 8008d9e:	4bb1      	ldr	r3, [pc, #708]	@ (8009064 <UART_SetConfig+0x634>)
 8008da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008da2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008da6:	2b28      	cmp	r3, #40	@ 0x28
 8008da8:	d86c      	bhi.n	8008e84 <UART_SetConfig+0x454>
 8008daa:	a201      	add	r2, pc, #4	@ (adr r2, 8008db0 <UART_SetConfig+0x380>)
 8008dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db0:	08008e55 	.word	0x08008e55
 8008db4:	08008e85 	.word	0x08008e85
 8008db8:	08008e85 	.word	0x08008e85
 8008dbc:	08008e85 	.word	0x08008e85
 8008dc0:	08008e85 	.word	0x08008e85
 8008dc4:	08008e85 	.word	0x08008e85
 8008dc8:	08008e85 	.word	0x08008e85
 8008dcc:	08008e85 	.word	0x08008e85
 8008dd0:	08008e5d 	.word	0x08008e5d
 8008dd4:	08008e85 	.word	0x08008e85
 8008dd8:	08008e85 	.word	0x08008e85
 8008ddc:	08008e85 	.word	0x08008e85
 8008de0:	08008e85 	.word	0x08008e85
 8008de4:	08008e85 	.word	0x08008e85
 8008de8:	08008e85 	.word	0x08008e85
 8008dec:	08008e85 	.word	0x08008e85
 8008df0:	08008e65 	.word	0x08008e65
 8008df4:	08008e85 	.word	0x08008e85
 8008df8:	08008e85 	.word	0x08008e85
 8008dfc:	08008e85 	.word	0x08008e85
 8008e00:	08008e85 	.word	0x08008e85
 8008e04:	08008e85 	.word	0x08008e85
 8008e08:	08008e85 	.word	0x08008e85
 8008e0c:	08008e85 	.word	0x08008e85
 8008e10:	08008e6d 	.word	0x08008e6d
 8008e14:	08008e85 	.word	0x08008e85
 8008e18:	08008e85 	.word	0x08008e85
 8008e1c:	08008e85 	.word	0x08008e85
 8008e20:	08008e85 	.word	0x08008e85
 8008e24:	08008e85 	.word	0x08008e85
 8008e28:	08008e85 	.word	0x08008e85
 8008e2c:	08008e85 	.word	0x08008e85
 8008e30:	08008e75 	.word	0x08008e75
 8008e34:	08008e85 	.word	0x08008e85
 8008e38:	08008e85 	.word	0x08008e85
 8008e3c:	08008e85 	.word	0x08008e85
 8008e40:	08008e85 	.word	0x08008e85
 8008e44:	08008e85 	.word	0x08008e85
 8008e48:	08008e85 	.word	0x08008e85
 8008e4c:	08008e85 	.word	0x08008e85
 8008e50:	08008e7d 	.word	0x08008e7d
 8008e54:	2301      	movs	r3, #1
 8008e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e5a:	e1c0      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e5c:	2304      	movs	r3, #4
 8008e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e62:	e1bc      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e64:	2308      	movs	r3, #8
 8008e66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e6a:	e1b8      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e6c:	2310      	movs	r3, #16
 8008e6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e72:	e1b4      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e74:	2320      	movs	r3, #32
 8008e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e7a:	e1b0      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e7c:	2340      	movs	r3, #64	@ 0x40
 8008e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e82:	e1ac      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e84:	2380      	movs	r3, #128	@ 0x80
 8008e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008e8a:	e1a8      	b.n	80091de <UART_SetConfig+0x7ae>
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a75      	ldr	r2, [pc, #468]	@ (8009068 <UART_SetConfig+0x638>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d130      	bne.n	8008ef8 <UART_SetConfig+0x4c8>
 8008e96:	4b73      	ldr	r3, [pc, #460]	@ (8009064 <UART_SetConfig+0x634>)
 8008e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e9a:	f003 0307 	and.w	r3, r3, #7
 8008e9e:	2b05      	cmp	r3, #5
 8008ea0:	d826      	bhi.n	8008ef0 <UART_SetConfig+0x4c0>
 8008ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <UART_SetConfig+0x478>)
 8008ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea8:	08008ec1 	.word	0x08008ec1
 8008eac:	08008ec9 	.word	0x08008ec9
 8008eb0:	08008ed1 	.word	0x08008ed1
 8008eb4:	08008ed9 	.word	0x08008ed9
 8008eb8:	08008ee1 	.word	0x08008ee1
 8008ebc:	08008ee9 	.word	0x08008ee9
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ec6:	e18a      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ec8:	2304      	movs	r3, #4
 8008eca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ece:	e186      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ed0:	2308      	movs	r3, #8
 8008ed2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ed6:	e182      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ed8:	2310      	movs	r3, #16
 8008eda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ede:	e17e      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ee0:	2320      	movs	r3, #32
 8008ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ee6:	e17a      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ee8:	2340      	movs	r3, #64	@ 0x40
 8008eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008eee:	e176      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ef0:	2380      	movs	r3, #128	@ 0x80
 8008ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ef6:	e172      	b.n	80091de <UART_SetConfig+0x7ae>
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	4a5b      	ldr	r2, [pc, #364]	@ (800906c <UART_SetConfig+0x63c>)
 8008efe:	4293      	cmp	r3, r2
 8008f00:	d130      	bne.n	8008f64 <UART_SetConfig+0x534>
 8008f02:	4b58      	ldr	r3, [pc, #352]	@ (8009064 <UART_SetConfig+0x634>)
 8008f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f06:	f003 0307 	and.w	r3, r3, #7
 8008f0a:	2b05      	cmp	r3, #5
 8008f0c:	d826      	bhi.n	8008f5c <UART_SetConfig+0x52c>
 8008f0e:	a201      	add	r2, pc, #4	@ (adr r2, 8008f14 <UART_SetConfig+0x4e4>)
 8008f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f14:	08008f2d 	.word	0x08008f2d
 8008f18:	08008f35 	.word	0x08008f35
 8008f1c:	08008f3d 	.word	0x08008f3d
 8008f20:	08008f45 	.word	0x08008f45
 8008f24:	08008f4d 	.word	0x08008f4d
 8008f28:	08008f55 	.word	0x08008f55
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f32:	e154      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f34:	2304      	movs	r3, #4
 8008f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f3a:	e150      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f3c:	2308      	movs	r3, #8
 8008f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f42:	e14c      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f44:	2310      	movs	r3, #16
 8008f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f4a:	e148      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f4c:	2320      	movs	r3, #32
 8008f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f52:	e144      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f54:	2340      	movs	r3, #64	@ 0x40
 8008f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f5a:	e140      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f5c:	2380      	movs	r3, #128	@ 0x80
 8008f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008f62:	e13c      	b.n	80091de <UART_SetConfig+0x7ae>
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a41      	ldr	r2, [pc, #260]	@ (8009070 <UART_SetConfig+0x640>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	f040 8082 	bne.w	8009074 <UART_SetConfig+0x644>
 8008f70:	4b3c      	ldr	r3, [pc, #240]	@ (8009064 <UART_SetConfig+0x634>)
 8008f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008f78:	2b28      	cmp	r3, #40	@ 0x28
 8008f7a:	d86d      	bhi.n	8009058 <UART_SetConfig+0x628>
 8008f7c:	a201      	add	r2, pc, #4	@ (adr r2, 8008f84 <UART_SetConfig+0x554>)
 8008f7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f82:	bf00      	nop
 8008f84:	08009029 	.word	0x08009029
 8008f88:	08009059 	.word	0x08009059
 8008f8c:	08009059 	.word	0x08009059
 8008f90:	08009059 	.word	0x08009059
 8008f94:	08009059 	.word	0x08009059
 8008f98:	08009059 	.word	0x08009059
 8008f9c:	08009059 	.word	0x08009059
 8008fa0:	08009059 	.word	0x08009059
 8008fa4:	08009031 	.word	0x08009031
 8008fa8:	08009059 	.word	0x08009059
 8008fac:	08009059 	.word	0x08009059
 8008fb0:	08009059 	.word	0x08009059
 8008fb4:	08009059 	.word	0x08009059
 8008fb8:	08009059 	.word	0x08009059
 8008fbc:	08009059 	.word	0x08009059
 8008fc0:	08009059 	.word	0x08009059
 8008fc4:	08009039 	.word	0x08009039
 8008fc8:	08009059 	.word	0x08009059
 8008fcc:	08009059 	.word	0x08009059
 8008fd0:	08009059 	.word	0x08009059
 8008fd4:	08009059 	.word	0x08009059
 8008fd8:	08009059 	.word	0x08009059
 8008fdc:	08009059 	.word	0x08009059
 8008fe0:	08009059 	.word	0x08009059
 8008fe4:	08009041 	.word	0x08009041
 8008fe8:	08009059 	.word	0x08009059
 8008fec:	08009059 	.word	0x08009059
 8008ff0:	08009059 	.word	0x08009059
 8008ff4:	08009059 	.word	0x08009059
 8008ff8:	08009059 	.word	0x08009059
 8008ffc:	08009059 	.word	0x08009059
 8009000:	08009059 	.word	0x08009059
 8009004:	08009049 	.word	0x08009049
 8009008:	08009059 	.word	0x08009059
 800900c:	08009059 	.word	0x08009059
 8009010:	08009059 	.word	0x08009059
 8009014:	08009059 	.word	0x08009059
 8009018:	08009059 	.word	0x08009059
 800901c:	08009059 	.word	0x08009059
 8009020:	08009059 	.word	0x08009059
 8009024:	08009051 	.word	0x08009051
 8009028:	2301      	movs	r3, #1
 800902a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800902e:	e0d6      	b.n	80091de <UART_SetConfig+0x7ae>
 8009030:	2304      	movs	r3, #4
 8009032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009036:	e0d2      	b.n	80091de <UART_SetConfig+0x7ae>
 8009038:	2308      	movs	r3, #8
 800903a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800903e:	e0ce      	b.n	80091de <UART_SetConfig+0x7ae>
 8009040:	2310      	movs	r3, #16
 8009042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009046:	e0ca      	b.n	80091de <UART_SetConfig+0x7ae>
 8009048:	2320      	movs	r3, #32
 800904a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800904e:	e0c6      	b.n	80091de <UART_SetConfig+0x7ae>
 8009050:	2340      	movs	r3, #64	@ 0x40
 8009052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009056:	e0c2      	b.n	80091de <UART_SetConfig+0x7ae>
 8009058:	2380      	movs	r3, #128	@ 0x80
 800905a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800905e:	e0be      	b.n	80091de <UART_SetConfig+0x7ae>
 8009060:	40011400 	.word	0x40011400
 8009064:	58024400 	.word	0x58024400
 8009068:	40007800 	.word	0x40007800
 800906c:	40007c00 	.word	0x40007c00
 8009070:	40011800 	.word	0x40011800
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	4aad      	ldr	r2, [pc, #692]	@ (8009330 <UART_SetConfig+0x900>)
 800907a:	4293      	cmp	r3, r2
 800907c:	d176      	bne.n	800916c <UART_SetConfig+0x73c>
 800907e:	4bad      	ldr	r3, [pc, #692]	@ (8009334 <UART_SetConfig+0x904>)
 8009080:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009082:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009086:	2b28      	cmp	r3, #40	@ 0x28
 8009088:	d86c      	bhi.n	8009164 <UART_SetConfig+0x734>
 800908a:	a201      	add	r2, pc, #4	@ (adr r2, 8009090 <UART_SetConfig+0x660>)
 800908c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009090:	08009135 	.word	0x08009135
 8009094:	08009165 	.word	0x08009165
 8009098:	08009165 	.word	0x08009165
 800909c:	08009165 	.word	0x08009165
 80090a0:	08009165 	.word	0x08009165
 80090a4:	08009165 	.word	0x08009165
 80090a8:	08009165 	.word	0x08009165
 80090ac:	08009165 	.word	0x08009165
 80090b0:	0800913d 	.word	0x0800913d
 80090b4:	08009165 	.word	0x08009165
 80090b8:	08009165 	.word	0x08009165
 80090bc:	08009165 	.word	0x08009165
 80090c0:	08009165 	.word	0x08009165
 80090c4:	08009165 	.word	0x08009165
 80090c8:	08009165 	.word	0x08009165
 80090cc:	08009165 	.word	0x08009165
 80090d0:	08009145 	.word	0x08009145
 80090d4:	08009165 	.word	0x08009165
 80090d8:	08009165 	.word	0x08009165
 80090dc:	08009165 	.word	0x08009165
 80090e0:	08009165 	.word	0x08009165
 80090e4:	08009165 	.word	0x08009165
 80090e8:	08009165 	.word	0x08009165
 80090ec:	08009165 	.word	0x08009165
 80090f0:	0800914d 	.word	0x0800914d
 80090f4:	08009165 	.word	0x08009165
 80090f8:	08009165 	.word	0x08009165
 80090fc:	08009165 	.word	0x08009165
 8009100:	08009165 	.word	0x08009165
 8009104:	08009165 	.word	0x08009165
 8009108:	08009165 	.word	0x08009165
 800910c:	08009165 	.word	0x08009165
 8009110:	08009155 	.word	0x08009155
 8009114:	08009165 	.word	0x08009165
 8009118:	08009165 	.word	0x08009165
 800911c:	08009165 	.word	0x08009165
 8009120:	08009165 	.word	0x08009165
 8009124:	08009165 	.word	0x08009165
 8009128:	08009165 	.word	0x08009165
 800912c:	08009165 	.word	0x08009165
 8009130:	0800915d 	.word	0x0800915d
 8009134:	2301      	movs	r3, #1
 8009136:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800913a:	e050      	b.n	80091de <UART_SetConfig+0x7ae>
 800913c:	2304      	movs	r3, #4
 800913e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009142:	e04c      	b.n	80091de <UART_SetConfig+0x7ae>
 8009144:	2308      	movs	r3, #8
 8009146:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800914a:	e048      	b.n	80091de <UART_SetConfig+0x7ae>
 800914c:	2310      	movs	r3, #16
 800914e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009152:	e044      	b.n	80091de <UART_SetConfig+0x7ae>
 8009154:	2320      	movs	r3, #32
 8009156:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800915a:	e040      	b.n	80091de <UART_SetConfig+0x7ae>
 800915c:	2340      	movs	r3, #64	@ 0x40
 800915e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8009162:	e03c      	b.n	80091de <UART_SetConfig+0x7ae>
 8009164:	2380      	movs	r3, #128	@ 0x80
 8009166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800916a:	e038      	b.n	80091de <UART_SetConfig+0x7ae>
 800916c:	697b      	ldr	r3, [r7, #20]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	4a71      	ldr	r2, [pc, #452]	@ (8009338 <UART_SetConfig+0x908>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d130      	bne.n	80091d8 <UART_SetConfig+0x7a8>
 8009176:	4b6f      	ldr	r3, [pc, #444]	@ (8009334 <UART_SetConfig+0x904>)
 8009178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800917a:	f003 0307 	and.w	r3, r3, #7
 800917e:	2b05      	cmp	r3, #5
 8009180:	d826      	bhi.n	80091d0 <UART_SetConfig+0x7a0>
 8009182:	a201      	add	r2, pc, #4	@ (adr r2, 8009188 <UART_SetConfig+0x758>)
 8009184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009188:	080091a1 	.word	0x080091a1
 800918c:	080091a9 	.word	0x080091a9
 8009190:	080091b1 	.word	0x080091b1
 8009194:	080091b9 	.word	0x080091b9
 8009198:	080091c1 	.word	0x080091c1
 800919c:	080091c9 	.word	0x080091c9
 80091a0:	2302      	movs	r3, #2
 80091a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091a6:	e01a      	b.n	80091de <UART_SetConfig+0x7ae>
 80091a8:	2304      	movs	r3, #4
 80091aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ae:	e016      	b.n	80091de <UART_SetConfig+0x7ae>
 80091b0:	2308      	movs	r3, #8
 80091b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091b6:	e012      	b.n	80091de <UART_SetConfig+0x7ae>
 80091b8:	2310      	movs	r3, #16
 80091ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091be:	e00e      	b.n	80091de <UART_SetConfig+0x7ae>
 80091c0:	2320      	movs	r3, #32
 80091c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091c6:	e00a      	b.n	80091de <UART_SetConfig+0x7ae>
 80091c8:	2340      	movs	r3, #64	@ 0x40
 80091ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091ce:	e006      	b.n	80091de <UART_SetConfig+0x7ae>
 80091d0:	2380      	movs	r3, #128	@ 0x80
 80091d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80091d6:	e002      	b.n	80091de <UART_SetConfig+0x7ae>
 80091d8:	2380      	movs	r3, #128	@ 0x80
 80091da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80091de:	697b      	ldr	r3, [r7, #20]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	4a55      	ldr	r2, [pc, #340]	@ (8009338 <UART_SetConfig+0x908>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	f040 80f8 	bne.w	80093da <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80091ea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80091ee:	2b20      	cmp	r3, #32
 80091f0:	dc46      	bgt.n	8009280 <UART_SetConfig+0x850>
 80091f2:	2b02      	cmp	r3, #2
 80091f4:	db75      	blt.n	80092e2 <UART_SetConfig+0x8b2>
 80091f6:	3b02      	subs	r3, #2
 80091f8:	2b1e      	cmp	r3, #30
 80091fa:	d872      	bhi.n	80092e2 <UART_SetConfig+0x8b2>
 80091fc:	a201      	add	r2, pc, #4	@ (adr r2, 8009204 <UART_SetConfig+0x7d4>)
 80091fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009202:	bf00      	nop
 8009204:	08009287 	.word	0x08009287
 8009208:	080092e3 	.word	0x080092e3
 800920c:	0800928f 	.word	0x0800928f
 8009210:	080092e3 	.word	0x080092e3
 8009214:	080092e3 	.word	0x080092e3
 8009218:	080092e3 	.word	0x080092e3
 800921c:	0800929f 	.word	0x0800929f
 8009220:	080092e3 	.word	0x080092e3
 8009224:	080092e3 	.word	0x080092e3
 8009228:	080092e3 	.word	0x080092e3
 800922c:	080092e3 	.word	0x080092e3
 8009230:	080092e3 	.word	0x080092e3
 8009234:	080092e3 	.word	0x080092e3
 8009238:	080092e3 	.word	0x080092e3
 800923c:	080092af 	.word	0x080092af
 8009240:	080092e3 	.word	0x080092e3
 8009244:	080092e3 	.word	0x080092e3
 8009248:	080092e3 	.word	0x080092e3
 800924c:	080092e3 	.word	0x080092e3
 8009250:	080092e3 	.word	0x080092e3
 8009254:	080092e3 	.word	0x080092e3
 8009258:	080092e3 	.word	0x080092e3
 800925c:	080092e3 	.word	0x080092e3
 8009260:	080092e3 	.word	0x080092e3
 8009264:	080092e3 	.word	0x080092e3
 8009268:	080092e3 	.word	0x080092e3
 800926c:	080092e3 	.word	0x080092e3
 8009270:	080092e3 	.word	0x080092e3
 8009274:	080092e3 	.word	0x080092e3
 8009278:	080092e3 	.word	0x080092e3
 800927c:	080092d5 	.word	0x080092d5
 8009280:	2b40      	cmp	r3, #64	@ 0x40
 8009282:	d02a      	beq.n	80092da <UART_SetConfig+0x8aa>
 8009284:	e02d      	b.n	80092e2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8009286:	f7fe f851 	bl	800732c <HAL_RCCEx_GetD3PCLK1Freq>
 800928a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800928c:	e02f      	b.n	80092ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800928e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009292:	4618      	mov	r0, r3
 8009294:	f7fe f860 	bl	8007358 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009298:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800929a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800929c:	e027      	b.n	80092ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800929e:	f107 0318 	add.w	r3, r7, #24
 80092a2:	4618      	mov	r0, r3
 80092a4:	f7fe f9ac 	bl	8007600 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80092a8:	69fb      	ldr	r3, [r7, #28]
 80092aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092ac:	e01f      	b.n	80092ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80092ae:	4b21      	ldr	r3, [pc, #132]	@ (8009334 <UART_SetConfig+0x904>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0320 	and.w	r3, r3, #32
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d009      	beq.n	80092ce <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80092ba:	4b1e      	ldr	r3, [pc, #120]	@ (8009334 <UART_SetConfig+0x904>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	08db      	lsrs	r3, r3, #3
 80092c0:	f003 0303 	and.w	r3, r3, #3
 80092c4:	4a1d      	ldr	r2, [pc, #116]	@ (800933c <UART_SetConfig+0x90c>)
 80092c6:	fa22 f303 	lsr.w	r3, r2, r3
 80092ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80092cc:	e00f      	b.n	80092ee <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80092ce:	4b1b      	ldr	r3, [pc, #108]	@ (800933c <UART_SetConfig+0x90c>)
 80092d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092d2:	e00c      	b.n	80092ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80092d4:	4b1a      	ldr	r3, [pc, #104]	@ (8009340 <UART_SetConfig+0x910>)
 80092d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092d8:	e009      	b.n	80092ee <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80092da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80092de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092e0:	e005      	b.n	80092ee <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80092e2:	2300      	movs	r3, #0
 80092e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80092e6:	2301      	movs	r3, #1
 80092e8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80092ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	f000 81ee 	beq.w	80096d2 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092fa:	4a12      	ldr	r2, [pc, #72]	@ (8009344 <UART_SetConfig+0x914>)
 80092fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009300:	461a      	mov	r2, r3
 8009302:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009304:	fbb3 f3f2 	udiv	r3, r3, r2
 8009308:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	685a      	ldr	r2, [r3, #4]
 800930e:	4613      	mov	r3, r2
 8009310:	005b      	lsls	r3, r3, #1
 8009312:	4413      	add	r3, r2
 8009314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009316:	429a      	cmp	r2, r3
 8009318:	d305      	bcc.n	8009326 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800931a:	697b      	ldr	r3, [r7, #20]
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009322:	429a      	cmp	r2, r3
 8009324:	d910      	bls.n	8009348 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8009326:	2301      	movs	r3, #1
 8009328:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800932c:	e1d1      	b.n	80096d2 <UART_SetConfig+0xca2>
 800932e:	bf00      	nop
 8009330:	40011c00 	.word	0x40011c00
 8009334:	58024400 	.word	0x58024400
 8009338:	58000c00 	.word	0x58000c00
 800933c:	03d09000 	.word	0x03d09000
 8009340:	003d0900 	.word	0x003d0900
 8009344:	0800bb20 	.word	0x0800bb20
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800934a:	2200      	movs	r2, #0
 800934c:	60bb      	str	r3, [r7, #8]
 800934e:	60fa      	str	r2, [r7, #12]
 8009350:	697b      	ldr	r3, [r7, #20]
 8009352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009354:	4ac0      	ldr	r2, [pc, #768]	@ (8009658 <UART_SetConfig+0xc28>)
 8009356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800935a:	b29b      	uxth	r3, r3
 800935c:	2200      	movs	r2, #0
 800935e:	603b      	str	r3, [r7, #0]
 8009360:	607a      	str	r2, [r7, #4]
 8009362:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009366:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800936a:	f7f6 ffc1 	bl	80002f0 <__aeabi_uldivmod>
 800936e:	4602      	mov	r2, r0
 8009370:	460b      	mov	r3, r1
 8009372:	4610      	mov	r0, r2
 8009374:	4619      	mov	r1, r3
 8009376:	f04f 0200 	mov.w	r2, #0
 800937a:	f04f 0300 	mov.w	r3, #0
 800937e:	020b      	lsls	r3, r1, #8
 8009380:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009384:	0202      	lsls	r2, r0, #8
 8009386:	6979      	ldr	r1, [r7, #20]
 8009388:	6849      	ldr	r1, [r1, #4]
 800938a:	0849      	lsrs	r1, r1, #1
 800938c:	2000      	movs	r0, #0
 800938e:	460c      	mov	r4, r1
 8009390:	4605      	mov	r5, r0
 8009392:	eb12 0804 	adds.w	r8, r2, r4
 8009396:	eb43 0905 	adc.w	r9, r3, r5
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	685b      	ldr	r3, [r3, #4]
 800939e:	2200      	movs	r2, #0
 80093a0:	469a      	mov	sl, r3
 80093a2:	4693      	mov	fp, r2
 80093a4:	4652      	mov	r2, sl
 80093a6:	465b      	mov	r3, fp
 80093a8:	4640      	mov	r0, r8
 80093aa:	4649      	mov	r1, r9
 80093ac:	f7f6 ffa0 	bl	80002f0 <__aeabi_uldivmod>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4613      	mov	r3, r2
 80093b6:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80093b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80093be:	d308      	bcc.n	80093d2 <UART_SetConfig+0x9a2>
 80093c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80093c6:	d204      	bcs.n	80093d2 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80093ce:	60da      	str	r2, [r3, #12]
 80093d0:	e17f      	b.n	80096d2 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80093d8:	e17b      	b.n	80096d2 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80093da:	697b      	ldr	r3, [r7, #20]
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80093e2:	f040 80bd 	bne.w	8009560 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80093e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80093ea:	2b20      	cmp	r3, #32
 80093ec:	dc48      	bgt.n	8009480 <UART_SetConfig+0xa50>
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	db7b      	blt.n	80094ea <UART_SetConfig+0xaba>
 80093f2:	2b20      	cmp	r3, #32
 80093f4:	d879      	bhi.n	80094ea <UART_SetConfig+0xaba>
 80093f6:	a201      	add	r2, pc, #4	@ (adr r2, 80093fc <UART_SetConfig+0x9cc>)
 80093f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093fc:	08009487 	.word	0x08009487
 8009400:	0800948f 	.word	0x0800948f
 8009404:	080094eb 	.word	0x080094eb
 8009408:	080094eb 	.word	0x080094eb
 800940c:	08009497 	.word	0x08009497
 8009410:	080094eb 	.word	0x080094eb
 8009414:	080094eb 	.word	0x080094eb
 8009418:	080094eb 	.word	0x080094eb
 800941c:	080094a7 	.word	0x080094a7
 8009420:	080094eb 	.word	0x080094eb
 8009424:	080094eb 	.word	0x080094eb
 8009428:	080094eb 	.word	0x080094eb
 800942c:	080094eb 	.word	0x080094eb
 8009430:	080094eb 	.word	0x080094eb
 8009434:	080094eb 	.word	0x080094eb
 8009438:	080094eb 	.word	0x080094eb
 800943c:	080094b7 	.word	0x080094b7
 8009440:	080094eb 	.word	0x080094eb
 8009444:	080094eb 	.word	0x080094eb
 8009448:	080094eb 	.word	0x080094eb
 800944c:	080094eb 	.word	0x080094eb
 8009450:	080094eb 	.word	0x080094eb
 8009454:	080094eb 	.word	0x080094eb
 8009458:	080094eb 	.word	0x080094eb
 800945c:	080094eb 	.word	0x080094eb
 8009460:	080094eb 	.word	0x080094eb
 8009464:	080094eb 	.word	0x080094eb
 8009468:	080094eb 	.word	0x080094eb
 800946c:	080094eb 	.word	0x080094eb
 8009470:	080094eb 	.word	0x080094eb
 8009474:	080094eb 	.word	0x080094eb
 8009478:	080094eb 	.word	0x080094eb
 800947c:	080094dd 	.word	0x080094dd
 8009480:	2b40      	cmp	r3, #64	@ 0x40
 8009482:	d02e      	beq.n	80094e2 <UART_SetConfig+0xab2>
 8009484:	e031      	b.n	80094ea <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009486:	f7fc fd67 	bl	8005f58 <HAL_RCC_GetPCLK1Freq>
 800948a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800948c:	e033      	b.n	80094f6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800948e:	f7fc fd79 	bl	8005f84 <HAL_RCC_GetPCLK2Freq>
 8009492:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009494:	e02f      	b.n	80094f6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009496:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800949a:	4618      	mov	r0, r3
 800949c:	f7fd ff5c 	bl	8007358 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80094a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094a4:	e027      	b.n	80094f6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80094a6:	f107 0318 	add.w	r3, r7, #24
 80094aa:	4618      	mov	r0, r3
 80094ac:	f7fe f8a8 	bl	8007600 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094b4:	e01f      	b.n	80094f6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80094b6:	4b69      	ldr	r3, [pc, #420]	@ (800965c <UART_SetConfig+0xc2c>)
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f003 0320 	and.w	r3, r3, #32
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d009      	beq.n	80094d6 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80094c2:	4b66      	ldr	r3, [pc, #408]	@ (800965c <UART_SetConfig+0xc2c>)
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	08db      	lsrs	r3, r3, #3
 80094c8:	f003 0303 	and.w	r3, r3, #3
 80094cc:	4a64      	ldr	r2, [pc, #400]	@ (8009660 <UART_SetConfig+0xc30>)
 80094ce:	fa22 f303 	lsr.w	r3, r2, r3
 80094d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80094d4:	e00f      	b.n	80094f6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80094d6:	4b62      	ldr	r3, [pc, #392]	@ (8009660 <UART_SetConfig+0xc30>)
 80094d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094da:	e00c      	b.n	80094f6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80094dc:	4b61      	ldr	r3, [pc, #388]	@ (8009664 <UART_SetConfig+0xc34>)
 80094de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e0:	e009      	b.n	80094f6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80094e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e8:	e005      	b.n	80094f6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80094ea:	2300      	movs	r3, #0
 80094ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80094ee:	2301      	movs	r3, #1
 80094f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80094f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80094f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 80ea 	beq.w	80096d2 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009502:	4a55      	ldr	r2, [pc, #340]	@ (8009658 <UART_SetConfig+0xc28>)
 8009504:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009508:	461a      	mov	r2, r3
 800950a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800950c:	fbb3 f3f2 	udiv	r3, r3, r2
 8009510:	005a      	lsls	r2, r3, #1
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	085b      	lsrs	r3, r3, #1
 8009518:	441a      	add	r2, r3
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009522:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009526:	2b0f      	cmp	r3, #15
 8009528:	d916      	bls.n	8009558 <UART_SetConfig+0xb28>
 800952a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009530:	d212      	bcs.n	8009558 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009532:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009534:	b29b      	uxth	r3, r3
 8009536:	f023 030f 	bic.w	r3, r3, #15
 800953a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800953c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800953e:	085b      	lsrs	r3, r3, #1
 8009540:	b29b      	uxth	r3, r3
 8009542:	f003 0307 	and.w	r3, r3, #7
 8009546:	b29a      	uxth	r2, r3
 8009548:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800954a:	4313      	orrs	r3, r2
 800954c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009554:	60da      	str	r2, [r3, #12]
 8009556:	e0bc      	b.n	80096d2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8009558:	2301      	movs	r3, #1
 800955a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800955e:	e0b8      	b.n	80096d2 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009560:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009564:	2b20      	cmp	r3, #32
 8009566:	dc4b      	bgt.n	8009600 <UART_SetConfig+0xbd0>
 8009568:	2b00      	cmp	r3, #0
 800956a:	f2c0 8087 	blt.w	800967c <UART_SetConfig+0xc4c>
 800956e:	2b20      	cmp	r3, #32
 8009570:	f200 8084 	bhi.w	800967c <UART_SetConfig+0xc4c>
 8009574:	a201      	add	r2, pc, #4	@ (adr r2, 800957c <UART_SetConfig+0xb4c>)
 8009576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800957a:	bf00      	nop
 800957c:	08009607 	.word	0x08009607
 8009580:	0800960f 	.word	0x0800960f
 8009584:	0800967d 	.word	0x0800967d
 8009588:	0800967d 	.word	0x0800967d
 800958c:	08009617 	.word	0x08009617
 8009590:	0800967d 	.word	0x0800967d
 8009594:	0800967d 	.word	0x0800967d
 8009598:	0800967d 	.word	0x0800967d
 800959c:	08009627 	.word	0x08009627
 80095a0:	0800967d 	.word	0x0800967d
 80095a4:	0800967d 	.word	0x0800967d
 80095a8:	0800967d 	.word	0x0800967d
 80095ac:	0800967d 	.word	0x0800967d
 80095b0:	0800967d 	.word	0x0800967d
 80095b4:	0800967d 	.word	0x0800967d
 80095b8:	0800967d 	.word	0x0800967d
 80095bc:	08009637 	.word	0x08009637
 80095c0:	0800967d 	.word	0x0800967d
 80095c4:	0800967d 	.word	0x0800967d
 80095c8:	0800967d 	.word	0x0800967d
 80095cc:	0800967d 	.word	0x0800967d
 80095d0:	0800967d 	.word	0x0800967d
 80095d4:	0800967d 	.word	0x0800967d
 80095d8:	0800967d 	.word	0x0800967d
 80095dc:	0800967d 	.word	0x0800967d
 80095e0:	0800967d 	.word	0x0800967d
 80095e4:	0800967d 	.word	0x0800967d
 80095e8:	0800967d 	.word	0x0800967d
 80095ec:	0800967d 	.word	0x0800967d
 80095f0:	0800967d 	.word	0x0800967d
 80095f4:	0800967d 	.word	0x0800967d
 80095f8:	0800967d 	.word	0x0800967d
 80095fc:	0800966f 	.word	0x0800966f
 8009600:	2b40      	cmp	r3, #64	@ 0x40
 8009602:	d037      	beq.n	8009674 <UART_SetConfig+0xc44>
 8009604:	e03a      	b.n	800967c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009606:	f7fc fca7 	bl	8005f58 <HAL_RCC_GetPCLK1Freq>
 800960a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800960c:	e03c      	b.n	8009688 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800960e:	f7fc fcb9 	bl	8005f84 <HAL_RCC_GetPCLK2Freq>
 8009612:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009614:	e038      	b.n	8009688 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009616:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800961a:	4618      	mov	r0, r3
 800961c:	f7fd fe9c 	bl	8007358 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8009620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009624:	e030      	b.n	8009688 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009626:	f107 0318 	add.w	r3, r7, #24
 800962a:	4618      	mov	r0, r3
 800962c:	f7fd ffe8 	bl	8007600 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009634:	e028      	b.n	8009688 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009636:	4b09      	ldr	r3, [pc, #36]	@ (800965c <UART_SetConfig+0xc2c>)
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	f003 0320 	and.w	r3, r3, #32
 800963e:	2b00      	cmp	r3, #0
 8009640:	d012      	beq.n	8009668 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009642:	4b06      	ldr	r3, [pc, #24]	@ (800965c <UART_SetConfig+0xc2c>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	08db      	lsrs	r3, r3, #3
 8009648:	f003 0303 	and.w	r3, r3, #3
 800964c:	4a04      	ldr	r2, [pc, #16]	@ (8009660 <UART_SetConfig+0xc30>)
 800964e:	fa22 f303 	lsr.w	r3, r2, r3
 8009652:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009654:	e018      	b.n	8009688 <UART_SetConfig+0xc58>
 8009656:	bf00      	nop
 8009658:	0800bb20 	.word	0x0800bb20
 800965c:	58024400 	.word	0x58024400
 8009660:	03d09000 	.word	0x03d09000
 8009664:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8009668:	4b24      	ldr	r3, [pc, #144]	@ (80096fc <UART_SetConfig+0xccc>)
 800966a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800966c:	e00c      	b.n	8009688 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800966e:	4b24      	ldr	r3, [pc, #144]	@ (8009700 <UART_SetConfig+0xcd0>)
 8009670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009672:	e009      	b.n	8009688 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009674:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009678:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800967a:	e005      	b.n	8009688 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800967c:	2300      	movs	r3, #0
 800967e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009680:	2301      	movs	r3, #1
 8009682:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009686:	bf00      	nop
    }

    if (pclk != 0U)
 8009688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800968a:	2b00      	cmp	r3, #0
 800968c:	d021      	beq.n	80096d2 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009692:	4a1c      	ldr	r2, [pc, #112]	@ (8009704 <UART_SetConfig+0xcd4>)
 8009694:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009698:	461a      	mov	r2, r3
 800969a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800969c:	fbb3 f2f2 	udiv	r2, r3, r2
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	085b      	lsrs	r3, r3, #1
 80096a6:	441a      	add	r2, r3
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80096b0:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b4:	2b0f      	cmp	r3, #15
 80096b6:	d909      	bls.n	80096cc <UART_SetConfig+0xc9c>
 80096b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80096be:	d205      	bcs.n	80096cc <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80096c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c2:	b29a      	uxth	r2, r3
 80096c4:	697b      	ldr	r3, [r7, #20]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	60da      	str	r2, [r3, #12]
 80096ca:	e002      	b.n	80096d2 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80096cc:	2301      	movs	r3, #1
 80096ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80096da:	697b      	ldr	r3, [r7, #20]
 80096dc:	2201      	movs	r2, #1
 80096de:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	2200      	movs	r2, #0
 80096e6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	2200      	movs	r2, #0
 80096ec:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80096ee:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	3748      	adds	r7, #72	@ 0x48
 80096f6:	46bd      	mov	sp, r7
 80096f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096fc:	03d09000 	.word	0x03d09000
 8009700:	003d0900 	.word	0x003d0900
 8009704:	0800bb20 	.word	0x0800bb20

08009708 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009708:	b480      	push	{r7}
 800970a:	b083      	sub	sp, #12
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009714:	f003 0308 	and.w	r3, r3, #8
 8009718:	2b00      	cmp	r3, #0
 800971a:	d00a      	beq.n	8009732 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	685b      	ldr	r3, [r3, #4]
 8009722:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	430a      	orrs	r2, r1
 8009730:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009736:	f003 0301 	and.w	r3, r3, #1
 800973a:	2b00      	cmp	r3, #0
 800973c:	d00a      	beq.n	8009754 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	430a      	orrs	r2, r1
 8009752:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009758:	f003 0302 	and.w	r3, r3, #2
 800975c:	2b00      	cmp	r3, #0
 800975e:	d00a      	beq.n	8009776 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	430a      	orrs	r2, r1
 8009774:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800977a:	f003 0304 	and.w	r3, r3, #4
 800977e:	2b00      	cmp	r3, #0
 8009780:	d00a      	beq.n	8009798 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	430a      	orrs	r2, r1
 8009796:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800979c:	f003 0310 	and.w	r3, r3, #16
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d00a      	beq.n	80097ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	430a      	orrs	r2, r1
 80097b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097be:	f003 0320 	and.w	r3, r3, #32
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d00a      	beq.n	80097dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	689b      	ldr	r3, [r3, #8]
 80097cc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	430a      	orrs	r2, r1
 80097da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d01a      	beq.n	800981e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	685b      	ldr	r3, [r3, #4]
 80097ee:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	430a      	orrs	r2, r1
 80097fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009802:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009806:	d10a      	bne.n	800981e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	685b      	ldr	r3, [r3, #4]
 800980e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	430a      	orrs	r2, r1
 800981c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00a      	beq.n	8009840 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	430a      	orrs	r2, r1
 800983e:	605a      	str	r2, [r3, #4]
  }
}
 8009840:	bf00      	nop
 8009842:	370c      	adds	r7, #12
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b098      	sub	sp, #96	@ 0x60
 8009850:	af02      	add	r7, sp, #8
 8009852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	2200      	movs	r2, #0
 8009858:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800985c:	f7f7 fd44 	bl	80012e8 <HAL_GetTick>
 8009860:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f003 0308 	and.w	r3, r3, #8
 800986c:	2b08      	cmp	r3, #8
 800986e:	d12f      	bne.n	80098d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009870:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009874:	9300      	str	r3, [sp, #0]
 8009876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009878:	2200      	movs	r2, #0
 800987a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f000 f88e 	bl	80099a0 <UART_WaitOnFlagUntilTimeout>
 8009884:	4603      	mov	r3, r0
 8009886:	2b00      	cmp	r3, #0
 8009888:	d022      	beq.n	80098d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009892:	e853 3f00 	ldrex	r3, [r3]
 8009896:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800989a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800989e:	653b      	str	r3, [r7, #80]	@ 0x50
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	461a      	mov	r2, r3
 80098a6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80098a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80098aa:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ac:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80098b0:	e841 2300 	strex	r3, r2, [r1]
 80098b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80098b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1e6      	bne.n	800988a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2220      	movs	r2, #32
 80098c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098cc:	2303      	movs	r3, #3
 80098ce:	e063      	b.n	8009998 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	f003 0304 	and.w	r3, r3, #4
 80098da:	2b04      	cmp	r3, #4
 80098dc:	d149      	bne.n	8009972 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80098de:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80098e6:	2200      	movs	r2, #0
 80098e8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f000 f857 	bl	80099a0 <UART_WaitOnFlagUntilTimeout>
 80098f2:	4603      	mov	r3, r0
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d03c      	beq.n	8009972 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009900:	e853 3f00 	ldrex	r3, [r3]
 8009904:	623b      	str	r3, [r7, #32]
   return(result);
 8009906:	6a3b      	ldr	r3, [r7, #32]
 8009908:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800990c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	461a      	mov	r2, r3
 8009914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009916:	633b      	str	r3, [r7, #48]	@ 0x30
 8009918:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800991a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800991c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800991e:	e841 2300 	strex	r3, r2, [r1]
 8009922:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009926:	2b00      	cmp	r3, #0
 8009928:	d1e6      	bne.n	80098f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	3308      	adds	r3, #8
 8009930:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	e853 3f00 	ldrex	r3, [r3]
 8009938:	60fb      	str	r3, [r7, #12]
   return(result);
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f023 0301 	bic.w	r3, r3, #1
 8009940:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	3308      	adds	r3, #8
 8009948:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800994a:	61fa      	str	r2, [r7, #28]
 800994c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800994e:	69b9      	ldr	r1, [r7, #24]
 8009950:	69fa      	ldr	r2, [r7, #28]
 8009952:	e841 2300 	strex	r3, r2, [r1]
 8009956:	617b      	str	r3, [r7, #20]
   return(result);
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d1e5      	bne.n	800992a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	2220      	movs	r2, #32
 8009962:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800996e:	2303      	movs	r3, #3
 8009970:	e012      	b.n	8009998 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2220      	movs	r2, #32
 8009976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2220      	movs	r2, #32
 800997e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2200      	movs	r2, #0
 8009986:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2200      	movs	r2, #0
 800998c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	2200      	movs	r2, #0
 8009992:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009996:	2300      	movs	r3, #0
}
 8009998:	4618      	mov	r0, r3
 800999a:	3758      	adds	r7, #88	@ 0x58
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}

080099a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b084      	sub	sp, #16
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	60f8      	str	r0, [r7, #12]
 80099a8:	60b9      	str	r1, [r7, #8]
 80099aa:	603b      	str	r3, [r7, #0]
 80099ac:	4613      	mov	r3, r2
 80099ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099b0:	e04f      	b.n	8009a52 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099b2:	69bb      	ldr	r3, [r7, #24]
 80099b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099b8:	d04b      	beq.n	8009a52 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099ba:	f7f7 fc95 	bl	80012e8 <HAL_GetTick>
 80099be:	4602      	mov	r2, r0
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	1ad3      	subs	r3, r2, r3
 80099c4:	69ba      	ldr	r2, [r7, #24]
 80099c6:	429a      	cmp	r2, r3
 80099c8:	d302      	bcc.n	80099d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80099ca:	69bb      	ldr	r3, [r7, #24]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d101      	bne.n	80099d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80099d0:	2303      	movs	r3, #3
 80099d2:	e04e      	b.n	8009a72 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	f003 0304 	and.w	r3, r3, #4
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d037      	beq.n	8009a52 <UART_WaitOnFlagUntilTimeout+0xb2>
 80099e2:	68bb      	ldr	r3, [r7, #8]
 80099e4:	2b80      	cmp	r3, #128	@ 0x80
 80099e6:	d034      	beq.n	8009a52 <UART_WaitOnFlagUntilTimeout+0xb2>
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	2b40      	cmp	r3, #64	@ 0x40
 80099ec:	d031      	beq.n	8009a52 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	69db      	ldr	r3, [r3, #28]
 80099f4:	f003 0308 	and.w	r3, r3, #8
 80099f8:	2b08      	cmp	r3, #8
 80099fa:	d110      	bne.n	8009a1e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	2208      	movs	r2, #8
 8009a02:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a04:	68f8      	ldr	r0, [r7, #12]
 8009a06:	f000 f921 	bl	8009c4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2208      	movs	r2, #8
 8009a0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	2200      	movs	r2, #0
 8009a16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e029      	b.n	8009a72 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	69db      	ldr	r3, [r3, #28]
 8009a24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009a28:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009a2c:	d111      	bne.n	8009a52 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009a36:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009a38:	68f8      	ldr	r0, [r7, #12]
 8009a3a:	f000 f907 	bl	8009c4c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2220      	movs	r2, #32
 8009a42:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e00f      	b.n	8009a72 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	69da      	ldr	r2, [r3, #28]
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	4013      	ands	r3, r2
 8009a5c:	68ba      	ldr	r2, [r7, #8]
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	bf0c      	ite	eq
 8009a62:	2301      	moveq	r3, #1
 8009a64:	2300      	movne	r3, #0
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	461a      	mov	r2, r3
 8009a6a:	79fb      	ldrb	r3, [r7, #7]
 8009a6c:	429a      	cmp	r2, r3
 8009a6e:	d0a0      	beq.n	80099b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a70:	2300      	movs	r3, #0
}
 8009a72:	4618      	mov	r0, r3
 8009a74:	3710      	adds	r7, #16
 8009a76:	46bd      	mov	sp, r7
 8009a78:	bd80      	pop	{r7, pc}
	...

08009a7c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b096      	sub	sp, #88	@ 0x58
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	4613      	mov	r3, r2
 8009a88:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	88fa      	ldrh	r2, [r7, #6]
 8009a94:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2222      	movs	r2, #34	@ 0x22
 8009aa4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d02d      	beq.n	8009b0e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ab8:	4a40      	ldr	r2, [pc, #256]	@ (8009bbc <UART_Start_Receive_DMA+0x140>)
 8009aba:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ac2:	4a3f      	ldr	r2, [pc, #252]	@ (8009bc0 <UART_Start_Receive_DMA+0x144>)
 8009ac4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009acc:	4a3d      	ldr	r2, [pc, #244]	@ (8009bc4 <UART_Start_Receive_DMA+0x148>)
 8009ace:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	3324      	adds	r3, #36	@ 0x24
 8009ae6:	4619      	mov	r1, r3
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009aec:	461a      	mov	r2, r3
 8009aee:	88fb      	ldrh	r3, [r7, #6]
 8009af0:	f7f8 fbd2 	bl	8002298 <HAL_DMA_Start_IT>
 8009af4:	4603      	mov	r3, r0
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d009      	beq.n	8009b0e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	2210      	movs	r2, #16
 8009afe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	2220      	movs	r2, #32
 8009b06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	e051      	b.n	8009bb2 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	691b      	ldr	r3, [r3, #16]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d018      	beq.n	8009b48 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b1e:	e853 3f00 	ldrex	r3, [r3]
 8009b22:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009b2a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	461a      	mov	r2, r3
 8009b32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b36:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b38:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009b3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009b3c:	e841 2300 	strex	r3, r2, [r1]
 8009b40:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d1e6      	bne.n	8009b16 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	3308      	adds	r3, #8
 8009b4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b52:	e853 3f00 	ldrex	r3, [r3]
 8009b56:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5a:	f043 0301 	orr.w	r3, r3, #1
 8009b5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	3308      	adds	r3, #8
 8009b66:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009b68:	637a      	str	r2, [r7, #52]	@ 0x34
 8009b6a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009b6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009b70:	e841 2300 	strex	r3, r2, [r1]
 8009b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1e5      	bne.n	8009b48 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	3308      	adds	r3, #8
 8009b82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	e853 3f00 	ldrex	r3, [r3]
 8009b8a:	613b      	str	r3, [r7, #16]
   return(result);
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	3308      	adds	r3, #8
 8009b9a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009b9c:	623a      	str	r2, [r7, #32]
 8009b9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba0:	69f9      	ldr	r1, [r7, #28]
 8009ba2:	6a3a      	ldr	r2, [r7, #32]
 8009ba4:	e841 2300 	strex	r3, r2, [r1]
 8009ba8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009baa:	69bb      	ldr	r3, [r7, #24]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d1e5      	bne.n	8009b7c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3758      	adds	r7, #88	@ 0x58
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}
 8009bba:	bf00      	nop
 8009bbc:	08009d19 	.word	0x08009d19
 8009bc0:	08009e41 	.word	0x08009e41
 8009bc4:	08009e7f 	.word	0x08009e7f

08009bc8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009bc8:	b480      	push	{r7}
 8009bca:	b08f      	sub	sp, #60	@ 0x3c
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd6:	6a3b      	ldr	r3, [r7, #32]
 8009bd8:	e853 3f00 	ldrex	r3, [r3]
 8009bdc:	61fb      	str	r3, [r7, #28]
   return(result);
 8009bde:	69fb      	ldr	r3, [r7, #28]
 8009be0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009be4:	637b      	str	r3, [r7, #52]	@ 0x34
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	461a      	mov	r2, r3
 8009bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009bf0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bf6:	e841 2300 	strex	r3, r2, [r1]
 8009bfa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d1e6      	bne.n	8009bd0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	3308      	adds	r3, #8
 8009c08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	e853 3f00 	ldrex	r3, [r3]
 8009c10:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009c18:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	3308      	adds	r3, #8
 8009c20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c22:	61ba      	str	r2, [r7, #24]
 8009c24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c26:	6979      	ldr	r1, [r7, #20]
 8009c28:	69ba      	ldr	r2, [r7, #24]
 8009c2a:	e841 2300 	strex	r3, r2, [r1]
 8009c2e:	613b      	str	r3, [r7, #16]
   return(result);
 8009c30:	693b      	ldr	r3, [r7, #16]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1e5      	bne.n	8009c02 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8009c3e:	bf00      	nop
 8009c40:	373c      	adds	r7, #60	@ 0x3c
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr
	...

08009c4c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009c4c:	b480      	push	{r7}
 8009c4e:	b095      	sub	sp, #84	@ 0x54
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c5c:	e853 3f00 	ldrex	r3, [r3]
 8009c60:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c68:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	461a      	mov	r2, r3
 8009c70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c72:	643b      	str	r3, [r7, #64]	@ 0x40
 8009c74:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c7a:	e841 2300 	strex	r3, r2, [r1]
 8009c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1e6      	bne.n	8009c54 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	3308      	adds	r3, #8
 8009c8c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8e:	6a3b      	ldr	r3, [r7, #32]
 8009c90:	e853 3f00 	ldrex	r3, [r3]
 8009c94:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c96:	69fa      	ldr	r2, [r7, #28]
 8009c98:	4b1e      	ldr	r3, [pc, #120]	@ (8009d14 <UART_EndRxTransfer+0xc8>)
 8009c9a:	4013      	ands	r3, r2
 8009c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	3308      	adds	r3, #8
 8009ca4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ca6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009caa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cae:	e841 2300 	strex	r3, r2, [r1]
 8009cb2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d1e5      	bne.n	8009c86 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d118      	bne.n	8009cf4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	e853 3f00 	ldrex	r3, [r3]
 8009cce:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	f023 0310 	bic.w	r3, r3, #16
 8009cd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	461a      	mov	r2, r3
 8009cde:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009ce0:	61bb      	str	r3, [r7, #24]
 8009ce2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce4:	6979      	ldr	r1, [r7, #20]
 8009ce6:	69ba      	ldr	r2, [r7, #24]
 8009ce8:	e841 2300 	strex	r3, r2, [r1]
 8009cec:	613b      	str	r3, [r7, #16]
   return(result);
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e6      	bne.n	8009cc2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2220      	movs	r2, #32
 8009cf8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	2200      	movs	r2, #0
 8009d06:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009d08:	bf00      	nop
 8009d0a:	3754      	adds	r7, #84	@ 0x54
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr
 8009d14:	effffffe 	.word	0xeffffffe

08009d18 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b09c      	sub	sp, #112	@ 0x70
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d24:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	69db      	ldr	r3, [r3, #28]
 8009d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d2e:	d071      	beq.n	8009e14 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 8009d30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d32:	2200      	movs	r2, #0
 8009d34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d38:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d3e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d40:	e853 3f00 	ldrex	r3, [r3]
 8009d44:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009d46:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d48:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009d4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	461a      	mov	r2, r3
 8009d54:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d56:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009d58:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009d5c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009d5e:	e841 2300 	strex	r3, r2, [r1]
 8009d62:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009d64:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d1e6      	bne.n	8009d38 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	3308      	adds	r3, #8
 8009d70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d74:	e853 3f00 	ldrex	r3, [r3]
 8009d78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d7c:	f023 0301 	bic.w	r3, r3, #1
 8009d80:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	3308      	adds	r3, #8
 8009d88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009d8a:	647a      	str	r2, [r7, #68]	@ 0x44
 8009d8c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d8e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d92:	e841 2300 	strex	r3, r2, [r1]
 8009d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d1e5      	bne.n	8009d6a <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009d9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	3308      	adds	r3, #8
 8009da4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009da8:	e853 3f00 	ldrex	r3, [r3]
 8009dac:	623b      	str	r3, [r7, #32]
   return(result);
 8009dae:	6a3b      	ldr	r3, [r7, #32]
 8009db0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009db4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	3308      	adds	r3, #8
 8009dbc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009dbe:	633a      	str	r2, [r7, #48]	@ 0x30
 8009dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009dc4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dc6:	e841 2300 	strex	r3, r2, [r1]
 8009dca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d1e5      	bne.n	8009d9e <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009dd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dd4:	2220      	movs	r2, #32
 8009dd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009dda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009ddc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d118      	bne.n	8009e14 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009de2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009de8:	693b      	ldr	r3, [r7, #16]
 8009dea:	e853 3f00 	ldrex	r3, [r3]
 8009dee:	60fb      	str	r3, [r7, #12]
   return(result);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f023 0310 	bic.w	r3, r3, #16
 8009df6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009df8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	461a      	mov	r2, r3
 8009dfe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e00:	61fb      	str	r3, [r7, #28]
 8009e02:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e04:	69b9      	ldr	r1, [r7, #24]
 8009e06:	69fa      	ldr	r2, [r7, #28]
 8009e08:	e841 2300 	strex	r3, r2, [r1]
 8009e0c:	617b      	str	r3, [r7, #20]
   return(result);
 8009e0e:	697b      	ldr	r3, [r7, #20]
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d1e6      	bne.n	8009de2 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e14:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e16:	2200      	movs	r2, #0
 8009e18:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e1c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e1e:	2b01      	cmp	r3, #1
 8009e20:	d107      	bne.n	8009e32 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009e24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e28:	4619      	mov	r1, r3
 8009e2a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e2c:	f7fe fdf4 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e30:	e002      	b.n	8009e38 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 8009e32:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8009e34:	f7f6 ff4a 	bl	8000ccc <HAL_UART_RxCpltCallback>
}
 8009e38:	bf00      	nop
 8009e3a:	3770      	adds	r7, #112	@ 0x70
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}

08009e40 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e4c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	2201      	movs	r2, #1
 8009e52:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e58:	2b01      	cmp	r3, #1
 8009e5a:	d109      	bne.n	8009e70 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009e62:	085b      	lsrs	r3, r3, #1
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	4619      	mov	r1, r3
 8009e68:	68f8      	ldr	r0, [r7, #12]
 8009e6a:	f7fe fdd5 	bl	8008a18 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009e6e:	e002      	b.n	8009e76 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f7fe fdbd 	bl	80089f0 <HAL_UART_RxHalfCpltCallback>
}
 8009e76:	bf00      	nop
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b086      	sub	sp, #24
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e8a:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009e8c:	697b      	ldr	r3, [r7, #20]
 8009e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e92:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009e9a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ea6:	2b80      	cmp	r3, #128	@ 0x80
 8009ea8:	d109      	bne.n	8009ebe <UART_DMAError+0x40>
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	2b21      	cmp	r3, #33	@ 0x21
 8009eae:	d106      	bne.n	8009ebe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009eb0:	697b      	ldr	r3, [r7, #20]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009eb8:	6978      	ldr	r0, [r7, #20]
 8009eba:	f7ff fe85 	bl	8009bc8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	689b      	ldr	r3, [r3, #8]
 8009ec4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ec8:	2b40      	cmp	r3, #64	@ 0x40
 8009eca:	d109      	bne.n	8009ee0 <UART_DMAError+0x62>
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2b22      	cmp	r3, #34	@ 0x22
 8009ed0:	d106      	bne.n	8009ee0 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	2200      	movs	r2, #0
 8009ed6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009eda:	6978      	ldr	r0, [r7, #20]
 8009edc:	f7ff feb6 	bl	8009c4c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ee6:	f043 0210 	orr.w	r2, r3, #16
 8009eea:	697b      	ldr	r3, [r7, #20]
 8009eec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009ef0:	6978      	ldr	r0, [r7, #20]
 8009ef2:	f7fe fd87 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009ef6:	bf00      	nop
 8009ef8:	3718      	adds	r7, #24
 8009efa:	46bd      	mov	sp, r7
 8009efc:	bd80      	pop	{r7, pc}

08009efe <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b084      	sub	sp, #16
 8009f02:	af00      	add	r7, sp, #0
 8009f04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	2200      	movs	r2, #0
 8009f10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2200      	movs	r2, #0
 8009f18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f1c:	68f8      	ldr	r0, [r7, #12]
 8009f1e:	f7fe fd71 	bl	8008a04 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f22:	bf00      	nop
 8009f24:	3710      	adds	r7, #16
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}

08009f2a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f2a:	b580      	push	{r7, lr}
 8009f2c:	b088      	sub	sp, #32
 8009f2e:	af00      	add	r7, sp, #0
 8009f30:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	e853 3f00 	ldrex	r3, [r3]
 8009f3e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009f46:	61fb      	str	r3, [r7, #28]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	61bb      	str	r3, [r7, #24]
 8009f52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f54:	6979      	ldr	r1, [r7, #20]
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	e841 2300 	strex	r3, r2, [r1]
 8009f5c:	613b      	str	r3, [r7, #16]
   return(result);
 8009f5e:	693b      	ldr	r3, [r7, #16]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d1e6      	bne.n	8009f32 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2220      	movs	r2, #32
 8009f68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f72:	6878      	ldr	r0, [r7, #4]
 8009f74:	f7fe fd32 	bl	80089dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f78:	bf00      	nop
 8009f7a:	3720      	adds	r7, #32
 8009f7c:	46bd      	mov	sp, r7
 8009f7e:	bd80      	pop	{r7, pc}

08009f80 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009f80:	b480      	push	{r7}
 8009f82:	b083      	sub	sp, #12
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009f88:	bf00      	nop
 8009f8a:	370c      	adds	r7, #12
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr

08009f94 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009f9c:	bf00      	nop
 8009f9e:	370c      	adds	r7, #12
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa6:	4770      	bx	lr

08009fa8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009fb0:	bf00      	nop
 8009fb2:	370c      	adds	r7, #12
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b085      	sub	sp, #20
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fca:	2b01      	cmp	r3, #1
 8009fcc:	d101      	bne.n	8009fd2 <HAL_UARTEx_DisableFifoMode+0x16>
 8009fce:	2302      	movs	r3, #2
 8009fd0:	e027      	b.n	800a022 <HAL_UARTEx_DisableFifoMode+0x66>
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2224      	movs	r2, #36	@ 0x24
 8009fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	681a      	ldr	r2, [r3, #0]
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f022 0201 	bic.w	r2, r2, #1
 8009ff8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a000:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2200      	movs	r2, #0
 800a006:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	68fa      	ldr	r2, [r7, #12]
 800a00e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	2220      	movs	r2, #32
 800a014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2200      	movs	r2, #0
 800a01c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a020:	2300      	movs	r3, #0
}
 800a022:	4618      	mov	r0, r3
 800a024:	3714      	adds	r7, #20
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr

0800a02e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a02e:	b580      	push	{r7, lr}
 800a030:	b084      	sub	sp, #16
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a03e:	2b01      	cmp	r3, #1
 800a040:	d101      	bne.n	800a046 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a042:	2302      	movs	r3, #2
 800a044:	e02d      	b.n	800a0a2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2201      	movs	r2, #1
 800a04a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	2224      	movs	r2, #36	@ 0x24
 800a052:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	681a      	ldr	r2, [r3, #0]
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f022 0201 	bic.w	r2, r2, #1
 800a06c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	683a      	ldr	r2, [r7, #0]
 800a07e:	430a      	orrs	r2, r1
 800a080:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 f850 	bl	800a128 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	68fa      	ldr	r2, [r7, #12]
 800a08e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2220      	movs	r2, #32
 800a094:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	2200      	movs	r2, #0
 800a09c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a0a0:	2300      	movs	r3, #0
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3710      	adds	r7, #16
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b084      	sub	sp, #16
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	6078      	str	r0, [r7, #4]
 800a0b2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d101      	bne.n	800a0c2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a0be:	2302      	movs	r3, #2
 800a0c0:	e02d      	b.n	800a11e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	2224      	movs	r2, #36	@ 0x24
 800a0ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f022 0201 	bic.w	r2, r2, #1
 800a0e8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	689b      	ldr	r3, [r3, #8]
 800a0f0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	683a      	ldr	r2, [r7, #0]
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 f812 	bl	800a128 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	2220      	movs	r2, #32
 800a110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2200      	movs	r2, #0
 800a118:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3710      	adds	r7, #16
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
	...

0800a128 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a128:	b480      	push	{r7}
 800a12a:	b085      	sub	sp, #20
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a134:	2b00      	cmp	r3, #0
 800a136:	d108      	bne.n	800a14a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2201      	movs	r2, #1
 800a13c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	2201      	movs	r2, #1
 800a144:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a148:	e031      	b.n	800a1ae <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a14a:	2310      	movs	r3, #16
 800a14c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a14e:	2310      	movs	r3, #16
 800a150:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	689b      	ldr	r3, [r3, #8]
 800a158:	0e5b      	lsrs	r3, r3, #25
 800a15a:	b2db      	uxtb	r3, r3
 800a15c:	f003 0307 	and.w	r3, r3, #7
 800a160:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	689b      	ldr	r3, [r3, #8]
 800a168:	0f5b      	lsrs	r3, r3, #29
 800a16a:	b2db      	uxtb	r3, r3
 800a16c:	f003 0307 	and.w	r3, r3, #7
 800a170:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a172:	7bbb      	ldrb	r3, [r7, #14]
 800a174:	7b3a      	ldrb	r2, [r7, #12]
 800a176:	4911      	ldr	r1, [pc, #68]	@ (800a1bc <UARTEx_SetNbDataToProcess+0x94>)
 800a178:	5c8a      	ldrb	r2, [r1, r2]
 800a17a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a17e:	7b3a      	ldrb	r2, [r7, #12]
 800a180:	490f      	ldr	r1, [pc, #60]	@ (800a1c0 <UARTEx_SetNbDataToProcess+0x98>)
 800a182:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a184:	fb93 f3f2 	sdiv	r3, r3, r2
 800a188:	b29a      	uxth	r2, r3
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a190:	7bfb      	ldrb	r3, [r7, #15]
 800a192:	7b7a      	ldrb	r2, [r7, #13]
 800a194:	4909      	ldr	r1, [pc, #36]	@ (800a1bc <UARTEx_SetNbDataToProcess+0x94>)
 800a196:	5c8a      	ldrb	r2, [r1, r2]
 800a198:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a19c:	7b7a      	ldrb	r2, [r7, #13]
 800a19e:	4908      	ldr	r1, [pc, #32]	@ (800a1c0 <UARTEx_SetNbDataToProcess+0x98>)
 800a1a0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a1a2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a1a6:	b29a      	uxth	r2, r3
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a1ae:	bf00      	nop
 800a1b0:	3714      	adds	r7, #20
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr
 800a1ba:	bf00      	nop
 800a1bc:	0800bb38 	.word	0x0800bb38
 800a1c0:	0800bb40 	.word	0x0800bb40

0800a1c4 <arm_conv_f32>:
 800a1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c8:	b08b      	sub	sp, #44	@ 0x2c
 800a1ca:	4299      	cmp	r1, r3
 800a1cc:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a1ce:	d205      	bcs.n	800a1dc <arm_conv_f32+0x18>
 800a1d0:	4606      	mov	r6, r0
 800a1d2:	460c      	mov	r4, r1
 800a1d4:	4610      	mov	r0, r2
 800a1d6:	4619      	mov	r1, r3
 800a1d8:	4632      	mov	r2, r6
 800a1da:	4623      	mov	r3, r4
 800a1dc:	f103 4b80 	add.w	fp, r3, #1073741824	@ 0x40000000
 800a1e0:	3101      	adds	r1, #1
 800a1e2:	1ac9      	subs	r1, r1, r3
 800a1e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a1e8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800a1ec:	9101      	str	r1, [sp, #4]
 800a1ee:	1e59      	subs	r1, r3, #1
 800a1f0:	eb02 070b 	add.w	r7, r2, fp
 800a1f4:	f000 8277 	beq.w	800a6e6 <arm_conv_f32+0x522>
 800a1f8:	eddf 7aaf 	vldr	s15, [pc, #700]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a1fc:	f102 0904 	add.w	r9, r2, #4
 800a200:	46aa      	mov	sl, r5
 800a202:	4680      	mov	r8, r0
 800a204:	2401      	movs	r4, #1
 800a206:	f014 0603 	ands.w	r6, r4, #3
 800a20a:	d01b      	beq.n	800a244 <arm_conv_f32+0x80>
 800a20c:	ed92 7a00 	vldr	s14, [r2]
 800a210:	edd8 6a00 	vldr	s13, [r8]
 800a214:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a218:	3e01      	subs	r6, #1
 800a21a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a21e:	d011      	beq.n	800a244 <arm_conv_f32+0x80>
 800a220:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a224:	edd8 6a01 	vldr	s13, [r8, #4]
 800a228:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a22c:	2e01      	cmp	r6, #1
 800a22e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a232:	d007      	beq.n	800a244 <arm_conv_f32+0x80>
 800a234:	ed98 7a02 	vldr	s14, [r8, #8]
 800a238:	ed52 6a02 	vldr	s13, [r2, #-8]
 800a23c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a240:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a244:	3401      	adds	r4, #1
 800a246:	42a3      	cmp	r3, r4
 800a248:	ecea 7a01 	vstmia	sl!, {s15}
 800a24c:	464a      	mov	r2, r9
 800a24e:	d03a      	beq.n	800a2c6 <arm_conv_f32+0x102>
 800a250:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 800a254:	f000 824c 	beq.w	800a6f0 <arm_conv_f32+0x52c>
 800a258:	f100 0210 	add.w	r2, r0, #16
 800a25c:	ea4f 180e 	mov.w	r8, lr, lsl #4
 800a260:	eddf 7a95 	vldr	s15, [pc, #596]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a264:	eb02 0c08 	add.w	ip, r2, r8
 800a268:	f1a9 0610 	sub.w	r6, r9, #16
 800a26c:	ed12 7a04 	vldr	s14, [r2, #-16]
 800a270:	edd6 3a04 	vldr	s7, [r6, #16]
 800a274:	ed12 6a03 	vldr	s12, [r2, #-12]
 800a278:	ed96 4a03 	vldr	s8, [r6, #12]
 800a27c:	ed52 6a02 	vldr	s13, [r2, #-8]
 800a280:	edd6 4a02 	vldr	s9, [r6, #8]
 800a284:	ed52 5a01 	vldr	s11, [r2, #-4]
 800a288:	ed96 5a01 	vldr	s10, [r6, #4]
 800a28c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a290:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a294:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a298:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800a29c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a2a0:	ee65 6a85 	vmul.f32	s13, s11, s10
 800a2a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a2a8:	3210      	adds	r2, #16
 800a2aa:	4594      	cmp	ip, r2
 800a2ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a2b0:	f1a6 0610 	sub.w	r6, r6, #16
 800a2b4:	d1da      	bne.n	800a26c <arm_conv_f32+0xa8>
 800a2b6:	ebce 7e0e 	rsb	lr, lr, lr, lsl #28
 800a2ba:	eb09 120e 	add.w	r2, r9, lr, lsl #4
 800a2be:	4480      	add	r8, r0
 800a2c0:	f109 0904 	add.w	r9, r9, #4
 800a2c4:	e79f      	b.n	800a206 <arm_conv_f32+0x42>
 800a2c6:	2b03      	cmp	r3, #3
 800a2c8:	445d      	add	r5, fp
 800a2ca:	f240 80e9 	bls.w	800a4a0 <arm_conv_f32+0x2dc>
 800a2ce:	9b01      	ldr	r3, [sp, #4]
 800a2d0:	089a      	lsrs	r2, r3, #2
 800a2d2:	9202      	str	r2, [sp, #8]
 800a2d4:	f000 8203 	beq.w	800a6de <arm_conv_f32+0x51a>
 800a2d8:	ea4f 0894 	mov.w	r8, r4, lsr #2
 800a2dc:	ea4f 1308 	mov.w	r3, r8, lsl #4
 800a2e0:	0112      	lsls	r2, r2, #4
 800a2e2:	f004 0603 	and.w	r6, r4, #3
 800a2e6:	9203      	str	r2, [sp, #12]
 800a2e8:	f1a3 0a10 	sub.w	sl, r3, #16
 800a2ec:	f1a3 020c 	sub.w	r2, r3, #12
 800a2f0:	3b08      	subs	r3, #8
 800a2f2:	9204      	str	r2, [sp, #16]
 800a2f4:	9305      	str	r3, [sp, #20]
 800a2f6:	f106 39ff 	add.w	r9, r6, #4294967295
 800a2fa:	e9cd 7008 	strd	r7, r0, [sp, #32]
 800a2fe:	9a03      	ldr	r2, [sp, #12]
 800a300:	f100 0c1c 	add.w	ip, r0, #28
 800a304:	e9cd 4106 	strd	r4, r1, [sp, #24]
 800a308:	464c      	mov	r4, r9
 800a30a:	e9dd 9004 	ldrd	r9, r0, [sp, #16]
 800a30e:	ebc8 7e08 	rsb	lr, r8, r8, lsl #28
 800a312:	f1a7 0310 	sub.w	r3, r7, #16
 800a316:	eb07 1e0e 	add.w	lr, r7, lr, lsl #4
 800a31a:	eb05 0b02 	add.w	fp, r5, r2
 800a31e:	461f      	mov	r7, r3
 800a320:	3510      	adds	r5, #16
 800a322:	ed9f 6a65 	vldr	s12, [pc, #404]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a326:	ed1c 1a07 	vldr	s2, [ip, #-28]	@ 0xffffffe4
 800a32a:	ed5c 1a06 	vldr	s3, [ip, #-24]	@ 0xffffffe8
 800a32e:	ed1c 2a05 	vldr	s4, [ip, #-20]	@ 0xffffffec
 800a332:	eeb0 5a46 	vmov.f32	s10, s12
 800a336:	eef0 4a46 	vmov.f32	s9, s12
 800a33a:	eef0 5a46 	vmov.f32	s11, s12
 800a33e:	463a      	mov	r2, r7
 800a340:	4663      	mov	r3, ip
 800a342:	4641      	mov	r1, r8
 800a344:	edd2 6a04 	vldr	s13, [r2, #16]
 800a348:	ed13 0a04 	vldr	s0, [r3, #-16]
 800a34c:	ed92 7a03 	vldr	s14, [r2, #12]
 800a350:	edd2 7a02 	vldr	s15, [r2, #8]
 800a354:	edd2 0a01 	vldr	s1, [r2, #4]
 800a358:	ee21 3aa6 	vmul.f32	s6, s3, s13
 800a35c:	ee62 3a26 	vmul.f32	s7, s4, s13
 800a360:	ee61 2a26 	vmul.f32	s5, s2, s13
 800a364:	ed13 1a03 	vldr	s2, [r3, #-12]
 800a368:	ee66 6a80 	vmul.f32	s13, s13, s0
 800a36c:	ee21 4a87 	vmul.f32	s8, s3, s14
 800a370:	ee73 4a24 	vadd.f32	s9, s6, s9
 800a374:	ee33 5a85 	vadd.f32	s10, s7, s10
 800a378:	ee22 3a07 	vmul.f32	s6, s4, s14
 800a37c:	ed53 1a02 	vldr	s3, [r3, #-8]
 800a380:	ee72 2aa5 	vadd.f32	s5, s5, s11
 800a384:	ee36 6a86 	vadd.f32	s12, s13, s12
 800a388:	ee60 3a07 	vmul.f32	s7, s0, s14
 800a38c:	ee27 7a01 	vmul.f32	s14, s14, s2
 800a390:	ee33 3a24 	vadd.f32	s6, s6, s9
 800a394:	ee37 7a06 	vadd.f32	s14, s14, s12
 800a398:	ee74 2a22 	vadd.f32	s5, s8, s5
 800a39c:	ee60 4a27 	vmul.f32	s9, s0, s15
 800a3a0:	ee22 4a27 	vmul.f32	s8, s4, s15
 800a3a4:	ee73 3a85 	vadd.f32	s7, s7, s10
 800a3a8:	ed13 2a01 	vldr	s4, [r3, #-4]
 800a3ac:	ee21 5a27 	vmul.f32	s10, s2, s15
 800a3b0:	ee67 7aa1 	vmul.f32	s15, s15, s3
 800a3b4:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a3b8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a3bc:	ee34 4a22 	vadd.f32	s8, s8, s5
 800a3c0:	ee60 5a20 	vmul.f32	s11, s0, s1
 800a3c4:	ee21 3a20 	vmul.f32	s6, s2, s1
 800a3c8:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a3cc:	ee21 7aa0 	vmul.f32	s14, s3, s1
 800a3d0:	ee20 6a82 	vmul.f32	s12, s1, s4
 800a3d4:	3901      	subs	r1, #1
 800a3d6:	f1a2 0210 	sub.w	r2, r2, #16
 800a3da:	ee75 5a84 	vadd.f32	s11, s11, s8
 800a3de:	ee73 4a24 	vadd.f32	s9, s6, s9
 800a3e2:	ee37 5a05 	vadd.f32	s10, s14, s10
 800a3e6:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a3ea:	f103 0310 	add.w	r3, r3, #16
 800a3ee:	d1a9      	bne.n	800a344 <arm_conv_f32+0x180>
 800a3f0:	eb0a 030c 	add.w	r3, sl, ip
 800a3f4:	2e00      	cmp	r6, #0
 800a3f6:	d042      	beq.n	800a47e <arm_conv_f32+0x2ba>
 800a3f8:	edde 7a00 	vldr	s15, [lr]
 800a3fc:	ed93 4a00 	vldr	s8, [r3]
 800a400:	ee61 6a27 	vmul.f32	s13, s2, s15
 800a404:	ee61 3aa7 	vmul.f32	s7, s3, s15
 800a408:	ee22 7a27 	vmul.f32	s14, s4, s15
 800a40c:	ee64 7a27 	vmul.f32	s15, s8, s15
 800a410:	ee75 5aa6 	vadd.f32	s11, s11, s13
 800a414:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800a418:	ee35 5a07 	vadd.f32	s10, s10, s14
 800a41c:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a420:	eb09 030c 	add.w	r3, r9, ip
 800a424:	b35c      	cbz	r4, 800a47e <arm_conv_f32+0x2ba>
 800a426:	ed5e 7a01 	vldr	s15, [lr, #-4]
 800a42a:	edd3 6a00 	vldr	s13, [r3]
 800a42e:	ee21 7aa7 	vmul.f32	s14, s3, s15
 800a432:	ee22 3a27 	vmul.f32	s6, s4, s15
 800a436:	ee67 3a84 	vmul.f32	s7, s15, s8
 800a43a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a43e:	2c01      	cmp	r4, #1
 800a440:	ee75 5a87 	vadd.f32	s11, s11, s14
 800a444:	ee74 4a83 	vadd.f32	s9, s9, s6
 800a448:	ee35 5a23 	vadd.f32	s10, s10, s7
 800a44c:	ee36 6a27 	vadd.f32	s12, s12, s15
 800a450:	eb00 030c 	add.w	r3, r0, ip
 800a454:	d013      	beq.n	800a47e <arm_conv_f32+0x2ba>
 800a456:	ed1e 7a02 	vldr	s14, [lr, #-8]
 800a45a:	edd3 3a00 	vldr	s7, [r3]
 800a45e:	ee62 7a07 	vmul.f32	s15, s4, s14
 800a462:	ee27 4a04 	vmul.f32	s8, s14, s8
 800a466:	ee67 6a26 	vmul.f32	s13, s14, s13
 800a46a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a46e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a472:	ee74 4a84 	vadd.f32	s9, s9, s8
 800a476:	ee35 5a26 	vadd.f32	s10, s10, s13
 800a47a:	ee36 6a07 	vadd.f32	s12, s12, s14
 800a47e:	45ab      	cmp	fp, r5
 800a480:	ed45 5a04 	vstr	s11, [r5, #-16]
 800a484:	ed45 4a03 	vstr	s9, [r5, #-12]
 800a488:	ed05 5a02 	vstr	s10, [r5, #-8]
 800a48c:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a490:	f10c 0c10 	add.w	ip, ip, #16
 800a494:	f105 0310 	add.w	r3, r5, #16
 800a498:	f000 809e 	beq.w	800a5d8 <arm_conv_f32+0x414>
 800a49c:	461d      	mov	r5, r3
 800a49e:	e740      	b.n	800a322 <arm_conv_f32+0x15e>
 800a4a0:	9a01      	ldr	r2, [sp, #4]
 800a4a2:	46ac      	mov	ip, r5
 800a4a4:	2a00      	cmp	r2, #0
 800a4a6:	d037      	beq.n	800a518 <arm_conv_f32+0x354>
 800a4a8:	9a01      	ldr	r2, [sp, #4]
 800a4aa:	ed9f 6a03 	vldr	s12, [pc, #12]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a4ae:	0096      	lsls	r6, r2, #2
 800a4b0:	eb05 0c06 	add.w	ip, r5, r6
 800a4b4:	4604      	mov	r4, r0
 800a4b6:	e021      	b.n	800a4fc <arm_conv_f32+0x338>
 800a4b8:	00000000 	.word	0x00000000
 800a4bc:	edd7 7a00 	vldr	s15, [r7]
 800a4c0:	ecb2 7a01 	vldmia	r2!, {s14}
 800a4c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a4c8:	ee77 7a86 	vadd.f32	s15, s15, s12
 800a4cc:	b189      	cbz	r1, 800a4f2 <arm_conv_f32+0x32e>
 800a4ce:	ed17 7a01 	vldr	s14, [r7, #-4]
 800a4d2:	edd4 6a01 	vldr	s13, [r4, #4]
 800a4d6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a4da:	2b02      	cmp	r3, #2
 800a4dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4e0:	d007      	beq.n	800a4f2 <arm_conv_f32+0x32e>
 800a4e2:	ed94 7a02 	vldr	s14, [r4, #8]
 800a4e6:	ed57 6a02 	vldr	s13, [r7, #-8]
 800a4ea:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a4ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a4f2:	ece5 7a01 	vstmia	r5!, {s15}
 800a4f6:	4565      	cmp	r5, ip
 800a4f8:	4614      	mov	r4, r2
 800a4fa:	d00a      	beq.n	800a512 <arm_conv_f32+0x34e>
 800a4fc:	4622      	mov	r2, r4
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1dc      	bne.n	800a4bc <arm_conv_f32+0x2f8>
 800a502:	ed5f 7a13 	vldr	s15, [pc, #-76]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a506:	ece5 7a01 	vstmia	r5!, {s15}
 800a50a:	1d22      	adds	r2, r4, #4
 800a50c:	4565      	cmp	r5, ip
 800a50e:	4614      	mov	r4, r2
 800a510:	d1f4      	bne.n	800a4fc <arm_conv_f32+0x338>
 800a512:	4430      	add	r0, r6
 800a514:	2900      	cmp	r1, #0
 800a516:	d059      	beq.n	800a5cc <arm_conv_f32+0x408>
 800a518:	088d      	lsrs	r5, r1, #2
 800a51a:	ed5f 5a19 	vldr	s11, [pc, #-100]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a51e:	d058      	beq.n	800a5d2 <arm_conv_f32+0x40e>
 800a520:	f100 0210 	add.w	r2, r0, #16
 800a524:	f1a7 0310 	sub.w	r3, r7, #16
 800a528:	462c      	mov	r4, r5
 800a52a:	ed52 6a04 	vldr	s13, [r2, #-16]
 800a52e:	edd3 3a04 	vldr	s7, [r3, #16]
 800a532:	ed12 7a03 	vldr	s14, [r2, #-12]
 800a536:	ed93 4a03 	vldr	s8, [r3, #12]
 800a53a:	ed52 7a02 	vldr	s15, [r2, #-8]
 800a53e:	edd3 4a02 	vldr	s9, [r3, #8]
 800a542:	ed12 6a01 	vldr	s12, [r2, #-4]
 800a546:	ed93 5a01 	vldr	s10, [r3, #4]
 800a54a:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800a54e:	ee27 7a04 	vmul.f32	s14, s14, s8
 800a552:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800a556:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800a55a:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a55e:	ee66 6a05 	vmul.f32	s13, s12, s10
 800a562:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a566:	3c01      	subs	r4, #1
 800a568:	f102 0210 	add.w	r2, r2, #16
 800a56c:	ee76 5aa7 	vadd.f32	s11, s13, s15
 800a570:	f1a3 0310 	sub.w	r3, r3, #16
 800a574:	d1d9      	bne.n	800a52a <arm_conv_f32+0x366>
 800a576:	ebc5 7305 	rsb	r3, r5, r5, lsl #28
 800a57a:	eb07 1303 	add.w	r3, r7, r3, lsl #4
 800a57e:	eb00 1505 	add.w	r5, r0, r5, lsl #4
 800a582:	f011 0203 	ands.w	r2, r1, #3
 800a586:	d01b      	beq.n	800a5c0 <arm_conv_f32+0x3fc>
 800a588:	edd3 7a00 	vldr	s15, [r3]
 800a58c:	ed95 7a00 	vldr	s14, [r5]
 800a590:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a594:	3a01      	subs	r2, #1
 800a596:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a59a:	d011      	beq.n	800a5c0 <arm_conv_f32+0x3fc>
 800a59c:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a5a0:	ed95 7a01 	vldr	s14, [r5, #4]
 800a5a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a5a8:	2a01      	cmp	r2, #1
 800a5aa:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a5ae:	d007      	beq.n	800a5c0 <arm_conv_f32+0x3fc>
 800a5b0:	edd5 7a02 	vldr	s15, [r5, #8]
 800a5b4:	ed13 7a02 	vldr	s14, [r3, #-8]
 800a5b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a5bc:	ee75 5aa7 	vadd.f32	s11, s11, s15
 800a5c0:	3901      	subs	r1, #1
 800a5c2:	ecec 5a01 	vstmia	ip!, {s11}
 800a5c6:	f100 0004 	add.w	r0, r0, #4
 800a5ca:	d1a5      	bne.n	800a518 <arm_conv_f32+0x354>
 800a5cc:	b00b      	add	sp, #44	@ 0x2c
 800a5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d2:	463b      	mov	r3, r7
 800a5d4:	4605      	mov	r5, r0
 800a5d6:	e7d4      	b.n	800a582 <arm_conv_f32+0x3be>
 800a5d8:	9b02      	ldr	r3, [sp, #8]
 800a5da:	e9dd 7008 	ldrd	r7, r0, [sp, #32]
 800a5de:	009b      	lsls	r3, r3, #2
 800a5e0:	9302      	str	r3, [sp, #8]
 800a5e2:	9b03      	ldr	r3, [sp, #12]
 800a5e4:	e9dd 4106 	ldrd	r4, r1, [sp, #24]
 800a5e8:	4403      	add	r3, r0
 800a5ea:	465d      	mov	r5, fp
 800a5ec:	469e      	mov	lr, r3
 800a5ee:	9b01      	ldr	r3, [sp, #4]
 800a5f0:	f013 0c03 	ands.w	ip, r3, #3
 800a5f4:	d075      	beq.n	800a6e2 <arm_conv_f32+0x51e>
 800a5f6:	9b02      	ldr	r3, [sp, #8]
 800a5f8:	ea4f 0a94 	mov.w	sl, r4, lsr #2
 800a5fc:	f004 0403 	and.w	r4, r4, #3
 800a600:	f104 3bff 	add.w	fp, r4, #4294967295
 800a604:	f103 0801 	add.w	r8, r3, #1
 800a608:	ea4f 130a 	mov.w	r3, sl, lsl #4
 800a60c:	e9cd 7002 	strd	r7, r0, [sp, #8]
 800a610:	ebca 790a 	rsb	r9, sl, sl, lsl #28
 800a614:	eb00 0888 	add.w	r8, r0, r8, lsl #2
 800a618:	f1a7 0210 	sub.w	r2, r7, #16
 800a61c:	4618      	mov	r0, r3
 800a61e:	465b      	mov	r3, fp
 800a620:	eb07 1909 	add.w	r9, r7, r9, lsl #4
 800a624:	468b      	mov	fp, r1
 800a626:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 800a62a:	4621      	mov	r1, r4
 800a62c:	4617      	mov	r7, r2
 800a62e:	461c      	mov	r4, r3
 800a630:	ed5f 7a5f 	vldr	s15, [pc, #-380]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a634:	f10e 0210 	add.w	r2, lr, #16
 800a638:	463b      	mov	r3, r7
 800a63a:	4656      	mov	r6, sl
 800a63c:	ed12 7a04 	vldr	s14, [r2, #-16]
 800a640:	edd3 3a04 	vldr	s7, [r3, #16]
 800a644:	ed12 6a03 	vldr	s12, [r2, #-12]
 800a648:	ed93 4a03 	vldr	s8, [r3, #12]
 800a64c:	ed52 6a02 	vldr	s13, [r2, #-8]
 800a650:	edd3 4a02 	vldr	s9, [r3, #8]
 800a654:	ed52 5a01 	vldr	s11, [r2, #-4]
 800a658:	ed93 5a01 	vldr	s10, [r3, #4]
 800a65c:	ee27 7a23 	vmul.f32	s14, s14, s7
 800a660:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a664:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a668:	ee26 7aa4 	vmul.f32	s14, s13, s9
 800a66c:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a670:	ee65 6a85 	vmul.f32	s13, s11, s10
 800a674:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a678:	3e01      	subs	r6, #1
 800a67a:	f102 0210 	add.w	r2, r2, #16
 800a67e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a682:	f1a3 0310 	sub.w	r3, r3, #16
 800a686:	d1d9      	bne.n	800a63c <arm_conv_f32+0x478>
 800a688:	4486      	add	lr, r0
 800a68a:	b1d1      	cbz	r1, 800a6c2 <arm_conv_f32+0x4fe>
 800a68c:	ed99 7a00 	vldr	s14, [r9]
 800a690:	edde 6a00 	vldr	s13, [lr]
 800a694:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a698:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a69c:	b18c      	cbz	r4, 800a6c2 <arm_conv_f32+0x4fe>
 800a69e:	ed19 7a01 	vldr	s14, [r9, #-4]
 800a6a2:	edde 6a01 	vldr	s13, [lr, #4]
 800a6a6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a6aa:	2c01      	cmp	r4, #1
 800a6ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a6b0:	d007      	beq.n	800a6c2 <arm_conv_f32+0x4fe>
 800a6b2:	ed9e 7a02 	vldr	s14, [lr, #8]
 800a6b6:	ed59 6a02 	vldr	s13, [r9, #-8]
 800a6ba:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a6be:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a6c2:	ece5 7a01 	vstmia	r5!, {s15}
 800a6c6:	4565      	cmp	r5, ip
 800a6c8:	46c6      	mov	lr, r8
 800a6ca:	f108 0804 	add.w	r8, r8, #4
 800a6ce:	d1af      	bne.n	800a630 <arm_conv_f32+0x46c>
 800a6d0:	e9dd 7002 	ldrd	r7, r0, [sp, #8]
 800a6d4:	4659      	mov	r1, fp
 800a6d6:	9b01      	ldr	r3, [sp, #4]
 800a6d8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a6dc:	e71c      	b.n	800a518 <arm_conv_f32+0x354>
 800a6de:	4686      	mov	lr, r0
 800a6e0:	e785      	b.n	800a5ee <arm_conv_f32+0x42a>
 800a6e2:	46ac      	mov	ip, r5
 800a6e4:	e7f7      	b.n	800a6d6 <arm_conv_f32+0x512>
 800a6e6:	9a01      	ldr	r2, [sp, #4]
 800a6e8:	2a00      	cmp	r2, #0
 800a6ea:	f47f aedd 	bne.w	800a4a8 <arm_conv_f32+0x2e4>
 800a6ee:	e76d      	b.n	800a5cc <arm_conv_f32+0x408>
 800a6f0:	ed5f 7a8f 	vldr	s15, [pc, #-572]	@ 800a4b8 <arm_conv_f32+0x2f4>
 800a6f4:	4680      	mov	r8, r0
 800a6f6:	e5e3      	b.n	800a2c0 <arm_conv_f32+0xfc>

0800a6f8 <memset>:
 800a6f8:	4402      	add	r2, r0
 800a6fa:	4603      	mov	r3, r0
 800a6fc:	4293      	cmp	r3, r2
 800a6fe:	d100      	bne.n	800a702 <memset+0xa>
 800a700:	4770      	bx	lr
 800a702:	f803 1b01 	strb.w	r1, [r3], #1
 800a706:	e7f9      	b.n	800a6fc <memset+0x4>

0800a708 <__libc_init_array>:
 800a708:	b570      	push	{r4, r5, r6, lr}
 800a70a:	4d0d      	ldr	r5, [pc, #52]	@ (800a740 <__libc_init_array+0x38>)
 800a70c:	4c0d      	ldr	r4, [pc, #52]	@ (800a744 <__libc_init_array+0x3c>)
 800a70e:	1b64      	subs	r4, r4, r5
 800a710:	10a4      	asrs	r4, r4, #2
 800a712:	2600      	movs	r6, #0
 800a714:	42a6      	cmp	r6, r4
 800a716:	d109      	bne.n	800a72c <__libc_init_array+0x24>
 800a718:	4d0b      	ldr	r5, [pc, #44]	@ (800a748 <__libc_init_array+0x40>)
 800a71a:	4c0c      	ldr	r4, [pc, #48]	@ (800a74c <__libc_init_array+0x44>)
 800a71c:	f000 fde4 	bl	800b2e8 <_init>
 800a720:	1b64      	subs	r4, r4, r5
 800a722:	10a4      	asrs	r4, r4, #2
 800a724:	2600      	movs	r6, #0
 800a726:	42a6      	cmp	r6, r4
 800a728:	d105      	bne.n	800a736 <__libc_init_array+0x2e>
 800a72a:	bd70      	pop	{r4, r5, r6, pc}
 800a72c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a730:	4798      	blx	r3
 800a732:	3601      	adds	r6, #1
 800a734:	e7ee      	b.n	800a714 <__libc_init_array+0xc>
 800a736:	f855 3b04 	ldr.w	r3, [r5], #4
 800a73a:	4798      	blx	r3
 800a73c:	3601      	adds	r6, #1
 800a73e:	e7f2      	b.n	800a726 <__libc_init_array+0x1e>
 800a740:	0800bd28 	.word	0x0800bd28
 800a744:	0800bd28 	.word	0x0800bd28
 800a748:	0800bd28 	.word	0x0800bd28
 800a74c:	0800bd2c 	.word	0x0800bd2c

0800a750 <cos>:
 800a750:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a752:	eeb0 7b40 	vmov.f64	d7, d0
 800a756:	ee17 3a90 	vmov	r3, s15
 800a75a:	4a21      	ldr	r2, [pc, #132]	@ (800a7e0 <cos+0x90>)
 800a75c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a760:	4293      	cmp	r3, r2
 800a762:	d806      	bhi.n	800a772 <cos+0x22>
 800a764:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 800a7d8 <cos+0x88>
 800a768:	b005      	add	sp, #20
 800a76a:	f85d eb04 	ldr.w	lr, [sp], #4
 800a76e:	f000 b83b 	b.w	800a7e8 <__kernel_cos>
 800a772:	4a1c      	ldr	r2, [pc, #112]	@ (800a7e4 <cos+0x94>)
 800a774:	4293      	cmp	r3, r2
 800a776:	d904      	bls.n	800a782 <cos+0x32>
 800a778:	ee30 0b40 	vsub.f64	d0, d0, d0
 800a77c:	b005      	add	sp, #20
 800a77e:	f85d fb04 	ldr.w	pc, [sp], #4
 800a782:	4668      	mov	r0, sp
 800a784:	f000 f8f0 	bl	800a968 <__ieee754_rem_pio2>
 800a788:	f000 0003 	and.w	r0, r0, #3
 800a78c:	2801      	cmp	r0, #1
 800a78e:	d009      	beq.n	800a7a4 <cos+0x54>
 800a790:	2802      	cmp	r0, #2
 800a792:	d010      	beq.n	800a7b6 <cos+0x66>
 800a794:	b9b0      	cbnz	r0, 800a7c4 <cos+0x74>
 800a796:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a79a:	ed9d 0b00 	vldr	d0, [sp]
 800a79e:	f000 f823 	bl	800a7e8 <__kernel_cos>
 800a7a2:	e7eb      	b.n	800a77c <cos+0x2c>
 800a7a4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7a8:	ed9d 0b00 	vldr	d0, [sp]
 800a7ac:	f000 f884 	bl	800a8b8 <__kernel_sin>
 800a7b0:	eeb1 0b40 	vneg.f64	d0, d0
 800a7b4:	e7e2      	b.n	800a77c <cos+0x2c>
 800a7b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7ba:	ed9d 0b00 	vldr	d0, [sp]
 800a7be:	f000 f813 	bl	800a7e8 <__kernel_cos>
 800a7c2:	e7f5      	b.n	800a7b0 <cos+0x60>
 800a7c4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800a7c8:	ed9d 0b00 	vldr	d0, [sp]
 800a7cc:	2001      	movs	r0, #1
 800a7ce:	f000 f873 	bl	800a8b8 <__kernel_sin>
 800a7d2:	e7d3      	b.n	800a77c <cos+0x2c>
 800a7d4:	f3af 8000 	nop.w
	...
 800a7e0:	3fe921fb 	.word	0x3fe921fb
 800a7e4:	7fefffff 	.word	0x7fefffff

0800a7e8 <__kernel_cos>:
 800a7e8:	eeb0 5b40 	vmov.f64	d5, d0
 800a7ec:	ee15 1a90 	vmov	r1, s11
 800a7f0:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800a7f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800a7f8:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 800a7fc:	d204      	bcs.n	800a808 <__kernel_cos+0x20>
 800a7fe:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 800a802:	ee17 3a90 	vmov	r3, s15
 800a806:	b343      	cbz	r3, 800a85a <__kernel_cos+0x72>
 800a808:	ee25 6b05 	vmul.f64	d6, d5, d5
 800a80c:	ee21 1b45 	vnmul.f64	d1, d1, d5
 800a810:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 800a880 <__kernel_cos+0x98>
 800a814:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800a888 <__kernel_cos+0xa0>
 800a818:	eea6 4b07 	vfma.f64	d4, d6, d7
 800a81c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800a890 <__kernel_cos+0xa8>
 800a820:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a824:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800a898 <__kernel_cos+0xb0>
 800a828:	eea7 4b06 	vfma.f64	d4, d7, d6
 800a82c:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 800a8a0 <__kernel_cos+0xb8>
 800a830:	4b1f      	ldr	r3, [pc, #124]	@ (800a8b0 <__kernel_cos+0xc8>)
 800a832:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a836:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 800a8a8 <__kernel_cos+0xc0>
 800a83a:	4299      	cmp	r1, r3
 800a83c:	eea7 4b06 	vfma.f64	d4, d7, d6
 800a840:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800a844:	ee24 4b06 	vmul.f64	d4, d4, d6
 800a848:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a84c:	eea6 1b04 	vfma.f64	d1, d6, d4
 800a850:	d804      	bhi.n	800a85c <__kernel_cos+0x74>
 800a852:	ee37 7b41 	vsub.f64	d7, d7, d1
 800a856:	ee30 0b47 	vsub.f64	d0, d0, d7
 800a85a:	4770      	bx	lr
 800a85c:	4b15      	ldr	r3, [pc, #84]	@ (800a8b4 <__kernel_cos+0xcc>)
 800a85e:	4299      	cmp	r1, r3
 800a860:	d809      	bhi.n	800a876 <__kernel_cos+0x8e>
 800a862:	2200      	movs	r2, #0
 800a864:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 800a868:	ec43 2b16 	vmov	d6, r2, r3
 800a86c:	ee30 0b46 	vsub.f64	d0, d0, d6
 800a870:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a874:	e7ed      	b.n	800a852 <__kernel_cos+0x6a>
 800a876:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 800a87a:	e7f7      	b.n	800a86c <__kernel_cos+0x84>
 800a87c:	f3af 8000 	nop.w
 800a880:	be8838d4 	.word	0xbe8838d4
 800a884:	bda8fae9 	.word	0xbda8fae9
 800a888:	bdb4b1c4 	.word	0xbdb4b1c4
 800a88c:	3e21ee9e 	.word	0x3e21ee9e
 800a890:	809c52ad 	.word	0x809c52ad
 800a894:	be927e4f 	.word	0xbe927e4f
 800a898:	19cb1590 	.word	0x19cb1590
 800a89c:	3efa01a0 	.word	0x3efa01a0
 800a8a0:	16c15177 	.word	0x16c15177
 800a8a4:	bf56c16c 	.word	0xbf56c16c
 800a8a8:	5555554c 	.word	0x5555554c
 800a8ac:	3fa55555 	.word	0x3fa55555
 800a8b0:	3fd33332 	.word	0x3fd33332
 800a8b4:	3fe90000 	.word	0x3fe90000

0800a8b8 <__kernel_sin>:
 800a8b8:	ee10 3a90 	vmov	r3, s1
 800a8bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a8c0:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800a8c4:	d204      	bcs.n	800a8d0 <__kernel_sin+0x18>
 800a8c6:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 800a8ca:	ee17 3a90 	vmov	r3, s15
 800a8ce:	b35b      	cbz	r3, 800a928 <__kernel_sin+0x70>
 800a8d0:	ee20 6b00 	vmul.f64	d6, d0, d0
 800a8d4:	ee20 5b06 	vmul.f64	d5, d0, d6
 800a8d8:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 800a930 <__kernel_sin+0x78>
 800a8dc:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800a938 <__kernel_sin+0x80>
 800a8e0:	eea6 4b07 	vfma.f64	d4, d6, d7
 800a8e4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800a940 <__kernel_sin+0x88>
 800a8e8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a8ec:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800a948 <__kernel_sin+0x90>
 800a8f0:	eea7 4b06 	vfma.f64	d4, d7, d6
 800a8f4:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 800a950 <__kernel_sin+0x98>
 800a8f8:	eea4 7b06 	vfma.f64	d7, d4, d6
 800a8fc:	b930      	cbnz	r0, 800a90c <__kernel_sin+0x54>
 800a8fe:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 800a958 <__kernel_sin+0xa0>
 800a902:	eea6 4b07 	vfma.f64	d4, d6, d7
 800a906:	eea4 0b05 	vfma.f64	d0, d4, d5
 800a90a:	4770      	bx	lr
 800a90c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 800a910:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 800a914:	eea1 7b04 	vfma.f64	d7, d1, d4
 800a918:	ee97 1b06 	vfnms.f64	d1, d7, d6
 800a91c:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800a960 <__kernel_sin+0xa8>
 800a920:	eea5 1b07 	vfma.f64	d1, d5, d7
 800a924:	ee30 0b41 	vsub.f64	d0, d0, d1
 800a928:	4770      	bx	lr
 800a92a:	bf00      	nop
 800a92c:	f3af 8000 	nop.w
 800a930:	5acfd57c 	.word	0x5acfd57c
 800a934:	3de5d93a 	.word	0x3de5d93a
 800a938:	8a2b9ceb 	.word	0x8a2b9ceb
 800a93c:	be5ae5e6 	.word	0xbe5ae5e6
 800a940:	57b1fe7d 	.word	0x57b1fe7d
 800a944:	3ec71de3 	.word	0x3ec71de3
 800a948:	19c161d5 	.word	0x19c161d5
 800a94c:	bf2a01a0 	.word	0xbf2a01a0
 800a950:	1110f8a6 	.word	0x1110f8a6
 800a954:	3f811111 	.word	0x3f811111
 800a958:	55555549 	.word	0x55555549
 800a95c:	bfc55555 	.word	0xbfc55555
 800a960:	55555549 	.word	0x55555549
 800a964:	3fc55555 	.word	0x3fc55555

0800a968 <__ieee754_rem_pio2>:
 800a968:	b570      	push	{r4, r5, r6, lr}
 800a96a:	eeb0 7b40 	vmov.f64	d7, d0
 800a96e:	ee17 5a90 	vmov	r5, s15
 800a972:	4b99      	ldr	r3, [pc, #612]	@ (800abd8 <__ieee754_rem_pio2+0x270>)
 800a974:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800a978:	429e      	cmp	r6, r3
 800a97a:	b088      	sub	sp, #32
 800a97c:	4604      	mov	r4, r0
 800a97e:	d807      	bhi.n	800a990 <__ieee754_rem_pio2+0x28>
 800a980:	2200      	movs	r2, #0
 800a982:	2300      	movs	r3, #0
 800a984:	ed84 0b00 	vstr	d0, [r4]
 800a988:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a98c:	2000      	movs	r0, #0
 800a98e:	e01b      	b.n	800a9c8 <__ieee754_rem_pio2+0x60>
 800a990:	4b92      	ldr	r3, [pc, #584]	@ (800abdc <__ieee754_rem_pio2+0x274>)
 800a992:	429e      	cmp	r6, r3
 800a994:	d83b      	bhi.n	800aa0e <__ieee754_rem_pio2+0xa6>
 800a996:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 800a99a:	2d00      	cmp	r5, #0
 800a99c:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 800ab98 <__ieee754_rem_pio2+0x230>
 800a9a0:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 800a9a4:	dd19      	ble.n	800a9da <__ieee754_rem_pio2+0x72>
 800a9a6:	ee30 7b46 	vsub.f64	d7, d0, d6
 800a9aa:	429e      	cmp	r6, r3
 800a9ac:	d00e      	beq.n	800a9cc <__ieee754_rem_pio2+0x64>
 800a9ae:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 800aba0 <__ieee754_rem_pio2+0x238>
 800a9b2:	ee37 6b45 	vsub.f64	d6, d7, d5
 800a9b6:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a9ba:	ed84 6b00 	vstr	d6, [r4]
 800a9be:	ee37 7b45 	vsub.f64	d7, d7, d5
 800a9c2:	ed84 7b02 	vstr	d7, [r4, #8]
 800a9c6:	2001      	movs	r0, #1
 800a9c8:	b008      	add	sp, #32
 800a9ca:	bd70      	pop	{r4, r5, r6, pc}
 800a9cc:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 800aba8 <__ieee754_rem_pio2+0x240>
 800a9d0:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 800abb0 <__ieee754_rem_pio2+0x248>
 800a9d4:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a9d8:	e7eb      	b.n	800a9b2 <__ieee754_rem_pio2+0x4a>
 800a9da:	429e      	cmp	r6, r3
 800a9dc:	ee30 7b06 	vadd.f64	d7, d0, d6
 800a9e0:	d00e      	beq.n	800aa00 <__ieee754_rem_pio2+0x98>
 800a9e2:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 800aba0 <__ieee754_rem_pio2+0x238>
 800a9e6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800a9ea:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a9ee:	ed84 6b00 	vstr	d6, [r4]
 800a9f2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800a9f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a9fa:	ed84 7b02 	vstr	d7, [r4, #8]
 800a9fe:	e7e3      	b.n	800a9c8 <__ieee754_rem_pio2+0x60>
 800aa00:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 800aba8 <__ieee754_rem_pio2+0x240>
 800aa04:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 800abb0 <__ieee754_rem_pio2+0x248>
 800aa08:	ee37 7b06 	vadd.f64	d7, d7, d6
 800aa0c:	e7eb      	b.n	800a9e6 <__ieee754_rem_pio2+0x7e>
 800aa0e:	4b74      	ldr	r3, [pc, #464]	@ (800abe0 <__ieee754_rem_pio2+0x278>)
 800aa10:	429e      	cmp	r6, r3
 800aa12:	d870      	bhi.n	800aaf6 <__ieee754_rem_pio2+0x18e>
 800aa14:	f000 f8ec 	bl	800abf0 <fabs>
 800aa18:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800aa1c:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800abb8 <__ieee754_rem_pio2+0x250>
 800aa20:	eea0 7b06 	vfma.f64	d7, d0, d6
 800aa24:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800aa28:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800aa2c:	ee17 0a90 	vmov	r0, s15
 800aa30:	eeb1 4b45 	vneg.f64	d4, d5
 800aa34:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800ab98 <__ieee754_rem_pio2+0x230>
 800aa38:	eea5 0b47 	vfms.f64	d0, d5, d7
 800aa3c:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 800aba0 <__ieee754_rem_pio2+0x238>
 800aa40:	281f      	cmp	r0, #31
 800aa42:	ee25 7b07 	vmul.f64	d7, d5, d7
 800aa46:	ee30 6b47 	vsub.f64	d6, d0, d7
 800aa4a:	dc05      	bgt.n	800aa58 <__ieee754_rem_pio2+0xf0>
 800aa4c:	4b65      	ldr	r3, [pc, #404]	@ (800abe4 <__ieee754_rem_pio2+0x27c>)
 800aa4e:	1e42      	subs	r2, r0, #1
 800aa50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa54:	42b3      	cmp	r3, r6
 800aa56:	d109      	bne.n	800aa6c <__ieee754_rem_pio2+0x104>
 800aa58:	ee16 3a90 	vmov	r3, s13
 800aa5c:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800aa60:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 800aa64:	2b10      	cmp	r3, #16
 800aa66:	ea4f 5226 	mov.w	r2, r6, asr #20
 800aa6a:	dc02      	bgt.n	800aa72 <__ieee754_rem_pio2+0x10a>
 800aa6c:	ed84 6b00 	vstr	d6, [r4]
 800aa70:	e01a      	b.n	800aaa8 <__ieee754_rem_pio2+0x140>
 800aa72:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 800aba8 <__ieee754_rem_pio2+0x240>
 800aa76:	eeb0 6b40 	vmov.f64	d6, d0
 800aa7a:	eea4 6b03 	vfma.f64	d6, d4, d3
 800aa7e:	ee30 7b46 	vsub.f64	d7, d0, d6
 800aa82:	eea4 7b03 	vfma.f64	d7, d4, d3
 800aa86:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 800abb0 <__ieee754_rem_pio2+0x248>
 800aa8a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 800aa8e:	ee36 3b47 	vsub.f64	d3, d6, d7
 800aa92:	ee13 3a90 	vmov	r3, s7
 800aa96:	f3c3 530a 	ubfx	r3, r3, #20, #11
 800aa9a:	1ad3      	subs	r3, r2, r3
 800aa9c:	2b31      	cmp	r3, #49	@ 0x31
 800aa9e:	dc17      	bgt.n	800aad0 <__ieee754_rem_pio2+0x168>
 800aaa0:	eeb0 0b46 	vmov.f64	d0, d6
 800aaa4:	ed84 3b00 	vstr	d3, [r4]
 800aaa8:	ed94 6b00 	vldr	d6, [r4]
 800aaac:	2d00      	cmp	r5, #0
 800aaae:	ee30 0b46 	vsub.f64	d0, d0, d6
 800aab2:	ee30 0b47 	vsub.f64	d0, d0, d7
 800aab6:	ed84 0b02 	vstr	d0, [r4, #8]
 800aaba:	da85      	bge.n	800a9c8 <__ieee754_rem_pio2+0x60>
 800aabc:	eeb1 6b46 	vneg.f64	d6, d6
 800aac0:	eeb1 0b40 	vneg.f64	d0, d0
 800aac4:	ed84 6b00 	vstr	d6, [r4]
 800aac8:	ed84 0b02 	vstr	d0, [r4, #8]
 800aacc:	4240      	negs	r0, r0
 800aace:	e77b      	b.n	800a9c8 <__ieee754_rem_pio2+0x60>
 800aad0:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 800abc0 <__ieee754_rem_pio2+0x258>
 800aad4:	eeb0 0b46 	vmov.f64	d0, d6
 800aad8:	eea4 0b07 	vfma.f64	d0, d4, d7
 800aadc:	ee36 6b40 	vsub.f64	d6, d6, d0
 800aae0:	eea4 6b07 	vfma.f64	d6, d4, d7
 800aae4:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 800abc8 <__ieee754_rem_pio2+0x260>
 800aae8:	eeb0 7b46 	vmov.f64	d7, d6
 800aaec:	ee95 7b04 	vfnms.f64	d7, d5, d4
 800aaf0:	ee30 6b47 	vsub.f64	d6, d0, d7
 800aaf4:	e7ba      	b.n	800aa6c <__ieee754_rem_pio2+0x104>
 800aaf6:	4b3c      	ldr	r3, [pc, #240]	@ (800abe8 <__ieee754_rem_pio2+0x280>)
 800aaf8:	429e      	cmp	r6, r3
 800aafa:	d906      	bls.n	800ab0a <__ieee754_rem_pio2+0x1a2>
 800aafc:	ee30 7b40 	vsub.f64	d7, d0, d0
 800ab00:	ed80 7b02 	vstr	d7, [r0, #8]
 800ab04:	ed80 7b00 	vstr	d7, [r0]
 800ab08:	e740      	b.n	800a98c <__ieee754_rem_pio2+0x24>
 800ab0a:	ee10 3a10 	vmov	r3, s0
 800ab0e:	1532      	asrs	r2, r6, #20
 800ab10:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 800ab14:	4618      	mov	r0, r3
 800ab16:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 800ab1a:	ec41 0b17 	vmov	d7, r0, r1
 800ab1e:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ab22:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 800abd0 <__ieee754_rem_pio2+0x268>
 800ab26:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ab2a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ab2e:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ab32:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ab36:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 800ab3a:	a808      	add	r0, sp, #32
 800ab3c:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 800ab40:	ee37 7b46 	vsub.f64	d7, d7, d6
 800ab44:	ed8d 6b04 	vstr	d6, [sp, #16]
 800ab48:	ee27 7b05 	vmul.f64	d7, d7, d5
 800ab4c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ab50:	2103      	movs	r1, #3
 800ab52:	ed30 7b02 	vldmdb	r0!, {d7}
 800ab56:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800ab5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab5e:	460b      	mov	r3, r1
 800ab60:	f101 31ff 	add.w	r1, r1, #4294967295
 800ab64:	d0f5      	beq.n	800ab52 <__ieee754_rem_pio2+0x1ea>
 800ab66:	4921      	ldr	r1, [pc, #132]	@ (800abec <__ieee754_rem_pio2+0x284>)
 800ab68:	9101      	str	r1, [sp, #4]
 800ab6a:	2102      	movs	r1, #2
 800ab6c:	9100      	str	r1, [sp, #0]
 800ab6e:	a802      	add	r0, sp, #8
 800ab70:	4621      	mov	r1, r4
 800ab72:	f000 f845 	bl	800ac00 <__kernel_rem_pio2>
 800ab76:	2d00      	cmp	r5, #0
 800ab78:	f6bf af26 	bge.w	800a9c8 <__ieee754_rem_pio2+0x60>
 800ab7c:	ed94 7b00 	vldr	d7, [r4]
 800ab80:	eeb1 7b47 	vneg.f64	d7, d7
 800ab84:	ed84 7b00 	vstr	d7, [r4]
 800ab88:	ed94 7b02 	vldr	d7, [r4, #8]
 800ab8c:	eeb1 7b47 	vneg.f64	d7, d7
 800ab90:	ed84 7b02 	vstr	d7, [r4, #8]
 800ab94:	e79a      	b.n	800aacc <__ieee754_rem_pio2+0x164>
 800ab96:	bf00      	nop
 800ab98:	54400000 	.word	0x54400000
 800ab9c:	3ff921fb 	.word	0x3ff921fb
 800aba0:	1a626331 	.word	0x1a626331
 800aba4:	3dd0b461 	.word	0x3dd0b461
 800aba8:	1a600000 	.word	0x1a600000
 800abac:	3dd0b461 	.word	0x3dd0b461
 800abb0:	2e037073 	.word	0x2e037073
 800abb4:	3ba3198a 	.word	0x3ba3198a
 800abb8:	6dc9c883 	.word	0x6dc9c883
 800abbc:	3fe45f30 	.word	0x3fe45f30
 800abc0:	2e000000 	.word	0x2e000000
 800abc4:	3ba3198a 	.word	0x3ba3198a
 800abc8:	252049c1 	.word	0x252049c1
 800abcc:	397b839a 	.word	0x397b839a
 800abd0:	00000000 	.word	0x00000000
 800abd4:	41700000 	.word	0x41700000
 800abd8:	3fe921fb 	.word	0x3fe921fb
 800abdc:	4002d97b 	.word	0x4002d97b
 800abe0:	413921fb 	.word	0x413921fb
 800abe4:	0800bb48 	.word	0x0800bb48
 800abe8:	7fefffff 	.word	0x7fefffff
 800abec:	0800bbc8 	.word	0x0800bbc8

0800abf0 <fabs>:
 800abf0:	ec51 0b10 	vmov	r0, r1, d0
 800abf4:	4602      	mov	r2, r0
 800abf6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800abfa:	ec43 2b10 	vmov	d0, r2, r3
 800abfe:	4770      	bx	lr

0800ac00 <__kernel_rem_pio2>:
 800ac00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac04:	ed2d 8b06 	vpush	{d8-d10}
 800ac08:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 800ac0c:	469b      	mov	fp, r3
 800ac0e:	9001      	str	r0, [sp, #4]
 800ac10:	4bbb      	ldr	r3, [pc, #748]	@ (800af00 <__kernel_rem_pio2+0x300>)
 800ac12:	98a2      	ldr	r0, [sp, #648]	@ 0x288
 800ac14:	f8dd 828c 	ldr.w	r8, [sp, #652]	@ 0x28c
 800ac18:	f853 9020 	ldr.w	r9, [r3, r0, lsl #2]
 800ac1c:	f112 0f14 	cmn.w	r2, #20
 800ac20:	bfa8      	it	ge
 800ac22:	1ed3      	subge	r3, r2, #3
 800ac24:	f10b 3aff 	add.w	sl, fp, #4294967295
 800ac28:	bfb8      	it	lt
 800ac2a:	2300      	movlt	r3, #0
 800ac2c:	f06f 0517 	mvn.w	r5, #23
 800ac30:	ed9f 6bad 	vldr	d6, [pc, #692]	@ 800aee8 <__kernel_rem_pio2+0x2e8>
 800ac34:	bfa4      	itt	ge
 800ac36:	2018      	movge	r0, #24
 800ac38:	fb93 f3f0 	sdivge	r3, r3, r0
 800ac3c:	fb03 5505 	mla	r5, r3, r5, r5
 800ac40:	eba3 040a 	sub.w	r4, r3, sl
 800ac44:	4415      	add	r5, r2
 800ac46:	460f      	mov	r7, r1
 800ac48:	eb09 060a 	add.w	r6, r9, sl
 800ac4c:	a81a      	add	r0, sp, #104	@ 0x68
 800ac4e:	eb08 0c84 	add.w	ip, r8, r4, lsl #2
 800ac52:	2200      	movs	r2, #0
 800ac54:	42b2      	cmp	r2, r6
 800ac56:	dd0e      	ble.n	800ac76 <__kernel_rem_pio2+0x76>
 800ac58:	aa1a      	add	r2, sp, #104	@ 0x68
 800ac5a:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 800ac5e:	f50d 7ed4 	add.w	lr, sp, #424	@ 0x1a8
 800ac62:	2600      	movs	r6, #0
 800ac64:	454e      	cmp	r6, r9
 800ac66:	dc25      	bgt.n	800acb4 <__kernel_rem_pio2+0xb4>
 800ac68:	ed9f 7b9f 	vldr	d7, [pc, #636]	@ 800aee8 <__kernel_rem_pio2+0x2e8>
 800ac6c:	f8dd c004 	ldr.w	ip, [sp, #4]
 800ac70:	4614      	mov	r4, r2
 800ac72:	2000      	movs	r0, #0
 800ac74:	e015      	b.n	800aca2 <__kernel_rem_pio2+0xa2>
 800ac76:	42d4      	cmn	r4, r2
 800ac78:	d409      	bmi.n	800ac8e <__kernel_rem_pio2+0x8e>
 800ac7a:	f85c 1022 	ldr.w	r1, [ip, r2, lsl #2]
 800ac7e:	ee07 1a90 	vmov	s15, r1
 800ac82:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ac86:	eca0 7b02 	vstmia	r0!, {d7}
 800ac8a:	3201      	adds	r2, #1
 800ac8c:	e7e2      	b.n	800ac54 <__kernel_rem_pio2+0x54>
 800ac8e:	eeb0 7b46 	vmov.f64	d7, d6
 800ac92:	e7f8      	b.n	800ac86 <__kernel_rem_pio2+0x86>
 800ac94:	ecbc 5b02 	vldmia	ip!, {d5}
 800ac98:	ed94 6b00 	vldr	d6, [r4]
 800ac9c:	3001      	adds	r0, #1
 800ac9e:	eea5 7b06 	vfma.f64	d7, d5, d6
 800aca2:	4550      	cmp	r0, sl
 800aca4:	f1a4 0408 	sub.w	r4, r4, #8
 800aca8:	ddf4      	ble.n	800ac94 <__kernel_rem_pio2+0x94>
 800acaa:	ecae 7b02 	vstmia	lr!, {d7}
 800acae:	3601      	adds	r6, #1
 800acb0:	3208      	adds	r2, #8
 800acb2:	e7d7      	b.n	800ac64 <__kernel_rem_pio2+0x64>
 800acb4:	aa06      	add	r2, sp, #24
 800acb6:	ed9f 9b8e 	vldr	d9, [pc, #568]	@ 800aef0 <__kernel_rem_pio2+0x2f0>
 800acba:	ed9f ab8f 	vldr	d10, [pc, #572]	@ 800aef8 <__kernel_rem_pio2+0x2f8>
 800acbe:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800acc2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
 800acc6:	9203      	str	r2, [sp, #12]
 800acc8:	9302      	str	r3, [sp, #8]
 800acca:	464c      	mov	r4, r9
 800accc:	00e3      	lsls	r3, r4, #3
 800acce:	9304      	str	r3, [sp, #16]
 800acd0:	ab92      	add	r3, sp, #584	@ 0x248
 800acd2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800acd6:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 800acda:	aa6a      	add	r2, sp, #424	@ 0x1a8
 800acdc:	ab06      	add	r3, sp, #24
 800acde:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ace2:	461e      	mov	r6, r3
 800ace4:	4620      	mov	r0, r4
 800ace6:	2800      	cmp	r0, #0
 800ace8:	f1a2 0208 	sub.w	r2, r2, #8
 800acec:	dc4a      	bgt.n	800ad84 <__kernel_rem_pio2+0x184>
 800acee:	4628      	mov	r0, r5
 800acf0:	9305      	str	r3, [sp, #20]
 800acf2:	f000 fa01 	bl	800b0f8 <scalbn>
 800acf6:	eeb0 8b40 	vmov.f64	d8, d0
 800acfa:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 800acfe:	ee28 0b00 	vmul.f64	d0, d8, d0
 800ad02:	f000 fa79 	bl	800b1f8 <floor>
 800ad06:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 800ad0a:	eea0 8b47 	vfms.f64	d8, d0, d7
 800ad0e:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 800ad12:	2d00      	cmp	r5, #0
 800ad14:	ee17 8a90 	vmov	r8, s15
 800ad18:	9b05      	ldr	r3, [sp, #20]
 800ad1a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800ad1e:	ee38 8b47 	vsub.f64	d8, d8, d7
 800ad22:	dd41      	ble.n	800ada8 <__kernel_rem_pio2+0x1a8>
 800ad24:	1e60      	subs	r0, r4, #1
 800ad26:	aa06      	add	r2, sp, #24
 800ad28:	f1c5 0c18 	rsb	ip, r5, #24
 800ad2c:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 800ad30:	fa46 f20c 	asr.w	r2, r6, ip
 800ad34:	4490      	add	r8, r2
 800ad36:	fa02 f20c 	lsl.w	r2, r2, ip
 800ad3a:	1ab6      	subs	r6, r6, r2
 800ad3c:	aa06      	add	r2, sp, #24
 800ad3e:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 800ad42:	f1c5 0217 	rsb	r2, r5, #23
 800ad46:	4116      	asrs	r6, r2
 800ad48:	2e00      	cmp	r6, #0
 800ad4a:	dd3c      	ble.n	800adc6 <__kernel_rem_pio2+0x1c6>
 800ad4c:	f04f 0c00 	mov.w	ip, #0
 800ad50:	f108 0801 	add.w	r8, r8, #1
 800ad54:	4660      	mov	r0, ip
 800ad56:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 800ad5a:	4564      	cmp	r4, ip
 800ad5c:	dc66      	bgt.n	800ae2c <__kernel_rem_pio2+0x22c>
 800ad5e:	2d00      	cmp	r5, #0
 800ad60:	dd03      	ble.n	800ad6a <__kernel_rem_pio2+0x16a>
 800ad62:	2d01      	cmp	r5, #1
 800ad64:	d072      	beq.n	800ae4c <__kernel_rem_pio2+0x24c>
 800ad66:	2d02      	cmp	r5, #2
 800ad68:	d07a      	beq.n	800ae60 <__kernel_rem_pio2+0x260>
 800ad6a:	2e02      	cmp	r6, #2
 800ad6c:	d12b      	bne.n	800adc6 <__kernel_rem_pio2+0x1c6>
 800ad6e:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800ad72:	ee30 8b48 	vsub.f64	d8, d0, d8
 800ad76:	b330      	cbz	r0, 800adc6 <__kernel_rem_pio2+0x1c6>
 800ad78:	4628      	mov	r0, r5
 800ad7a:	f000 f9bd 	bl	800b0f8 <scalbn>
 800ad7e:	ee38 8b40 	vsub.f64	d8, d8, d0
 800ad82:	e020      	b.n	800adc6 <__kernel_rem_pio2+0x1c6>
 800ad84:	ee20 7b09 	vmul.f64	d7, d0, d9
 800ad88:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800ad8c:	3801      	subs	r0, #1
 800ad8e:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800ad92:	eea7 0b4a 	vfms.f64	d0, d7, d10
 800ad96:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800ad9a:	eca6 0a01 	vstmia	r6!, {s0}
 800ad9e:	ed92 0b00 	vldr	d0, [r2]
 800ada2:	ee37 0b00 	vadd.f64	d0, d7, d0
 800ada6:	e79e      	b.n	800ace6 <__kernel_rem_pio2+0xe6>
 800ada8:	d105      	bne.n	800adb6 <__kernel_rem_pio2+0x1b6>
 800adaa:	1e62      	subs	r2, r4, #1
 800adac:	a906      	add	r1, sp, #24
 800adae:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 800adb2:	15f6      	asrs	r6, r6, #23
 800adb4:	e7c8      	b.n	800ad48 <__kernel_rem_pio2+0x148>
 800adb6:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800adba:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800adbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adc2:	da31      	bge.n	800ae28 <__kernel_rem_pio2+0x228>
 800adc4:	2600      	movs	r6, #0
 800adc6:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800adca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adce:	f040 809b 	bne.w	800af08 <__kernel_rem_pio2+0x308>
 800add2:	1e62      	subs	r2, r4, #1
 800add4:	2000      	movs	r0, #0
 800add6:	454a      	cmp	r2, r9
 800add8:	da49      	bge.n	800ae6e <__kernel_rem_pio2+0x26e>
 800adda:	2800      	cmp	r0, #0
 800addc:	d062      	beq.n	800aea4 <__kernel_rem_pio2+0x2a4>
 800adde:	3c01      	subs	r4, #1
 800ade0:	ab06      	add	r3, sp, #24
 800ade2:	3d18      	subs	r5, #24
 800ade4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d0f8      	beq.n	800adde <__kernel_rem_pio2+0x1de>
 800adec:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800adf0:	4628      	mov	r0, r5
 800adf2:	f000 f981 	bl	800b0f8 <scalbn>
 800adf6:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 800aef0 <__kernel_rem_pio2+0x2f0>
 800adfa:	1c62      	adds	r2, r4, #1
 800adfc:	a96a      	add	r1, sp, #424	@ 0x1a8
 800adfe:	00d3      	lsls	r3, r2, #3
 800ae00:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800ae04:	4622      	mov	r2, r4
 800ae06:	2a00      	cmp	r2, #0
 800ae08:	f280 80a8 	bge.w	800af5c <__kernel_rem_pio2+0x35c>
 800ae0c:	4622      	mov	r2, r4
 800ae0e:	2a00      	cmp	r2, #0
 800ae10:	f2c0 80c6 	blt.w	800afa0 <__kernel_rem_pio2+0x3a0>
 800ae14:	a96a      	add	r1, sp, #424	@ 0x1a8
 800ae16:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800ae1a:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 800aee8 <__kernel_rem_pio2+0x2e8>
 800ae1e:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 800af04 <__kernel_rem_pio2+0x304>
 800ae22:	2000      	movs	r0, #0
 800ae24:	1aa1      	subs	r1, r4, r2
 800ae26:	e0b0      	b.n	800af8a <__kernel_rem_pio2+0x38a>
 800ae28:	2602      	movs	r6, #2
 800ae2a:	e78f      	b.n	800ad4c <__kernel_rem_pio2+0x14c>
 800ae2c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae30:	b948      	cbnz	r0, 800ae46 <__kernel_rem_pio2+0x246>
 800ae32:	b122      	cbz	r2, 800ae3e <__kernel_rem_pio2+0x23e>
 800ae34:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 800ae38:	f843 2c04 	str.w	r2, [r3, #-4]
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	f10c 0c01 	add.w	ip, ip, #1
 800ae42:	4610      	mov	r0, r2
 800ae44:	e789      	b.n	800ad5a <__kernel_rem_pio2+0x15a>
 800ae46:	ebae 0202 	sub.w	r2, lr, r2
 800ae4a:	e7f5      	b.n	800ae38 <__kernel_rem_pio2+0x238>
 800ae4c:	1e62      	subs	r2, r4, #1
 800ae4e:	ab06      	add	r3, sp, #24
 800ae50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae54:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ae58:	a906      	add	r1, sp, #24
 800ae5a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ae5e:	e784      	b.n	800ad6a <__kernel_rem_pio2+0x16a>
 800ae60:	1e62      	subs	r2, r4, #1
 800ae62:	ab06      	add	r3, sp, #24
 800ae64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae68:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ae6c:	e7f4      	b.n	800ae58 <__kernel_rem_pio2+0x258>
 800ae6e:	ab06      	add	r3, sp, #24
 800ae70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae74:	3a01      	subs	r2, #1
 800ae76:	4318      	orrs	r0, r3
 800ae78:	e7ad      	b.n	800add6 <__kernel_rem_pio2+0x1d6>
 800ae7a:	3301      	adds	r3, #1
 800ae7c:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 800ae80:	2800      	cmp	r0, #0
 800ae82:	d0fa      	beq.n	800ae7a <__kernel_rem_pio2+0x27a>
 800ae84:	9a04      	ldr	r2, [sp, #16]
 800ae86:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 800ae8a:	446a      	add	r2, sp
 800ae8c:	eb04 000b 	add.w	r0, r4, fp
 800ae90:	a91a      	add	r1, sp, #104	@ 0x68
 800ae92:	1c66      	adds	r6, r4, #1
 800ae94:	3a98      	subs	r2, #152	@ 0x98
 800ae96:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800ae9a:	4423      	add	r3, r4
 800ae9c:	42b3      	cmp	r3, r6
 800ae9e:	da04      	bge.n	800aeaa <__kernel_rem_pio2+0x2aa>
 800aea0:	461c      	mov	r4, r3
 800aea2:	e713      	b.n	800accc <__kernel_rem_pio2+0xcc>
 800aea4:	9a03      	ldr	r2, [sp, #12]
 800aea6:	2301      	movs	r3, #1
 800aea8:	e7e8      	b.n	800ae7c <__kernel_rem_pio2+0x27c>
 800aeaa:	9902      	ldr	r1, [sp, #8]
 800aeac:	f8dd c004 	ldr.w	ip, [sp, #4]
 800aeb0:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 800aeb4:	9104      	str	r1, [sp, #16]
 800aeb6:	ee07 1a90 	vmov	s15, r1
 800aeba:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800aebe:	2400      	movs	r4, #0
 800aec0:	eca0 7b02 	vstmia	r0!, {d7}
 800aec4:	ed9f 7b08 	vldr	d7, [pc, #32]	@ 800aee8 <__kernel_rem_pio2+0x2e8>
 800aec8:	4686      	mov	lr, r0
 800aeca:	4554      	cmp	r4, sl
 800aecc:	dd03      	ble.n	800aed6 <__kernel_rem_pio2+0x2d6>
 800aece:	eca2 7b02 	vstmia	r2!, {d7}
 800aed2:	3601      	adds	r6, #1
 800aed4:	e7e2      	b.n	800ae9c <__kernel_rem_pio2+0x29c>
 800aed6:	ecbc 5b02 	vldmia	ip!, {d5}
 800aeda:	ed3e 6b02 	vldmdb	lr!, {d6}
 800aede:	3401      	adds	r4, #1
 800aee0:	eea5 7b06 	vfma.f64	d7, d5, d6
 800aee4:	e7f1      	b.n	800aeca <__kernel_rem_pio2+0x2ca>
 800aee6:	bf00      	nop
	...
 800aef4:	3e700000 	.word	0x3e700000
 800aef8:	00000000 	.word	0x00000000
 800aefc:	41700000 	.word	0x41700000
 800af00:	0800bd10 	.word	0x0800bd10
 800af04:	0800bcd0 	.word	0x0800bcd0
 800af08:	4268      	negs	r0, r5
 800af0a:	eeb0 0b48 	vmov.f64	d0, d8
 800af0e:	f000 f8f3 	bl	800b0f8 <scalbn>
 800af12:	ed9f 6b73 	vldr	d6, [pc, #460]	@ 800b0e0 <__kernel_rem_pio2+0x4e0>
 800af16:	eeb4 0bc6 	vcmpe.f64	d0, d6
 800af1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1e:	db17      	blt.n	800af50 <__kernel_rem_pio2+0x350>
 800af20:	ed9f 7b71 	vldr	d7, [pc, #452]	@ 800b0e8 <__kernel_rem_pio2+0x4e8>
 800af24:	ee20 7b07 	vmul.f64	d7, d0, d7
 800af28:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 800af2c:	aa06      	add	r2, sp, #24
 800af2e:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800af32:	eea5 0b46 	vfms.f64	d0, d5, d6
 800af36:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800af3a:	3518      	adds	r5, #24
 800af3c:	ee10 3a10 	vmov	r3, s0
 800af40:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af44:	ee17 3a10 	vmov	r3, s14
 800af48:	3401      	adds	r4, #1
 800af4a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800af4e:	e74d      	b.n	800adec <__kernel_rem_pio2+0x1ec>
 800af50:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800af54:	aa06      	add	r2, sp, #24
 800af56:	ee10 3a10 	vmov	r3, s0
 800af5a:	e7f6      	b.n	800af4a <__kernel_rem_pio2+0x34a>
 800af5c:	a806      	add	r0, sp, #24
 800af5e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800af62:	9001      	str	r0, [sp, #4]
 800af64:	ee07 0a90 	vmov	s15, r0
 800af68:	3a01      	subs	r2, #1
 800af6a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800af6e:	ee27 7b00 	vmul.f64	d7, d7, d0
 800af72:	ee20 0b06 	vmul.f64	d0, d0, d6
 800af76:	ed21 7b02 	vstmdb	r1!, {d7}
 800af7a:	e744      	b.n	800ae06 <__kernel_rem_pio2+0x206>
 800af7c:	ecbc 5b02 	vldmia	ip!, {d5}
 800af80:	ecb5 6b02 	vldmia	r5!, {d6}
 800af84:	3001      	adds	r0, #1
 800af86:	eea5 7b06 	vfma.f64	d7, d5, d6
 800af8a:	4548      	cmp	r0, r9
 800af8c:	dc01      	bgt.n	800af92 <__kernel_rem_pio2+0x392>
 800af8e:	4281      	cmp	r1, r0
 800af90:	daf4      	bge.n	800af7c <__kernel_rem_pio2+0x37c>
 800af92:	a842      	add	r0, sp, #264	@ 0x108
 800af94:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800af98:	ed81 7b00 	vstr	d7, [r1]
 800af9c:	3a01      	subs	r2, #1
 800af9e:	e736      	b.n	800ae0e <__kernel_rem_pio2+0x20e>
 800afa0:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800afa2:	2a02      	cmp	r2, #2
 800afa4:	dc0a      	bgt.n	800afbc <__kernel_rem_pio2+0x3bc>
 800afa6:	2a00      	cmp	r2, #0
 800afa8:	dc2d      	bgt.n	800b006 <__kernel_rem_pio2+0x406>
 800afaa:	d046      	beq.n	800b03a <__kernel_rem_pio2+0x43a>
 800afac:	f008 0007 	and.w	r0, r8, #7
 800afb0:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 800afb4:	ecbd 8b06 	vpop	{d8-d10}
 800afb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afbc:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 800afbe:	2a03      	cmp	r2, #3
 800afc0:	d1f4      	bne.n	800afac <__kernel_rem_pio2+0x3ac>
 800afc2:	a942      	add	r1, sp, #264	@ 0x108
 800afc4:	f1a3 0208 	sub.w	r2, r3, #8
 800afc8:	440a      	add	r2, r1
 800afca:	4611      	mov	r1, r2
 800afcc:	4620      	mov	r0, r4
 800afce:	2800      	cmp	r0, #0
 800afd0:	f1a1 0108 	sub.w	r1, r1, #8
 800afd4:	dc52      	bgt.n	800b07c <__kernel_rem_pio2+0x47c>
 800afd6:	4621      	mov	r1, r4
 800afd8:	2901      	cmp	r1, #1
 800afda:	f1a2 0208 	sub.w	r2, r2, #8
 800afde:	dc5d      	bgt.n	800b09c <__kernel_rem_pio2+0x49c>
 800afe0:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 800b0f0 <__kernel_rem_pio2+0x4f0>
 800afe4:	aa42      	add	r2, sp, #264	@ 0x108
 800afe6:	4413      	add	r3, r2
 800afe8:	2c01      	cmp	r4, #1
 800afea:	dc67      	bgt.n	800b0bc <__kernel_rem_pio2+0x4bc>
 800afec:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 800aff0:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 800aff4:	2e00      	cmp	r6, #0
 800aff6:	d167      	bne.n	800b0c8 <__kernel_rem_pio2+0x4c8>
 800aff8:	ed87 5b00 	vstr	d5, [r7]
 800affc:	ed87 6b02 	vstr	d6, [r7, #8]
 800b000:	ed87 7b04 	vstr	d7, [r7, #16]
 800b004:	e7d2      	b.n	800afac <__kernel_rem_pio2+0x3ac>
 800b006:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 800b0f0 <__kernel_rem_pio2+0x4f0>
 800b00a:	aa42      	add	r2, sp, #264	@ 0x108
 800b00c:	4413      	add	r3, r2
 800b00e:	4622      	mov	r2, r4
 800b010:	2a00      	cmp	r2, #0
 800b012:	da24      	bge.n	800b05e <__kernel_rem_pio2+0x45e>
 800b014:	b34e      	cbz	r6, 800b06a <__kernel_rem_pio2+0x46a>
 800b016:	eeb1 7b46 	vneg.f64	d7, d6
 800b01a:	ed87 7b00 	vstr	d7, [r7]
 800b01e:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 800b022:	aa44      	add	r2, sp, #272	@ 0x110
 800b024:	2301      	movs	r3, #1
 800b026:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b02a:	429c      	cmp	r4, r3
 800b02c:	da20      	bge.n	800b070 <__kernel_rem_pio2+0x470>
 800b02e:	b10e      	cbz	r6, 800b034 <__kernel_rem_pio2+0x434>
 800b030:	eeb1 7b47 	vneg.f64	d7, d7
 800b034:	ed87 7b02 	vstr	d7, [r7, #8]
 800b038:	e7b8      	b.n	800afac <__kernel_rem_pio2+0x3ac>
 800b03a:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 800b0f0 <__kernel_rem_pio2+0x4f0>
 800b03e:	aa42      	add	r2, sp, #264	@ 0x108
 800b040:	4413      	add	r3, r2
 800b042:	2c00      	cmp	r4, #0
 800b044:	da05      	bge.n	800b052 <__kernel_rem_pio2+0x452>
 800b046:	b10e      	cbz	r6, 800b04c <__kernel_rem_pio2+0x44c>
 800b048:	eeb1 7b47 	vneg.f64	d7, d7
 800b04c:	ed87 7b00 	vstr	d7, [r7]
 800b050:	e7ac      	b.n	800afac <__kernel_rem_pio2+0x3ac>
 800b052:	ed33 6b02 	vldmdb	r3!, {d6}
 800b056:	3c01      	subs	r4, #1
 800b058:	ee37 7b06 	vadd.f64	d7, d7, d6
 800b05c:	e7f1      	b.n	800b042 <__kernel_rem_pio2+0x442>
 800b05e:	ed33 7b02 	vldmdb	r3!, {d7}
 800b062:	3a01      	subs	r2, #1
 800b064:	ee36 6b07 	vadd.f64	d6, d6, d7
 800b068:	e7d2      	b.n	800b010 <__kernel_rem_pio2+0x410>
 800b06a:	eeb0 7b46 	vmov.f64	d7, d6
 800b06e:	e7d4      	b.n	800b01a <__kernel_rem_pio2+0x41a>
 800b070:	ecb2 6b02 	vldmia	r2!, {d6}
 800b074:	3301      	adds	r3, #1
 800b076:	ee37 7b06 	vadd.f64	d7, d7, d6
 800b07a:	e7d6      	b.n	800b02a <__kernel_rem_pio2+0x42a>
 800b07c:	ed91 7b00 	vldr	d7, [r1]
 800b080:	ed91 5b02 	vldr	d5, [r1, #8]
 800b084:	3801      	subs	r0, #1
 800b086:	ee37 6b05 	vadd.f64	d6, d7, d5
 800b08a:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b08e:	ed81 6b00 	vstr	d6, [r1]
 800b092:	ee37 7b05 	vadd.f64	d7, d7, d5
 800b096:	ed81 7b02 	vstr	d7, [r1, #8]
 800b09a:	e798      	b.n	800afce <__kernel_rem_pio2+0x3ce>
 800b09c:	ed92 7b00 	vldr	d7, [r2]
 800b0a0:	ed92 5b02 	vldr	d5, [r2, #8]
 800b0a4:	3901      	subs	r1, #1
 800b0a6:	ee37 6b05 	vadd.f64	d6, d7, d5
 800b0aa:	ee37 7b46 	vsub.f64	d7, d7, d6
 800b0ae:	ed82 6b00 	vstr	d6, [r2]
 800b0b2:	ee37 7b05 	vadd.f64	d7, d7, d5
 800b0b6:	ed82 7b02 	vstr	d7, [r2, #8]
 800b0ba:	e78d      	b.n	800afd8 <__kernel_rem_pio2+0x3d8>
 800b0bc:	ed33 6b02 	vldmdb	r3!, {d6}
 800b0c0:	3c01      	subs	r4, #1
 800b0c2:	ee37 7b06 	vadd.f64	d7, d7, d6
 800b0c6:	e78f      	b.n	800afe8 <__kernel_rem_pio2+0x3e8>
 800b0c8:	eeb1 5b45 	vneg.f64	d5, d5
 800b0cc:	eeb1 6b46 	vneg.f64	d6, d6
 800b0d0:	ed87 5b00 	vstr	d5, [r7]
 800b0d4:	eeb1 7b47 	vneg.f64	d7, d7
 800b0d8:	ed87 6b02 	vstr	d6, [r7, #8]
 800b0dc:	e790      	b.n	800b000 <__kernel_rem_pio2+0x400>
 800b0de:	bf00      	nop
 800b0e0:	00000000 	.word	0x00000000
 800b0e4:	41700000 	.word	0x41700000
 800b0e8:	00000000 	.word	0x00000000
 800b0ec:	3e700000 	.word	0x3e700000
	...

0800b0f8 <scalbn>:
 800b0f8:	ee10 1a90 	vmov	r1, s1
 800b0fc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b100:	b98b      	cbnz	r3, 800b126 <scalbn+0x2e>
 800b102:	ee10 3a10 	vmov	r3, s0
 800b106:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800b10a:	4319      	orrs	r1, r3
 800b10c:	d00a      	beq.n	800b124 <scalbn+0x2c>
 800b10e:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 800b1c0 <scalbn+0xc8>
 800b112:	4b37      	ldr	r3, [pc, #220]	@ (800b1f0 <scalbn+0xf8>)
 800b114:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b118:	4298      	cmp	r0, r3
 800b11a:	da0b      	bge.n	800b134 <scalbn+0x3c>
 800b11c:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 800b1c8 <scalbn+0xd0>
 800b120:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b124:	4770      	bx	lr
 800b126:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d107      	bne.n	800b13e <scalbn+0x46>
 800b12e:	ee30 0b00 	vadd.f64	d0, d0, d0
 800b132:	4770      	bx	lr
 800b134:	ee10 1a90 	vmov	r1, s1
 800b138:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b13c:	3b36      	subs	r3, #54	@ 0x36
 800b13e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b142:	4290      	cmp	r0, r2
 800b144:	dd0d      	ble.n	800b162 <scalbn+0x6a>
 800b146:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 800b1d0 <scalbn+0xd8>
 800b14a:	ee10 3a90 	vmov	r3, s1
 800b14e:	eeb0 6b47 	vmov.f64	d6, d7
 800b152:	ed9f 5b21 	vldr	d5, [pc, #132]	@ 800b1d8 <scalbn+0xe0>
 800b156:	2b00      	cmp	r3, #0
 800b158:	fe27 7b05 	vselge.f64	d7, d7, d5
 800b15c:	ee27 0b06 	vmul.f64	d0, d7, d6
 800b160:	4770      	bx	lr
 800b162:	4418      	add	r0, r3
 800b164:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 800b168:	4298      	cmp	r0, r3
 800b16a:	dcec      	bgt.n	800b146 <scalbn+0x4e>
 800b16c:	2800      	cmp	r0, #0
 800b16e:	dd0a      	ble.n	800b186 <scalbn+0x8e>
 800b170:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800b174:	ec53 2b10 	vmov	r2, r3, d0
 800b178:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800b17c:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800b180:	ec43 2b10 	vmov	d0, r2, r3
 800b184:	4770      	bx	lr
 800b186:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 800b18a:	da09      	bge.n	800b1a0 <scalbn+0xa8>
 800b18c:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 800b1c8 <scalbn+0xd0>
 800b190:	ee10 3a90 	vmov	r3, s1
 800b194:	eeb0 6b47 	vmov.f64	d6, d7
 800b198:	ed9f 5b11 	vldr	d5, [pc, #68]	@ 800b1e0 <scalbn+0xe8>
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	e7db      	b.n	800b158 <scalbn+0x60>
 800b1a0:	f021 41ff 	bic.w	r1, r1, #2139095040	@ 0x7f800000
 800b1a4:	ec53 2b10 	vmov	r2, r3, d0
 800b1a8:	3036      	adds	r0, #54	@ 0x36
 800b1aa:	f421 01e0 	bic.w	r1, r1, #7340032	@ 0x700000
 800b1ae:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 800b1b2:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800b1e8 <scalbn+0xf0>
 800b1b6:	ec43 2b10 	vmov	d0, r2, r3
 800b1ba:	e7b1      	b.n	800b120 <scalbn+0x28>
 800b1bc:	f3af 8000 	nop.w
 800b1c0:	00000000 	.word	0x00000000
 800b1c4:	43500000 	.word	0x43500000
 800b1c8:	c2f8f359 	.word	0xc2f8f359
 800b1cc:	01a56e1f 	.word	0x01a56e1f
 800b1d0:	8800759c 	.word	0x8800759c
 800b1d4:	7e37e43c 	.word	0x7e37e43c
 800b1d8:	8800759c 	.word	0x8800759c
 800b1dc:	fe37e43c 	.word	0xfe37e43c
 800b1e0:	c2f8f359 	.word	0xc2f8f359
 800b1e4:	81a56e1f 	.word	0x81a56e1f
 800b1e8:	00000000 	.word	0x00000000
 800b1ec:	3c900000 	.word	0x3c900000
 800b1f0:	ffff3cb0 	.word	0xffff3cb0
 800b1f4:	00000000 	.word	0x00000000

0800b1f8 <floor>:
 800b1f8:	ee10 3a90 	vmov	r3, s1
 800b1fc:	f3c3 500a 	ubfx	r0, r3, #20, #11
 800b200:	ee10 2a10 	vmov	r2, s0
 800b204:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 800b208:	2913      	cmp	r1, #19
 800b20a:	b530      	push	{r4, r5, lr}
 800b20c:	4615      	mov	r5, r2
 800b20e:	dc33      	bgt.n	800b278 <floor+0x80>
 800b210:	2900      	cmp	r1, #0
 800b212:	da18      	bge.n	800b246 <floor+0x4e>
 800b214:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 800b2d8 <floor+0xe0>
 800b218:	ee30 0b07 	vadd.f64	d0, d0, d7
 800b21c:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b220:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b224:	dd0a      	ble.n	800b23c <floor+0x44>
 800b226:	2b00      	cmp	r3, #0
 800b228:	da50      	bge.n	800b2cc <floor+0xd4>
 800b22a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b22e:	4313      	orrs	r3, r2
 800b230:	2200      	movs	r2, #0
 800b232:	4293      	cmp	r3, r2
 800b234:	4b2a      	ldr	r3, [pc, #168]	@ (800b2e0 <floor+0xe8>)
 800b236:	bf08      	it	eq
 800b238:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800b23c:	4619      	mov	r1, r3
 800b23e:	4610      	mov	r0, r2
 800b240:	ec41 0b10 	vmov	d0, r0, r1
 800b244:	e01f      	b.n	800b286 <floor+0x8e>
 800b246:	4827      	ldr	r0, [pc, #156]	@ (800b2e4 <floor+0xec>)
 800b248:	4108      	asrs	r0, r1
 800b24a:	ea03 0400 	and.w	r4, r3, r0
 800b24e:	4314      	orrs	r4, r2
 800b250:	d019      	beq.n	800b286 <floor+0x8e>
 800b252:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b2d8 <floor+0xe0>
 800b256:	ee30 0b07 	vadd.f64	d0, d0, d7
 800b25a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b262:	ddeb      	ble.n	800b23c <floor+0x44>
 800b264:	2b00      	cmp	r3, #0
 800b266:	bfbe      	ittt	lt
 800b268:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 800b26c:	410a      	asrlt	r2, r1
 800b26e:	189b      	addlt	r3, r3, r2
 800b270:	ea23 0300 	bic.w	r3, r3, r0
 800b274:	2200      	movs	r2, #0
 800b276:	e7e1      	b.n	800b23c <floor+0x44>
 800b278:	2933      	cmp	r1, #51	@ 0x33
 800b27a:	dd05      	ble.n	800b288 <floor+0x90>
 800b27c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b280:	d101      	bne.n	800b286 <floor+0x8e>
 800b282:	ee30 0b00 	vadd.f64	d0, d0, d0
 800b286:	bd30      	pop	{r4, r5, pc}
 800b288:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 800b28c:	f04f 30ff 	mov.w	r0, #4294967295
 800b290:	40e0      	lsrs	r0, r4
 800b292:	4210      	tst	r0, r2
 800b294:	d0f7      	beq.n	800b286 <floor+0x8e>
 800b296:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 800b2d8 <floor+0xe0>
 800b29a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800b29e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800b2a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2a6:	ddc9      	ble.n	800b23c <floor+0x44>
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	da02      	bge.n	800b2b2 <floor+0xba>
 800b2ac:	2914      	cmp	r1, #20
 800b2ae:	d103      	bne.n	800b2b8 <floor+0xc0>
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	ea22 0200 	bic.w	r2, r2, r0
 800b2b6:	e7c1      	b.n	800b23c <floor+0x44>
 800b2b8:	2401      	movs	r4, #1
 800b2ba:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 800b2be:	fa04 f101 	lsl.w	r1, r4, r1
 800b2c2:	440a      	add	r2, r1
 800b2c4:	42aa      	cmp	r2, r5
 800b2c6:	bf38      	it	cc
 800b2c8:	191b      	addcc	r3, r3, r4
 800b2ca:	e7f2      	b.n	800b2b2 <floor+0xba>
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	4613      	mov	r3, r2
 800b2d0:	e7b4      	b.n	800b23c <floor+0x44>
 800b2d2:	bf00      	nop
 800b2d4:	f3af 8000 	nop.w
 800b2d8:	8800759c 	.word	0x8800759c
 800b2dc:	7e37e43c 	.word	0x7e37e43c
 800b2e0:	bff00000 	.word	0xbff00000
 800b2e4:	000fffff 	.word	0x000fffff

0800b2e8 <_init>:
 800b2e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ea:	bf00      	nop
 800b2ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ee:	bc08      	pop	{r3}
 800b2f0:	469e      	mov	lr, r3
 800b2f2:	4770      	bx	lr

0800b2f4 <_fini>:
 800b2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2f6:	bf00      	nop
 800b2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2fa:	bc08      	pop	{r3}
 800b2fc:	469e      	mov	lr, r3
 800b2fe:	4770      	bx	lr
