
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.051169                       # Number of seconds simulated
sim_ticks                                 51168587000                       # Number of ticks simulated
final_tick                                51168587000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125544                       # Simulator instruction rate (inst/s)
host_op_rate                                   229799                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               64239263                       # Simulator tick rate (ticks/s)
host_mem_usage                                2216452                       # Number of bytes of host memory used
host_seconds                                   796.53                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     183042322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             56320                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data           1748928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1805248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        56320                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           56320                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1231872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1231872                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                880                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data              27327                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 28207                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19248                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19248                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst              1100675                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             34179720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                35280396                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst         1100675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1100675                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24074771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24074771                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24074771                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst             1100675                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            34179720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               59355166                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                          24109                       # number of replacements
system.l2.tagsinuse                       3088.884173                       # Cycle average of tags in use
system.l2.total_refs                           249463                       # Total number of references to valid blocks.
system.l2.sampled_refs                          28080                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.884010                       # Average number of references to valid blocks.
system.l2.warmup_cycle                    28185928000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2383.454034                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             342.367644                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             363.062495                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.581898                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.083586                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.088638                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.754122                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                69250                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                64464                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  133714                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           136534                       # number of Writeback hits
system.l2.Writeback_hits::total                136534                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              49955                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49955                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 69250                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                114419                       # number of demand (read+write) hits
system.l2.demand_hits::total                   183669                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                69250                       # number of overall hits
system.l2.overall_hits::cpu.data               114419                       # number of overall hits
system.l2.overall_hits::total                  183669                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                880                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data               6459                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7339                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data            20868                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20868                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 880                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               27327                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28207                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                880                       # number of overall misses
system.l2.overall_misses::cpu.data              27327                       # number of overall misses
system.l2.overall_misses::total                 28207                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     47113000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data    341590000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       388703000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   1102216500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1102216500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47113000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1443806500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1490919500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47113000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1443806500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1490919500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            70130                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            70923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141053                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       136534                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            136534                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          70823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             70823                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             70130                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            141746                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               211876                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            70130                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           141746                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              211876                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.012548                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.091071                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.052030                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.294650                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.294650                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.012548                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.192789                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133130                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.012548                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.192789                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133130                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53537.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52885.895649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52964.027797                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52818.502013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52818.502013                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53537.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52834.431149                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52856.365441                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53537.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52834.431149                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52856.365441                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                19248                       # number of writebacks
system.l2.writebacks::total                     19248                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           880                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data          6459                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7339                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        20868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20868                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            880                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          27327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             28207                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           880                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         27327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            28207                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36384000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data    261847000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    298231000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    850172000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    850172000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1112019000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1148403000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1112019000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1148403000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.012548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.091071                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.052030                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.294650                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.294650                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.012548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.192789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.012548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.192789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133130                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41345.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40539.866852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40636.462733                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40740.463868                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40740.463868                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41345.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40693.050829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40713.404474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41345.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40693.050829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40713.404474                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20517709                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20517709                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1162777                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12681061                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                11956407                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.285541                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.cpu.numCycles                        102337175                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19432123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      121380645                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20517709                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11956407                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      64222539                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 8841460                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               10836668                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            14                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  17310408                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                228462                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          102169034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.203126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.873075                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 39273554     38.44%     38.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3942984      3.86%     42.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  4902155      4.80%     47.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4857406      4.75%     51.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 49192935     48.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            102169034                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200491                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.186086                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 24106995                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8376321                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  59070274                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               2937755                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7677689                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              221927642                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7677689                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 26409142                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  554473                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6341                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  59671383                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7850006                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              218614849                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                108613                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                6906193                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                206317                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           239730163                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             518358412                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        369475701                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         148882711                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             201638969                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 38091166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            110                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9916810                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             25038097                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13118523                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1995125                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           277980                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  212218715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 163                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 198346666                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           4330055                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        29111941                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     40770326                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             77                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     102169034                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.941358                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.237100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            16125193     15.78%     15.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22042307     21.57%     37.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26634371     26.07%     63.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            26433035     25.87%     89.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10934128     10.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102169034                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd              31676962    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            419200      0.21%      0.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             116623012     58.80%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     59.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            45745478     23.06%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23677652     11.94%     94.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11881324      5.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              198346666                       # Type of FU issued
system.cpu.iq.rate                           1.938168                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    31676962                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.159705                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          388027498                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         172619632                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    139941868                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           146841881                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           68712149                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56686780                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              140835379                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                88769049                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1823637                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3607978                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          965                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1992931                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         7435                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7677689                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  112096                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 24842                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           212218878                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             15181                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              25038097                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             13118523                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                111                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   9447                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            965                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         703818                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       521301                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1225119                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197155737                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              23332148                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1190925                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     34994586                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17634630                       # Number of branches executed
system.cpu.iew.exec_stores                   11662438                       # Number of stores executed
system.cpu.iew.exec_rate                     1.926531                       # Inst execution rate
system.cpu.iew.wb_sent                      196816322                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     196628648                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 142388279                       # num instructions producing a value
system.cpu.iew.wb_consumers                 232091795                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.921380                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.613500                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        29176542                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1162779                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     94491345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.937133                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.562127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21921257     23.20%     23.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     25467307     26.95%     50.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10950047     11.59%     61.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8936015      9.46%     71.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     27216719     28.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     94491345                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              183042322                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       32555709                       # Number of memory references committed
system.cpu.commit.loads                      21430118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16476661                       # Number of branches committed
system.cpu.commit.fp_insts                   54185383                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 140801029                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              27216719                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    279493490                       # The number of ROB reads
system.cpu.rob.rob_writes                   432125422                       # The number of ROB writes
system.cpu.timesIdled                           27904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          168141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     183042322                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               1.023372                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.023372                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.977162                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.977162                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                290951131                       # number of integer regfile reads
system.cpu.int_regfile_writes               163930513                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  97377689                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 52426461                       # number of floating regfile writes
system.cpu.misc_regfile_reads                74845603                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     61                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  69633                       # number of replacements
system.cpu.icache.tagsinuse                453.253203                       # Cycle average of tags in use
system.cpu.icache.total_refs                 17232642                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  70130                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 245.724255                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     453.253203                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.885260                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.885260                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     17232642                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17232642                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      17232642                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17232642                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     17232642                       # number of overall hits
system.cpu.icache.overall_hits::total        17232642                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        77766                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         77766                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        77766                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          77766                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        77766                       # number of overall misses
system.cpu.icache.overall_misses::total         77766                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1013951500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1013951500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1013951500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1013951500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1013951500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1013951500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17310408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17310408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17310408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17310408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17310408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17310408                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004492                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004492                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004492                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004492                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004492                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004492                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13038.493686                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13038.493686                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13038.493686                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13038.493686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13038.493686                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13038.493686                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7636                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7636                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         7636                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7636                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         7636                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7636                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        70130                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        70130                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        70130                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        70130                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        70130                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        70130                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    809760000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    809760000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    809760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    809760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    809760000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    809760000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004051                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11546.556395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11546.556395                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11546.556395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11546.556395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11546.556395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11546.556395                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 141234                       # number of replacements
system.cpu.dcache.tagsinuse                502.305959                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32491611                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 141746                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 229.224183                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle             3507684000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     502.305959                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.981066                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.981066                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21436855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21436855                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     11054756                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11054756                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32491611                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32491611                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32491611                       # number of overall hits
system.cpu.dcache.overall_hits::total        32491611                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        89619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         89619                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        70834                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        70834                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       160453                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         160453                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       160453                       # number of overall misses
system.cpu.dcache.overall_misses::total        160453                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1393852000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1393852000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1814491500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1814491500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   3208343500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3208343500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   3208343500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3208343500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21526474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21526474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11125590                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     32652064                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32652064                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     32652064                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32652064                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004163                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006367                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006367                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.004914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.004914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004914                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15553.085841                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15553.085841                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25616.109495                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25616.109495                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19995.534518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19995.534518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19995.534518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19995.534518                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1392                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.621622                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       136534                       # number of writebacks
system.cpu.dcache.writebacks::total            136534                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        18696                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18696                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        18707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18707                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        18707                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18707                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        70923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        70923                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        70823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        70823                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       141746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       141746                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       141746                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       141746                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1061858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1061858500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1672718500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1672718500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2734577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2734577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2734577000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2734577000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003295                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004341                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14971.990751                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14971.990751                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23618.294904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23618.294904                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19292.092899                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19292.092899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19292.092899                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19292.092899                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
