m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4/simulation/modelsim
vbin2bcd_16
Z1 !s110 1607517072
!i10b 1
!s100 Kimm3:koV70`O6ikihhlK0
IjjV?g=>hakKDaR>D`i4LJ2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1605710696
8C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/bin2bcd_16.v/bin2bcd_16.v
FC:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/bin2bcd_16.v/bin2bcd_16.v
L0 14
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1607517072.000000
!s107 C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/bin2bcd_16.v/bin2bcd_16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/bin2bcd_16.v|C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/bin2bcd_16.v/bin2bcd_16.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/bin2bcd_16.v}
Z6 tCvgOpt 0
vclktick
Z7 !s110 1607517073
!i10b 1
!s100 2oUM085lz;<3cY<ejGJ?g0
IQ;C?_4IG42goBb8oe1hmc0
R2
R0
w1606184611
8C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/clktick.v
FC:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/clktick.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/clktick.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib|C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/clktick.v|
!i113 1
R5
Z8 !s92 -vlog01compat -work work {+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib}
R6
vFSM
R7
!i10b 1
!s100 c1WiNd11WPWedkFY4KSZR0
IV5H5QA<F7>A6ZDHLFIlX33
R2
R0
w1607515842
8C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4/FSM.v
FC:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4/FSM.v
L0 1
R3
r1
!s85 0
31
!s108 1607517073.000000
!s107 C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4/FSM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4|C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4/FSM.v|
!i113 1
R5
!s92 -vlog01compat -work work {+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/lab7/challenge 4}
R6
n@f@s@m
vhex_to_7seg
R1
!i10b 1
!s100 EEGd?gU2>>8i7J9k^A6ZR2
I3c]nENX^3@?6_j5c<XQ?G3
R2
R0
w1604336321
8C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/hex_to_7seg.v
FC:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/hex_to_7seg.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/hex_to_7seg.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib|C:/Users/huang/OneDrive - Imperial College London/circuit and system/FPGA lab bakup/E2_circuit_system/mylib/hex_to_7seg.v|
!i113 1
R5
R8
R6
