--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml master_1.twx master_1.ncd -o master_1.twr master_1.pcf

Design file:              master_1.ncd
Physical constraint file: master_1.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
RW          |    6.397(R)|   -0.096(R)|clk_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock arb_control to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anode<0>    |    6.051(R)|arb_control_IBUF  |   0.000|
anode<1>    |    6.051(R)|arb_control_IBUF  |   0.000|
anode<2>    |    6.050(R)|arb_control_IBUF  |   0.000|
anode<3>    |    6.048(R)|arb_control_IBUF  |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
LED_ADDR<0>  |    7.618(R)|clk_IBUF          |   0.000|
LED_ADDR<1>  |    7.301(R)|clk_IBUF          |   0.000|
LED_ADDR<2>  |    7.562(R)|clk_IBUF          |   0.000|
LED_ADDR<3>  |    7.309(R)|clk_IBUF          |   0.000|
LED_ADDR<4>  |    7.694(R)|clk_IBUF          |   0.000|
LED_ADDR<5>  |    7.377(R)|clk_IBUF          |   0.000|
LED_ADDR<6>  |    7.662(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<0>|    7.643(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<1>|    8.139(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<2>|    7.362(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<3>|    7.727(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<4>|    7.854(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<5>|    7.931(R)|clk_IBUF          |   0.000|
SEVEN_ADDR<6>|    8.655(R)|clk_IBUF          |   0.000|
SEVEN_DATA<0>|    8.435(R)|clk_IBUF          |   0.000|
SEVEN_DATA<1>|    8.283(R)|clk_IBUF          |   0.000|
SEVEN_DATA<2>|    7.636(R)|clk_IBUF          |   0.000|
SEVEN_DATA<3>|    7.866(R)|clk_IBUF          |   0.000|
SEVEN_DATA<4>|    8.770(R)|clk_IBUF          |   0.000|
SEVEN_DATA<5>|    8.222(R)|clk_IBUF          |   0.000|
SEVEN_DATA<6>|    7.640(R)|clk_IBUF          |   0.000|
SEVEN_DATA<7>|    7.359(R)|clk_IBUF          |   0.000|
i2c_scl      |    9.845(R)|clk_IBUF          |   0.000|
i2c_sda      |    7.062(R)|clk_IBUF          |   0.000|
-------------+------------+------------------+--------+

Clock reset to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
cathode<0>  |    6.043(R)|reset_IBUF        |   0.000|
cathode<1>  |    6.043(R)|reset_IBUF        |   0.000|
cathode<2>  |    6.040(R)|reset_IBUF        |   0.000|
cathode<3>  |    6.036(R)|reset_IBUF        |   0.000|
cathode<4>  |    6.036(R)|reset_IBUF        |   0.000|
cathode<5>  |    6.039(R)|reset_IBUF        |   0.000|
cathode<6>  |    6.039(R)|reset_IBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
arb_control    |    4.036|    4.036|         |         |
clk            |    6.237|         |         |         |
reset          |    4.965|    4.965|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reset
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
arb_control    |    2.623|    2.623|         |         |
clk            |    7.013|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |i2c_scl        |    6.588|
---------------+---------------+---------+


Analysis completed Thu Apr 20 14:34:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



