set_location IN_MUX_bfv_13_18_0_ 13 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_17_0_ 23 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_23_18_0_ 23 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_11_0_ 10 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_12_0_ 10 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_7_19_0_ 7 19 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_7_20_0_ 7 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_17_0_ 18 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_18_0_ 18 18 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_22_0_ 19 22 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_23_0_ 19 23 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_20_0_ 22 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_22_21_0_ 22 21 0 #ICE_CARRY_IN_MUX
set_location CONSTANT_ONE_LUT4 12 12 6 #SB_LUT4
set_location GB_BUFFER_M_this_reset_cond_out_g_0_THRU_LUT4_0 17 14 1 #SB_LUT4
set_location M_this_data_count_q_cry_9_THRU_LUT4_0 23 18 2 #SB_LUT4
set_location M_this_data_count_q_cry_12_THRU_LUT4_0 23 18 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_8_THRU_LUT4_0 10 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_8_THRU_LUT4_0 11 15 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_8_rep1_esr_THRU_LUT4_0 10 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_7_THRU_LUT4_0 11 13 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_7_THRU_LUT4_0 11 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_7_rep1_esr_THRU_LUT4_0 11 13 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_6_THRU_LUT4_0 11 11 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_6_THRU_LUT4_0 9 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_THRU_LUT4_0 11 12 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_5_THRU_LUT4_0 11 12 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_5_THRU_LUT4_0 9 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_THRU_LUT4_0 9 13 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_4_THRU_LUT4_0 10 13 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_4_THRU_LUT4_0 10 13 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_THRU_LUT4_0 9 15 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_THRU_LUT4_0 11 12 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr_9_THRU_LUT4_0 6 20 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_9_THRU_LUT4_0 7 20 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr_8_THRU_LUT4_0 6 20 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_8_THRU_LUT4_0 5 20 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr_7_THRU_LUT4_0 6 20 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_7_THRU_LUT4_0 5 20 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr_6_THRU_LUT4_0 6 20 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_6_THRU_LUT4_0 6 20 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIUNVB4_7_this_ppu.line_clk.M_last_q_REP_LUT4_0 12 16 0 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNI5JMN3_this_vga_signals.M_pcounter_q_0_e_1_REP_LUT4_0 10 18 3 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1_RNI9FEO2_this_vga_signals.M_pcounter_q_0_e_0_REP_LUT4_0 10 18 6 #SB_LUT4
set_location this_sprites_ram.mem_radreg_13_THRU_LUT4_0 21 20 7 #SB_LUT4
set_location this_sprites_ram.mem_radreg_12_THRU_LUT4_0 23 19 1 #SB_LUT4
set_location this_sprites_ram.mem_radreg_11_THRU_LUT4_0 18 22 6 #SB_LUT4
set_location this_delay_clk.M_pipe_q_4_THRU_LUT4_0 20 14 6 #SB_LUT4
set_location this_delay_clk.M_pipe_q_3_THRU_LUT4_0 16 14 5 #SB_LUT4
set_location this_delay_clk.M_pipe_q_2_THRU_LUT4_0 13 17 6 #SB_LUT4
set_location this_delay_clk.M_pipe_q_1_THRU_LUT4_0 2 17 3 #SB_LUT4
set_location this_delay_clk.M_pipe_q_0_THRU_LUT4_0 2 17 1 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_9_c_RNIN4NQ 18 18 2 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_9_c 18 18 1 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_8_c_RNIEBMH 18 18 1 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_8_c 18 18 0 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_7_c_RNIC8LH 18 18 0 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_7_c 18 17 7 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_6_c_RNIA5KH 18 17 7 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_6_c 18 17 6 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_5_c_RNI82JH 18 17 6 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_5_c 18 17 5 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_4_c_RNI6VHH 18 17 5 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_4_c 18 17 4 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_3_c_RNI4SGH 18 17 4 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_3_c 18 17 3 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_2_c_RNI2PFH 18 17 3 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_2_c 18 17 2 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_1_c_RNI0MEH 18 17 2 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_1_c 18 17 1 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_12_c_RNI4FIE 18 18 5 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_12_c 18 18 4 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_11_c_RNI2CHE 18 18 4 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_11_c 18 18 3 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_10_c_RNI09GE 18 18 3 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_10_c 18 18 2 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_0_c_RNIUIDH 18 17 1 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_0_c 18 17 0 #SB_CARRY
set_location un1_M_this_map_address_q_cry_8_c_RNIM84S 19 23 1 #SB_LUT4
set_location un1_M_this_map_address_q_cry_8_c 19 23 0 #SB_CARRY
set_location un1_M_this_map_address_q_cry_7_c_RNIK53S 19 23 0 #SB_LUT4
set_location un1_M_this_map_address_q_cry_7_c 19 22 7 #SB_CARRY
set_location un1_M_this_map_address_q_cry_6_c_RNII22S 19 22 7 #SB_LUT4
set_location un1_M_this_map_address_q_cry_6_c 19 22 6 #SB_CARRY
set_location un1_M_this_map_address_q_cry_5_c_RNIGV0S 19 22 6 #SB_LUT4
set_location un1_M_this_map_address_q_cry_5_c 19 22 5 #SB_CARRY
set_location un1_M_this_map_address_q_cry_4_c_RNIESVR 19 22 5 #SB_LUT4
set_location un1_M_this_map_address_q_cry_4_c 19 22 4 #SB_CARRY
set_location un1_M_this_map_address_q_cry_3_c_RNICPUR 19 22 4 #SB_LUT4
set_location un1_M_this_map_address_q_cry_3_c 19 22 3 #SB_CARRY
set_location un1_M_this_map_address_q_cry_2_c_RNIAMTR 19 22 3 #SB_LUT4
set_location un1_M_this_map_address_q_cry_2_c 19 22 2 #SB_CARRY
set_location un1_M_this_map_address_q_cry_1_c_RNI8JSR 19 22 2 #SB_LUT4
set_location un1_M_this_map_address_q_cry_1_c 19 22 1 #SB_CARRY
set_location un1_M_this_map_address_q_cry_0_c_RNI6GRR 19 22 1 #SB_LUT4
set_location un1_M_this_map_address_q_cry_0_c 19 22 0 #SB_CARRY
set_location un1_M_this_external_address_q_cry_9_c_RNI9RGK 22 21 2 #SB_LUT4
set_location un1_M_this_external_address_q_cry_9_c 22 21 1 #SB_CARRY
set_location un1_M_this_external_address_q_cry_8_c_RNI09PB 22 21 1 #SB_LUT4
set_location un1_M_this_external_address_q_cry_8_c 22 21 0 #SB_CARRY
set_location un1_M_this_external_address_q_cry_7_c_RNIU5OB 22 21 0 #SB_LUT4
set_location un1_M_this_external_address_q_cry_7_c 22 20 7 #SB_CARRY
set_location un1_M_this_external_address_q_cry_6_c_RNIS2NB 22 20 7 #SB_LUT4
set_location un1_M_this_external_address_q_cry_6_c 22 20 6 #SB_CARRY
set_location un1_M_this_external_address_q_cry_5_c_RNIQVLB 22 20 6 #SB_LUT4
set_location un1_M_this_external_address_q_cry_5_c 22 20 5 #SB_CARRY
set_location un1_M_this_external_address_q_cry_4_c_RNIOSKB 22 20 5 #SB_LUT4
set_location un1_M_this_external_address_q_cry_4_c 22 20 4 #SB_CARRY
set_location un1_M_this_external_address_q_cry_3_c_RNIMPJB 22 20 4 #SB_LUT4
set_location un1_M_this_external_address_q_cry_3_c 22 20 3 #SB_CARRY
set_location un1_M_this_external_address_q_cry_2_c_RNIKMIB 22 20 3 #SB_LUT4
set_location un1_M_this_external_address_q_cry_2_c 22 20 2 #SB_CARRY
set_location un1_M_this_external_address_q_cry_1_c_RNIIJHB 22 20 2 #SB_LUT4
set_location un1_M_this_external_address_q_cry_1_c 22 20 1 #SB_CARRY
set_location un1_M_this_external_address_q_cry_14_c_RNIQ4LB 22 21 7 #SB_LUT4
set_location un1_M_this_external_address_q_cry_14_c 22 21 6 #SB_CARRY
set_location un1_M_this_external_address_q_cry_13_c_RNIO1KB 22 21 6 #SB_LUT4
set_location un1_M_this_external_address_q_cry_13_c 22 21 5 #SB_CARRY
set_location un1_M_this_external_address_q_cry_12_c_RNIMUIB 22 21 5 #SB_LUT4
set_location un1_M_this_external_address_q_cry_12_c 22 21 4 #SB_CARRY
set_location un1_M_this_external_address_q_cry_11_c_RNIKRHB 22 21 4 #SB_LUT4
set_location un1_M_this_external_address_q_cry_11_c 22 21 3 #SB_CARRY
set_location un1_M_this_external_address_q_cry_10_c_RNIIOGB 22 21 3 #SB_LUT4
set_location un1_M_this_external_address_q_cry_10_c 22 21 2 #SB_CARRY
set_location un1_M_this_external_address_q_cry_0_c_RNIGGGB 22 20 1 #SB_LUT4
set_location un1_M_this_external_address_q_cry_0_c 22 20 0 #SB_CARRY
set_location this_vram.mem_mem_0_0 25 17 0 #SB_RAM40_4K
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_a7 9 12 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1_1_1 11 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1 11 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0 11 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m4_0 12 13 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m2_1 11 14 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un82_sum_c3_0_N_4L5_1 13 15 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un82_sum_c3_0_N_4L5 13 16 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_x1 13 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_x0 13 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_ns 13 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_1_0 14 15 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_520 12 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_0_x1 12 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_0_x0 12 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_0_ns 12 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3 13 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_x0 12 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3_ns 12 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axb2 11 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_3_0 13 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_2 11 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un47_sum_ac0_3 12 12 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1_0 11 12 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1 11 13 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_1 10 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_0 10 13 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_0_2_1 11 12 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3 10 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g3_3_0 9 14 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2_3 10 14 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2_2 10 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2_1 11 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2_0 10 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2 10 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_7 12 13 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_6 12 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_5 10 16 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_4 13 13 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_3 10 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_1_0 10 13 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_1 13 12 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1_0 12 13 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1 13 16 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_2 9 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0 9 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4 13 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x2 11 16 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_o2 10 16 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_m2 13 16 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_1 9 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_0 10 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i 10 15 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_8_0 9 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_7 12 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_6 11 16 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_5_0 13 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_5 13 12 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_4 12 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_37 11 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_36 9 16 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_35 10 16 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_34 9 13 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_33 9 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_32 9 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31_N_5L8 9 13 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31_N_4L6 9 12 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31_N_3L3 9 13 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31 10 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_30 10 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_3 12 13 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_0_2_x1 11 16 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_0_2_x0 11 16 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_0_2_ns 11 16 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_29 10 16 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_28 9 16 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_27 9 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_26 11 16 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_23 12 13 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_22 9 16 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_21 13 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_20 10 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2 9 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_4 12 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_3 13 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_2 11 16 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_1 12 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_19 9 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_18 13 13 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_17 12 13 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_16 10 16 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_15 11 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_13 14 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_12 13 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_11 9 12 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_10 12 12 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0_0 9 16 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0 12 16 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0 13 13 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_x4_0_0 7 17 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_x4_0 5 16 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_o4_1 5 16 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_o4 7 17 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_m2_0 6 17 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_m2 7 17 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m5_i_a4_0_1 5 18 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m5_i 7 17 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un89_sum_axbxc3_2 7 17 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3 7 17 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_c2 6 16 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_0 5 17 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3 6 17 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axb2_1 6 18 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axb2 6 18 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axb1 6 18 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_ac0_3_d 7 18 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_ac0_3_0_0 6 17 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_c3 6 18 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_3_2 6 19 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_3_0 6 19 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3 6 18 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_c2 6 18 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_x1 6 19 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_x0 6 19 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_ns 5 19 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_0 6 20 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2 5 19 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axb1 6 18 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_ac0_3_0 6 18 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.g2_0 6 17 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.g1 6 16 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_x4_2 5 18 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_x4_0 5 18 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i_m2 5 16 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_i 5 18 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_8 5 17 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_7 6 15 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_5 5 17 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_4 6 15 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_3 5 17 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.g0_1 6 20 7 #SB_LUT4
set_location this_vga_signals.un23_i_a2_x1[0] 17 16 0 #SB_LUT4
set_location this_vga_signals.un23_i_a2_ns[0] 17 16 1 #SB_LUT4
set_location this_vga_signals.un23_i_a2_4[2] 17 16 4 #SB_LUT4
set_location this_vga_signals.un23_i_a2_4[0] 17 17 6 #SB_LUT4
set_location this_vga_signals.un23_i_a2_3[2] 17 16 6 #SB_LUT4
set_location this_vga_signals.un23_i_a2_1[3] 17 16 5 #SB_LUT4
set_location this_vga_signals.un23_i_a2_1[1] 18 16 6 #SB_LUT4
set_location this_vga_signals.un23_i_a2[1] 19 16 6 #SB_LUT4
set_location this_vga_signals.un23_i_a2_0[1] 20 16 3 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_8_c 10 12 0 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSH 10 12 0 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c 10 11 7 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERH 10 11 7 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c 10 11 6 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQH 10 11 6 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c 10 11 5 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PH 10 11 5 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c 10 11 4 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OH 10 11 4 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c 10 11 3 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_2_c 10 11 2 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_1_c 10 11 1 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_0_c 10 11 0 #SB_CARRY
set_location this_vga_signals.un1_M_this_state_q_8_0_a2_1 19 20 6 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_8_0_a2 21 20 5 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_7_0_a2 23 15 0 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_6_0_a2 19 16 3 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_5_0_a2 20 17 4 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_21 21 19 5 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_19 18 16 4 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_18_1 23 15 1 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_16 21 20 6 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_14_1 19 16 4 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_14 19 16 5 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_12 19 20 4 #SB_LUT4
set_location this_vga_signals.un1_M_this_map_ram_write_en 20 23 3 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_8_c_RNIKTVD 7 20 0 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_8_c 7 19 7 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_7_c_RNIIQUD 7 19 7 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_7_c 7 19 6 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_6_c_RNIGNTD 7 19 6 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_6_c 7 19 5 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_5_c_RNIEKSD 7 19 5 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_5_c 7 19 4 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_4_c 7 19 3 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_3_c 7 19 2 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_2_c 7 19 1 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_1_c 7 19 0 #SB_CARRY
set_location this_vga_signals.port_data_rw_0_i 2 21 5 #SB_LUT4
set_location this_vga_signals.N_570_0_i 22 19 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIVA761[6] 11 13 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIU9761[5] 11 13 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNITEVS[6] 11 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIPKB1[7] 11 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNI5QL61[4] 11 13 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr[8] 10 13 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[7] 11 13 0 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[6] 11 11 0 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[5] 11 12 6 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[4] 10 13 7 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr_RNO[9] 10 12 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIVRE454[5] 12 14 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIVKPDR[5] 10 15 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIUNVB4[7] 12 18 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIOJ6UA[8] 2 15 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNINM635[5] 12 13 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIM43JE1[5] 11 14 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNILD847[9] 5 17 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIKT7S2[8] 7 15 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIKT7S2_0[8] 5 28 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIKBOI74[4] 12 16 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIJELD1[8] 7 13 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIIUAQ3[7] 7 16 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[7] 7 16 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIHT721[6] 7 15 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIHM0ARA[5] 12 15 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIGE761[6] 12 11 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNICU8TI[6] 10 15 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIAEPU2[6] 13 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI81G42[7] 7 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI5P1Q0M[4] 13 16 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI5BS7N[5] 12 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI0JBR6[9] 5 18 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr[9] 10 12 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[8] 11 15 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[7] 11 15 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[6] 9 15 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[5] 9 13 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[4] 10 13 6 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_RNO[3] 10 11 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[2] 10 11 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[1] 10 11 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[0] 10 11 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNITP439[2] 13 14 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNITP439_0[2] 13 14 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIRT8S[0] 13 12 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIJPU72[2] 13 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIFPMH71[2] 13 14 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIAO8TO2[2] 12 15 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI7QQL1[1] 7 16 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI1RPOO2[1] 13 16 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_8_rep1_esr 10 13 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_7_rep1_esr 11 13 6 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_6_rep1_esr 11 12 5 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIIONF_3 9 12 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIIONF_2 12 12 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIIONF_1 13 13 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIIONF_0 9 14 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIIONF 10 16 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIE35R_1 9 16 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIE35R_0 13 13 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr_RNIE35R 9 15 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_5_rep1_esr 9 13 7 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIT8RA8 10 16 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIREU5E1 12 15 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIK3QQ_0 9 16 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIK3QQ 9 14 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIBUJH5_0 10 14 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIBUJH5 10 14 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNIB3A8M 11 16 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNI87FSD 11 14 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr_RNI3HO5K 12 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep2_esr 9 15 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIHKHB_0 11 15 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIHKHB 9 14 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIBS0H_1 11 14 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIBS0H_0 10 16 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIBS0H 11 12 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr 11 12 3 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q[3] 10 11 3 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[2] 10 11 2 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[1] 10 11 1 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[0] 10 11 0 #SB_DFFSR
set_location this_vga_signals.M_this_state_q_tr43 16 16 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_tr37 21 16 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_tr35 21 17 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_o3_0[12] 20 15 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_o2_0[14] 19 18 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_o2_0[12] 19 18 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_o3_8_3[0] 20 17 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_o3_7[0] 24 16 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_o3[1] 19 20 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_o2[1] 20 15 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_o2_0_1[0] 18 20 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_o2_0_0_0[0] 18 18 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[9] 20 16 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[8] 20 16 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[7] 19 17 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[6] 19 14 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[5] 16 18 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[4] 15 16 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[3] 17 17 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[2] 17 13 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_1[9] 19 17 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_1[10] 21 17 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[13] 21 19 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[11] 21 19 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[10] 21 14 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i[1] 17 17 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a3_sx[9] 20 17 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a3[9] 20 17 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a3[3] 19 17 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a3_1[0] 20 18 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a3_0[0] 19 17 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_1_sx[4] 20 18 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_1_sx[1] 20 18 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_1[5] 19 18 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_1[4] 20 18 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_1[1] 19 18 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_0[6] 19 16 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_0[5] 16 20 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0_0[3] 17 18 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2_0[0] 22 17 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_a2[0] 18 20 5 #SB_LUT4
set_location this_vga_signals.M_this_state_d_1_sqmuxa_1 22 15 2 #SB_LUT4
set_location this_vga_signals.M_this_state_d_1_sqmuxa 19 20 3 #SB_LUT4
set_location this_vga_signals.M_this_state_d_0_sqmuxa_1 20 20 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_en[0] 16 15 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_sn_m2 16 17 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data[3] 16 19 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data[2] 16 17 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data[1] 16 17 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data[0] 16 17 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[9] 18 12 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[8] 17 14 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[7] 19 19 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[6] 16 14 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[5] 18 16 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[4] 17 20 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[3] 18 12 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[2] 18 15 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[13] 17 19 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[12] 20 20 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[11] 19 18 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[10] 18 16 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[1] 17 14 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_m[0] 19 15 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[9] 18 14 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[8] 17 15 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[7] 19 19 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[6] 19 15 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[5] 19 15 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[4] 19 19 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[3] 18 15 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[2] 18 15 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[13] 18 19 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[12] 18 19 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[11] 18 19 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[10] 17 19 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[1] 18 14 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_3_0_i[0] 18 21 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[6] 19 15 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[5] 20 15 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[4] 20 20 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[3] 22 14 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[2] 18 15 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[1] 20 15 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_8_m[0] 20 21 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[9] 17 14 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[8] 17 18 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[7] 19 19 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[13] 17 18 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[12] 17 20 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[11] 19 19 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_d_5_m[10] 17 18 3 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[7] 24 24 2 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[6] 24 24 1 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[5] 24 31 2 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[4] 24 31 5 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[3] 23 29 6 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[2] 24 28 5 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[1] 24 28 6 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data[0] 24 29 2 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[9] 18 20 3 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[8] 21 23 3 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[7] 19 24 2 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[6] 19 20 7 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[5] 19 21 0 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[4] 20 21 3 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[3] 20 22 5 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[2] 18 23 3 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[1] 20 22 0 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_m[0] 19 20 2 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[9] 18 23 7 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[8] 20 24 5 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[7] 18 23 1 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[6] 19 21 7 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[5] 19 21 1 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[4] 20 22 7 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[3] 20 22 4 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[2] 18 23 4 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[1] 20 22 1 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_3_0_i[0] 19 21 4 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_8_m[4] 20 21 5 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_8_m[3] 20 22 3 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_8_m[2] 18 23 5 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_8_m[1] 20 21 0 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_8_m[0] 20 21 1 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_5_m[9] 18 22 7 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_5_m[8] 20 23 1 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_5_m[7] 19 23 2 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_5_m[6] 19 21 6 #SB_LUT4
set_location this_vga_signals.M_this_map_address_d_5_m[5] 19 20 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[9] 23 22 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[8] 22 22 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[7] 22 15 6 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[6] 21 16 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[5] 20 20 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[4] 21 20 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[3] 22 23 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[2] 15 19 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[12] 23 22 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[11] 22 23 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[10] 23 22 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[1] 23 19 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_m[0] 22 22 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_i_m[15] 23 21 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_iv_0[14] 20 20 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_iv_0[13] 21 18 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_iv[15] 23 21 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[9] 22 22 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[8] 22 22 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[7] 23 21 4 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[6] 21 21 6 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[5] 21 21 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[4] 23 20 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[3] 22 23 4 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[2] 23 20 4 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[14] 20 19 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[13] 21 19 6 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[12] 23 23 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[11] 22 23 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[10] 23 21 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[1] 23 20 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_i[0] 22 22 4 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[7] 23 21 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[6] 21 21 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[5] 21 20 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[4] 21 20 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[3] 22 23 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[2] 23 20 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[1] 23 20 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_8_m[0] 22 22 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5_m[9] 22 19 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5_m[8] 22 22 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5_m[12] 23 22 6 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5_m[11] 22 23 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5_m[10] 23 21 6 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5_i_m[15] 23 21 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5[14] 20 19 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_5[13] 21 18 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d_2_sqmuxa 21 17 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d22 26 19 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d21_6 26 21 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d21_2 26 19 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_d21 26 19 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qe_0_i 24 16 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_sn_m1 23 19 6 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_ns[13] 24 19 6 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_ns[10] 24 19 0 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_bm[13] 21 19 0 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_bm[10] 21 16 0 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_am[13] 24 19 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_am[10] 24 21 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0_e[8] 24 19 4 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0_e[0] 24 15 2 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[9] 24 17 3 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[8] 24 17 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[7] 24 16 7 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[6] 23 15 7 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[5] 23 15 6 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[4] 23 16 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[3] 22 16 7 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[2] 22 16 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[15] 24 18 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[14] 24 18 3 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[12] 24 18 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[11] 24 18 7 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[1] 22 16 3 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0[0] 23 15 4 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNO 10 19 4 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNI5JMN3 10 19 2 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2_RNO 11 18 7 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2 11 18 7 #SB_DFF
set_location this_vga_signals.M_pcounter_q_ret_1_RNO 10 19 1 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1_RNI9FEO2 10 19 7 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1 10 19 1 #SB_DFF
set_location this_vga_signals.M_pcounter_q_ret 10 19 4 #SB_DFF
set_location this_vga_signals.M_pcounter_q_0_e_RNIOB8H3[0] 10 19 0 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_0_e_RNILGGG4[1] 10 19 3 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_0_e[1] 10 18 3 #SB_DFFE
set_location this_vga_signals.M_pcounter_q_0_e[0] 10 18 6 #SB_DFFE
set_location this_vga_signals.M_lcounter_q_e_0_RNO[1] 10 18 1 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_e_0_RNIR1JA4[1] 10 18 0 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_e_0[1] 10 18 1 #SB_DFFE
set_location this_vga_signals.M_lcounter_q_RNO[0] 10 17 7 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_RNIPGBM[0] 11 18 5 #SB_LUT4
set_location this_vga_signals.M_lcounter_q[0] 10 17 7 #SB_DFF
set_location this_vga_signals.M_hcounter_q_fast_esr_RNISLAE4[6] 10 17 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr_RNIOIVT[6] 6 19 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr_RNIIL511[7] 6 20 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_fast_esr[9] 6 20 2 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_fast_esr[8] 6 20 0 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_fast_esr[7] 6 20 1 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_fast_esr[6] 6 20 3 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_esr_RNIUFPQ[9] 6 19 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIUFPQ_0[9] 6 19 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIST9Q2[9] 5 18 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIQFEIV5[9] 6 15 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNINT9T1[6] 4 19 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIL26KA[9] 9 17 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIHO633[9] 5 19 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIGBAMTL1[9] 13 16 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIG53K[9] 4 20 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIF7AC4[8] 4 19 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNICRTO5[9] 16 19 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNICEV1S[9] 10 17 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIC813H3[9] 9 17 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI73DH2[9] 4 19 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI73DH2_0[9] 5 19 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI43BG3[9] 6 19 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI32C8PD[9] 7 17 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI11GM[7] 5 19 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr[9] 7 20 1 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_esr[8] 5 20 1 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_esr[7] 5 20 0 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_esr[6] 6 20 6 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_RNO[5] 7 19 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[4] 7 19 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[3] 7 19 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[2] 7 19 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[1] 7 18 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[0] 7 18 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIVPQGA[1] 6 17 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIVC6I[0] 7 19 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIUAKU9[4] 6 16 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIB3UCP[1] 6 17 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIADGD1[2] 4 19 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI58GD1[2] 5 19 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI2UC41[0] 5 18 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q[5] 7 19 4 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[4] 7 19 3 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[3] 7 19 2 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[2] 7 19 1 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[1] 7 18 1 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[0] 7 18 2 #SB_DFFSR
set_location this_vga_ramdac.M_this_rgb_q_ret_RNO 9 18 4 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_q_ret 9 18 4 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[5] 4 18 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[4] 9 18 0 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[3] 11 18 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[2] 11 18 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[1] 11 18 0 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[0] 4 16 0 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIS3FH[5] 2 18 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIR2FH[4] 3 19 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIQ1FH[3] 3 19 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIP0FH[2] 4 17 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIOVEH[1] 3 18 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNINUEH[0] 3 16 4 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[5] 4 18 3 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[4] 9 18 0 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[3] 11 18 6 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[2] 11 18 2 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[1] 11 18 0 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[0] 4 16 0 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m6 11 17 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m22 4 17 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m2 6 16 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m19 6 17 7 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m16 12 18 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m10 12 18 2 #SB_LUT4
set_location this_start_data_delay.M_last_q_RNO 21 16 7 #SB_LUT4
set_location this_start_data_delay.M_last_q 21 16 7 #SB_DFF
set_location this_sprites_ram.mem_radreg_RNIIJNR3[11] 9 17 1 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIIJNR3_0[11] 15 17 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIAJNR3[11] 14 17 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIAJNR3_0[11] 12 17 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI5MK12[12] 9 17 0 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI5MK12_0[12] 14 16 5 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI1MK12[12] 14 17 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI1MK12_0[12] 14 14 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg[13] 21 20 7 #SB_DFF
set_location this_sprites_ram.mem_radreg[12] 23 19 1 #SB_DFF
set_location this_sprites_ram.mem_radreg[11] 18 22 6 #SB_DFF
set_location this_sprites_ram.mem_mem_7_1 8 31 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_7_0_wclke_3 15 19 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_7_0 8 29 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_1 8 27 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_0_wclke_3 11 20 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_6_0 8 25 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_1 8 23 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_0_wclke_3 10 20 1 #SB_LUT4
set_location this_sprites_ram.mem_mem_5_0 8 21 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_1 8 19 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_0_wclke_3 10 17 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_4_0 8 17 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P_0 9 18 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P 11 17 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_1 8 15 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_0_wclke_3 11 17 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P_0 12 20 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P 9 17 6 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0 8 13 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P_0 9 17 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P 14 16 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_1 8 11 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_0_wclke_3 16 16 6 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0_RNINE6P_0 15 17 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0_RNINE6P 14 13 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0 8 9 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_1_RNINA4P_0 9 17 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_1_RNINA4P 12 19 1 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_1 8 7 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_0_wclke_3 16 16 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0_RNILA4P_0 14 17 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0_RNILA4P 11 17 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0 8 5 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_1_RNIL62P_0 9 17 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_1_RNIL62P 14 15 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_1 8 3 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_0_wclke_3 16 16 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P_0 14 14 6 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P 14 13 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0 8 1 0 #SB_RAM40_4K
set_location this_reset_cond.M_stage_q_RNO[9] 22 13 5 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[8] 22 13 7 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[7] 20 14 4 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[6] 14 14 4 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[5] 14 14 2 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[4] 14 12 1 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[3] 14 12 3 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[2] 15 11 5 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[1] 15 11 1 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[0] 15 11 0 #SB_LUT4
set_location this_reset_cond.M_stage_q[9] 22 13 5 #SB_DFF
set_location this_reset_cond.M_stage_q[8] 22 13 7 #SB_DFF
set_location this_reset_cond.M_stage_q[7] 20 14 4 #SB_DFF
set_location this_reset_cond.M_stage_q[6] 14 14 4 #SB_DFF
set_location this_reset_cond.M_stage_q[5] 14 14 2 #SB_DFF
set_location this_reset_cond.M_stage_q[4] 14 12 1 #SB_DFF
set_location this_reset_cond.M_stage_q[3] 14 12 3 #SB_DFF
set_location this_reset_cond.M_stage_q[2] 15 11 5 #SB_DFF
set_location this_reset_cond.M_stage_q[1] 15 11 1 #SB_DFF
set_location this_reset_cond.M_stage_q[0] 15 11 0 #SB_DFF
set_location this_ppu.un1_M_count_q_1_cry_6_0_c 13 18 6 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_5_0_c 13 18 5 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_4_0_c 13 18 4 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_3_0_c 13 18 3 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_2_0_c 13 18 2 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_1_0_c 13 18 1 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_0_0_c_RNO 12 19 5 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_0_0_c 13 18 0 #SB_CARRY
set_location this_ppu.line_clk.M_last_q_RNIQKTIG 12 21 5 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5_5 12 18 0 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5_4 12 19 3 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5_3 13 19 7 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5_2 14 18 4 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5_1 13 19 0 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5_0 13 19 1 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMRAD5 12 18 5 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIMMU35 13 19 6 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNI21NK5 17 24 1 #SB_LUT4
set_location this_ppu.line_clk.M_last_q 12 16 0 #SB_DFF
set_location this_ppu.M_vaddress_q_RNO[7] 16 24 2 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[6] 15 24 7 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[5] 16 23 5 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[4] 13 23 4 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[3] 13 22 7 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[2] 11 23 3 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[1] 11 21 4 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[0] 11 21 2 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIBSKN5[1] 11 19 1 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNI25476[4] 15 23 0 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNI1DAA[7] 16 25 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNI0655[6] 18 29 1 #SB_LUT4
set_location this_ppu.M_vaddress_q[7] 16 24 2 #SB_DFFSR
set_location this_ppu.M_vaddress_q[6] 15 24 7 #SB_DFFSR
set_location this_ppu.M_vaddress_q[5] 16 23 5 #SB_DFFSR
set_location this_ppu.M_vaddress_q[4] 13 23 4 #SB_DFFSR
set_location this_ppu.M_vaddress_q[3] 13 22 7 #SB_DFFSR
set_location this_ppu.M_vaddress_q[2] 11 23 3 #SB_DFFSR
set_location this_ppu.M_vaddress_q[1] 11 21 4 #SB_DFFSR
set_location this_ppu.M_vaddress_q[0] 11 21 2 #SB_DFFSR
set_location this_ppu.M_state_q_RNO[1] 14 18 1 #SB_LUT4
set_location this_ppu.M_state_q_RNO_0[1] 14 18 0 #SB_LUT4
set_location this_ppu.M_state_q_RNO[0] 12 18 7 #SB_LUT4
set_location this_ppu.M_state_q_RNIV8OI[1] 15 18 1 #SB_LUT4
set_location this_ppu.M_state_q_RNIJVOI1[0] 14 19 1 #SB_LUT4
set_location this_ppu.M_state_q_RNI05C9[1] 14 18 3 #SB_LUT4
set_location this_ppu.M_state_q[1] 14 18 1 #SB_DFF
set_location this_ppu.M_state_q[0] 12 18 7 #SB_DFF
set_location this_ppu.M_haddress_q_RNO[7] 19 26 6 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[6] 18 26 3 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[5] 18 26 2 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[4] 18 26 5 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[3] 18 26 6 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[2] 17 25 0 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[1] 16 22 7 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[0] 16 22 2 #SB_LUT4
set_location this_ppu.M_haddress_q_RNIR3M06[4] 18 25 4 #SB_LUT4
set_location this_ppu.M_haddress_q_RNIIT3[6] 24 26 4 #SB_LUT4
set_location this_ppu.M_haddress_q_RNIEKA06[1] 17 24 3 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI5S7[7] 24 26 3 #SB_LUT4
set_location this_ppu.M_haddress_q[7] 19 26 6 #SB_DFFSR
set_location this_ppu.M_haddress_q[6] 18 26 3 #SB_DFFSR
set_location this_ppu.M_haddress_q[5] 18 26 2 #SB_DFFSR
set_location this_ppu.M_haddress_q[4] 18 26 5 #SB_DFFSR
set_location this_ppu.M_haddress_q[3] 18 26 6 #SB_DFFSR
set_location this_ppu.M_haddress_q[2] 17 25 0 #SB_DFFSR
set_location this_ppu.M_haddress_q[1] 16 22 7 #SB_DFFSR
set_location this_ppu.M_haddress_q[0] 16 22 2 #SB_DFFSR
set_location this_ppu.M_count_q_RNO[7] 13 18 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO[6] 13 19 5 #SB_LUT4
set_location this_ppu.M_count_q_RNO[5] 14 19 2 #SB_LUT4
set_location this_ppu.M_count_q_RNO[4] 13 19 2 #SB_LUT4
set_location this_ppu.M_count_q_RNO[3] 14 18 6 #SB_LUT4
set_location this_ppu.M_count_q_RNO[2] 13 17 4 #SB_LUT4
set_location this_ppu.M_count_q_RNO[1] 12 18 6 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[7] 14 19 3 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[6] 13 18 6 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[5] 13 18 5 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[4] 13 18 4 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[3] 13 18 3 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[2] 13 18 2 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[1] 13 18 1 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[0] 13 19 3 #SB_LUT4
set_location this_ppu.M_count_q_RNO[0] 13 19 4 #SB_LUT4
set_location this_ppu.M_count_q_RNIIJ0G[7] 14 19 0 #SB_LUT4
set_location this_ppu.M_count_q_RNI230G[0] 14 18 2 #SB_LUT4
set_location this_ppu.M_count_q[7] 13 18 7 #SB_DFFSR
set_location this_ppu.M_count_q[6] 13 19 5 #SB_DFF
set_location this_ppu.M_count_q[5] 14 19 2 #SB_DFF
set_location this_ppu.M_count_q[4] 13 19 2 #SB_DFF
set_location this_ppu.M_count_q[3] 14 18 6 #SB_DFF
set_location this_ppu.M_count_q[2] 13 17 4 #SB_DFF
set_location this_ppu.M_count_q[1] 12 18 6 #SB_DFF
set_location this_ppu.M_count_q[0] 13 19 4 #SB_DFF
set_location this_ppu.G_384 11 18 1 #SB_LUT4
set_location this_pixel_clk.M_counter_q_RNO[1] 5 15 1 #SB_LUT4
set_location this_pixel_clk.M_counter_q_RNO[0] 4 15 6 #SB_LUT4
set_location this_pixel_clk.M_counter_q_RNILQS8[1] 5 16 7 #SB_LUT4
set_location this_pixel_clk.M_counter_q[1] 5 15 1 #SB_DFF
set_location this_pixel_clk.M_counter_q[0] 4 15 6 #SB_DFFSR
set_location this_map_ram.mem_mem_0_1 25 31 0 #SB_RAM40_4K
set_location this_map_ram.mem_mem_0_0 25 29 0 #SB_RAM40_4K
set_location this_delay_clk.M_pipe_q[4] 20 14 6 #SB_DFF
set_location this_delay_clk.M_pipe_q[3] 16 14 5 #SB_DFF
set_location this_delay_clk.M_pipe_q[2] 13 17 6 #SB_DFF
set_location this_delay_clk.M_pipe_q[1] 2 17 3 #SB_DFF
set_location this_delay_clk.M_pipe_q[0] 2 17 1 #SB_DFF
set_location m18x_N_3L3 11 14 3 #SB_LUT4
set_location dma_c3 17 16 7 #SB_LUT4
set_location dma_ac0_5 17 16 3 #SB_LUT4
set_location M_this_state_q_fast_RNO[15] 16 16 0 #SB_LUT4
set_location M_this_state_q_fast_RNO[14] 20 19 3 #SB_LUT4
set_location M_this_state_q_fast[15] 16 16 0 #SB_DFFSR
set_location M_this_state_q_fast[14] 20 19 3 #SB_DFFSR
set_location M_this_state_q_RNO[15] 21 15 4 #SB_LUT4
set_location M_this_state_q_RNO[14] 16 16 1 #SB_LUT4
set_location M_this_state_q_RNO[12] 16 18 7 #SB_LUT4
set_location M_this_state_q_RNO_0[0] 22 18 3 #SB_LUT4
set_location M_this_state_q_RNO[0] 22 18 4 #SB_LUT4
set_location M_this_state_q_RNIV6UJ7[8] 17 17 1 #SB_LUT4
set_location M_this_state_q_RNIV6UJ7_0[8] 17 17 2 #SB_LUT4
set_location M_this_state_q_RNITS9I4[7] 17 17 0 #SB_LUT4
set_location M_this_state_q_RNIMJ231[8] 18 16 3 #SB_LUT4
set_location M_this_state_q_RNI6Q0S[7] 17 18 1 #SB_LUT4
set_location M_this_state_q_RNI2S2S[13] 16 15 2 #SB_LUT4
set_location M_this_state_q[9] 20 16 7 #SB_DFFSR
set_location M_this_state_q[8] 20 16 2 #SB_DFFSR
set_location M_this_state_q[7] 19 17 4 #SB_DFFSR
set_location M_this_state_q[6] 19 14 6 #SB_DFFSR
set_location M_this_state_q[5] 16 18 4 #SB_DFFSR
set_location M_this_state_q[4] 15 16 3 #SB_DFFSR
set_location M_this_state_q[3] 17 17 5 #SB_DFFSR
set_location M_this_state_q[2] 17 13 7 #SB_DFFSR
set_location M_this_state_q[15] 21 15 4 #SB_DFFSR
set_location M_this_state_q[14] 16 16 1 #SB_DFFSR
set_location M_this_state_q[13] 21 19 2 #SB_DFFSR
set_location M_this_state_q[12] 16 18 7 #SB_DFFSR
set_location M_this_state_q[11] 21 19 4 #SB_DFFSR
set_location M_this_state_q[10] 21 14 7 #SB_DFFSR
set_location M_this_state_q[1] 17 17 7 #SB_DFFSR
set_location M_this_state_q[0] 22 18 4 #SB_DFFSS
set_location M_this_sprites_address_q_RNI1DGI7[0] 18 17 0 #SB_LUT4
set_location M_this_sprites_address_q[9] 18 14 7 #SB_DFFSR
set_location M_this_sprites_address_q[8] 17 15 4 #SB_DFFSR
set_location M_this_sprites_address_q[7] 19 19 3 #SB_DFFSR
set_location M_this_sprites_address_q[6] 19 15 1 #SB_DFFSR
set_location M_this_sprites_address_q[5] 19 15 6 #SB_DFFSR
set_location M_this_sprites_address_q[4] 19 19 6 #SB_DFFSR
set_location M_this_sprites_address_q[3] 18 15 4 #SB_DFFSR
set_location M_this_sprites_address_q[2] 18 15 1 #SB_DFFSR
set_location M_this_sprites_address_q[13] 18 19 4 #SB_DFFSR
set_location M_this_sprites_address_q[12] 18 19 3 #SB_DFFSR
set_location M_this_sprites_address_q[11] 18 19 1 #SB_DFFSR
set_location M_this_sprites_address_q[10] 17 19 7 #SB_DFFSR
set_location M_this_sprites_address_q[1] 18 14 4 #SB_DFFSR
set_location M_this_sprites_address_q[0] 18 21 4 #SB_DFFSR
set_location M_this_map_address_q_RNICF7V6[0] 19 22 0 #SB_LUT4
set_location M_this_map_address_q[9] 18 23 7 #SB_DFFSR
set_location M_this_map_address_q[8] 20 24 5 #SB_DFFSR
set_location M_this_map_address_q[7] 18 23 1 #SB_DFFSR
set_location M_this_map_address_q[6] 19 21 7 #SB_DFFSR
set_location M_this_map_address_q[5] 19 21 1 #SB_DFFSR
set_location M_this_map_address_q[4] 20 22 7 #SB_DFFSR
set_location M_this_map_address_q[3] 20 22 4 #SB_DFFSR
set_location M_this_map_address_q[2] 18 23 4 #SB_DFFSR
set_location M_this_map_address_q[1] 20 22 1 #SB_DFFSR
set_location M_this_map_address_q[0] 19 21 4 #SB_DFFSR
set_location M_this_external_address_q_RNIE44V9[0] 22 20 0 #SB_LUT4
set_location M_this_external_address_q[9] 22 22 7 #SB_DFFSR
set_location M_this_external_address_q[8] 22 22 1 #SB_DFFSR
set_location M_this_external_address_q[7] 23 21 4 #SB_DFFSR
set_location M_this_external_address_q[6] 21 21 6 #SB_DFFSR
set_location M_this_external_address_q[5] 21 21 1 #SB_DFFSR
set_location M_this_external_address_q[4] 23 20 7 #SB_DFFSR
set_location M_this_external_address_q[3] 22 23 4 #SB_DFFSR
set_location M_this_external_address_q[2] 23 20 4 #SB_DFFSR
set_location M_this_external_address_q[15] 23 21 1 #SB_DFFSR
set_location M_this_external_address_q[14] 20 19 0 #SB_DFFSR
set_location M_this_external_address_q[13] 21 19 6 #SB_DFFSR
set_location M_this_external_address_q[12] 23 23 3 #SB_DFFSR
set_location M_this_external_address_q[11] 22 23 1 #SB_DFFSR
set_location M_this_external_address_q[10] 23 21 7 #SB_DFFSR
set_location M_this_external_address_q[1] 23 20 1 #SB_DFFSR
set_location M_this_external_address_q[0] 22 22 4 #SB_DFFSR
set_location M_this_data_count_q_cry_c[9] 23 18 1 #SB_CARRY
set_location M_this_data_count_q_cry_c[8] 23 18 0 #SB_CARRY
set_location M_this_data_count_q_cry_c[7] 23 17 7 #SB_CARRY
set_location M_this_data_count_q_cry_c[6] 23 17 6 #SB_CARRY
set_location M_this_data_count_q_cry_c[5] 23 17 5 #SB_CARRY
set_location M_this_data_count_q_cry_c[4] 23 17 4 #SB_CARRY
set_location M_this_data_count_q_cry_c[3] 23 17 3 #SB_CARRY
set_location M_this_data_count_q_cry_c[2] 23 17 2 #SB_CARRY
set_location M_this_data_count_q_cry_c[14] 23 18 6 #SB_CARRY
set_location M_this_data_count_q_cry_c[13] 23 18 5 #SB_CARRY
set_location M_this_data_count_q_cry_c[12] 23 18 4 #SB_CARRY
set_location M_this_data_count_q_cry_c[11] 23 18 3 #SB_CARRY
set_location M_this_data_count_q_cry_c[10] 23 18 2 #SB_CARRY
set_location M_this_data_count_q_cry_c[1] 23 17 1 #SB_CARRY
set_location M_this_data_count_q_cry_c[0] 23 17 0 #SB_CARRY
set_location M_this_data_count_q_RNO[9] 24 17 4 #SB_LUT4
set_location M_this_data_count_q_RNO[8] 24 17 2 #SB_LUT4
set_location M_this_data_count_q_RNO[7] 24 17 0 #SB_LUT4
set_location M_this_data_count_q_RNO[6] 23 16 6 #SB_LUT4
set_location M_this_data_count_q_RNO[5] 23 16 4 #SB_LUT4
set_location M_this_data_count_q_RNO[4] 23 16 2 #SB_LUT4
set_location M_this_data_count_q_RNO[3] 23 16 0 #SB_LUT4
set_location M_this_data_count_q_RNO[2] 22 16 6 #SB_LUT4
set_location M_this_data_count_q_RNO[15] 24 18 6 #SB_LUT4
set_location M_this_data_count_q_RNO[14] 24 18 4 #SB_LUT4
set_location M_this_data_count_q_RNO[13] 24 19 7 #SB_LUT4
set_location M_this_data_count_q_RNO[12] 24 18 2 #SB_LUT4
set_location M_this_data_count_q_RNO[11] 24 18 0 #SB_LUT4
set_location M_this_data_count_q_RNO[10] 24 19 1 #SB_LUT4
set_location M_this_data_count_q_RNO[1] 22 16 4 #SB_LUT4
set_location M_this_data_count_q_RNO_0[9] 23 18 1 #SB_LUT4
set_location M_this_data_count_q_RNO_0[8] 23 18 0 #SB_LUT4
set_location M_this_data_count_q_RNO_0[7] 23 17 7 #SB_LUT4
set_location M_this_data_count_q_RNO_0[6] 23 17 6 #SB_LUT4
set_location M_this_data_count_q_RNO_0[5] 23 17 5 #SB_LUT4
set_location M_this_data_count_q_RNO_0[4] 23 17 4 #SB_LUT4
set_location M_this_data_count_q_RNO_0[3] 23 17 3 #SB_LUT4
set_location M_this_data_count_q_RNO_0[2] 23 17 2 #SB_LUT4
set_location M_this_data_count_q_RNO_0[15] 23 18 7 #SB_LUT4
set_location M_this_data_count_q_RNO_0[14] 23 18 6 #SB_LUT4
set_location M_this_data_count_q_RNO_0[12] 23 18 4 #SB_LUT4
set_location M_this_data_count_q_RNO_0[11] 23 18 3 #SB_LUT4
set_location M_this_data_count_q_RNO_0[1] 23 17 1 #SB_LUT4
set_location M_this_data_count_q_RNO_0[0] 22 24 0 #SB_LUT4
set_location M_this_data_count_q_RNO[0] 22 16 0 #SB_LUT4
set_location M_this_data_count_q_RNIV6TA[2] 22 15 0 #SB_LUT4
set_location M_this_data_count_q_RNII1EE2[10] 22 18 1 #SB_LUT4
set_location M_this_data_count_q_RNIAQQL[4] 23 15 2 #SB_LUT4
set_location M_this_data_count_q_RNI8TRI[10] 24 20 1 #SB_LUT4
set_location M_this_data_count_q_RNI60TF[15] 22 18 0 #SB_LUT4
set_location M_this_data_count_q_RNI44LB1[0] 22 15 1 #SB_LUT4
set_location M_this_data_count_q[9] 24 17 4 #SB_DFFE
set_location M_this_data_count_q[8] 24 17 2 #SB_DFFE
set_location M_this_data_count_q[7] 24 17 0 #SB_DFFE
set_location M_this_data_count_q[6] 23 16 6 #SB_DFFE
set_location M_this_data_count_q[5] 23 16 4 #SB_DFFE
set_location M_this_data_count_q[4] 23 16 2 #SB_DFFE
set_location M_this_data_count_q[3] 23 16 0 #SB_DFFE
set_location M_this_data_count_q[2] 22 16 6 #SB_DFFE
set_location M_this_data_count_q[15] 24 18 6 #SB_DFFE
set_location M_this_data_count_q[14] 24 18 4 #SB_DFFE
set_location M_this_data_count_q[13] 24 19 7 #SB_DFFE
set_location M_this_data_count_q[12] 24 18 2 #SB_DFFE
set_location M_this_data_count_q[11] 24 18 0 #SB_DFFE
set_location M_this_data_count_q[10] 24 19 1 #SB_DFFE
set_location M_this_data_count_q[1] 22 16 4 #SB_DFFE
set_location M_this_data_count_q[0] 22 16 0 #SB_DFFE
set_location GND -1 -1 -1 #GND
set_io vsync A3
set_io vblank A4
set_io rst_n P8
set_io rgb[5] D3
set_io rgb[4] C1
set_io rgb[3] E1
set_io rgb[2] G1
set_io rgb[1] J1
set_io rgb[0] M1
set_io port_rw F4
set_io port_nmib K3
set_io port_enb H1
set_io port_dmab N1
set_io port_data_rw D4
set_io port_data[7] H11
set_io port_data[6] G12
set_io port_data[5] F11
set_io port_data[4] D12
set_io port_data[3] C12
set_io port_data[2] D10
set_io port_data[1] D7
set_io port_data[0] C7
set_io port_clk H4
set_io port_address[9] A10
set_io port_address[8] A6
set_io port_address[7] J12
set_io port_address[6] G14
set_io port_address[5] E12
set_io port_address[4] D14
set_io port_address[3] B14
set_io port_address[2] C10
set_io port_address[15] H12
set_io port_address[14] F14
set_io port_address[13] E14
set_io port_address[12] C14
set_io port_address[11] A12
set_io port_address[10] C9
set_io port_address[1] A11
set_io port_address[0] A7
set_io led[7] N14
set_io led[6] M12
set_io led[5] L14
set_io led[4] L12
set_io led[3] K14
set_io led[2] K12
set_io led[1] K11
set_io led[0] J11
set_io hsync A1
set_io hblank A2
set_io debug[1] L6
set_io debug[0] P4
set_io clk P7
