#! /usr/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x18002e0 .scope module, "tb_memory" "tb_memory" 2 1;
 .timescale 0 0;
P_0x1800d50 .param/l "ADDR_WIDTH" 0 2 4, +C4<00000000000000000000000000000100>;
P_0x1800d90 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001001>;
v0x182f8e0_0 .net "Addr", 3 0, v0x17c7bf0_0;  1 drivers
v0x182f9c0_0 .net "Clk", 0 0, v0x182ddf0_0;  1 drivers
v0x182fad0_0 .net "Data1_O", 8 0, v0x182ecd0_0;  1 drivers
v0x182fbc0_0 .net "Data2_O", 8 0, v0x182edd0_0;  1 drivers
v0x182fcb0_0 .net "Data_In", 8 0, v0x182e080_0;  1 drivers
v0x182fe10_0 .net "M_Sel", 0 0, v0x182e1b0_0;  1 drivers
v0x182ff00_0 .net "W_En", 0 0, v0x182e270_0;  1 drivers
S_0x18004b0 .scope module, "tb" "test_memory" 2 14, 3 2 0, S_0x18002e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "Addr"
    .port_info 1 /OUTPUT 9 "Data_In"
    .port_info 2 /OUTPUT 1 "W_En"
    .port_info 3 /OUTPUT 1 "Clk"
    .port_info 4 /OUTPUT 1 "M_Sel"
    .port_info 5 /INPUT 9 "Data1_O"
    .port_info 6 /INPUT 9 "Data2_O"
P_0x17c8550 .param/l "ADDR_WIDTH" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x17c8590 .param/l "DATA_WIDTH" 0 3 4, +C4<00000000000000000000000000001001>;
v0x17c7bf0_0 .var "Addr", 3 0;
v0x182ddf0_0 .var "Clk", 0 0;
v0x182deb0_0 .net "Data1_O", 8 0, v0x182ecd0_0;  alias, 1 drivers
v0x182dfa0_0 .net "Data2_O", 8 0, v0x182edd0_0;  alias, 1 drivers
v0x182e080_0 .var "Data_In", 8 0;
v0x182e1b0_0 .var "M_Sel", 0 0;
v0x182e270_0 .var "W_En", 0 0;
v0x182e330_0 .var/i "i", 31 0;
E_0x1801860 .event edge, v0x182ddf0_0;
S_0x182e530 .scope module, "uut" "memory" 2 13, 4 3 0, S_0x18002e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Addr"
    .port_info 1 /INPUT 9 "Data_In"
    .port_info 2 /INPUT 1 "W_En"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "M_Sel"
    .port_info 5 /OUTPUT 9 "Data1_O"
    .port_info 6 /OUTPUT 9 "Data2_O"
P_0x182e720 .param/l "ADDR_WIDTH" 0 4 5, +C4<00000000000000000000000000000100>;
P_0x182e760 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001001>;
v0x182eaf0_0 .net "Addr", 3 0, v0x17c7bf0_0;  alias, 1 drivers
v0x182ec00_0 .net "Clk", 0 0, v0x182ddf0_0;  alias, 1 drivers
v0x182ecd0_0 .var "Data1_O", 8 0;
v0x182edd0_0 .var "Data2_O", 8 0;
v0x182eea0_0 .net "Data_In", 8 0, v0x182e080_0;  alias, 1 drivers
v0x182ef90_0 .net "M_Sel", 0 0, v0x182e1b0_0;  alias, 1 drivers
v0x182f060 .array "Ram1", 0 15, 8 0;
v0x182f330 .array "Ram2", 0 15, 8 0;
v0x182f680_0 .net "W_En", 0 0, v0x182e270_0;  alias, 1 drivers
v0x182f060_0 .array/port v0x182f060, 0;
v0x182f060_1 .array/port v0x182f060, 1;
v0x182f060_2 .array/port v0x182f060, 2;
E_0x182e940/0 .event edge, v0x17c7bf0_0, v0x182f060_0, v0x182f060_1, v0x182f060_2;
v0x182f060_3 .array/port v0x182f060, 3;
v0x182f060_4 .array/port v0x182f060, 4;
v0x182f060_5 .array/port v0x182f060, 5;
v0x182f060_6 .array/port v0x182f060, 6;
E_0x182e940/1 .event edge, v0x182f060_3, v0x182f060_4, v0x182f060_5, v0x182f060_6;
v0x182f060_7 .array/port v0x182f060, 7;
v0x182f060_8 .array/port v0x182f060, 8;
v0x182f060_9 .array/port v0x182f060, 9;
v0x182f060_10 .array/port v0x182f060, 10;
E_0x182e940/2 .event edge, v0x182f060_7, v0x182f060_8, v0x182f060_9, v0x182f060_10;
v0x182f060_11 .array/port v0x182f060, 11;
v0x182f060_12 .array/port v0x182f060, 12;
v0x182f060_13 .array/port v0x182f060, 13;
v0x182f060_14 .array/port v0x182f060, 14;
E_0x182e940/3 .event edge, v0x182f060_11, v0x182f060_12, v0x182f060_13, v0x182f060_14;
v0x182f060_15 .array/port v0x182f060, 15;
v0x182f330_0 .array/port v0x182f330, 0;
v0x182f330_1 .array/port v0x182f330, 1;
v0x182f330_2 .array/port v0x182f330, 2;
E_0x182e940/4 .event edge, v0x182f060_15, v0x182f330_0, v0x182f330_1, v0x182f330_2;
v0x182f330_3 .array/port v0x182f330, 3;
v0x182f330_4 .array/port v0x182f330, 4;
v0x182f330_5 .array/port v0x182f330, 5;
v0x182f330_6 .array/port v0x182f330, 6;
E_0x182e940/5 .event edge, v0x182f330_3, v0x182f330_4, v0x182f330_5, v0x182f330_6;
v0x182f330_7 .array/port v0x182f330, 7;
v0x182f330_8 .array/port v0x182f330, 8;
v0x182f330_9 .array/port v0x182f330, 9;
v0x182f330_10 .array/port v0x182f330, 10;
E_0x182e940/6 .event edge, v0x182f330_7, v0x182f330_8, v0x182f330_9, v0x182f330_10;
v0x182f330_11 .array/port v0x182f330, 11;
v0x182f330_12 .array/port v0x182f330, 12;
v0x182f330_13 .array/port v0x182f330, 13;
v0x182f330_14 .array/port v0x182f330, 14;
E_0x182e940/7 .event edge, v0x182f330_11, v0x182f330_12, v0x182f330_13, v0x182f330_14;
v0x182f330_15 .array/port v0x182f330, 15;
E_0x182e940/8 .event edge, v0x182f330_15;
E_0x182e940 .event/or E_0x182e940/0, E_0x182e940/1, E_0x182e940/2, E_0x182e940/3, E_0x182e940/4, E_0x182e940/5, E_0x182e940/6, E_0x182e940/7, E_0x182e940/8;
E_0x182ea90 .event posedge, v0x182ddf0_0;
    .scope S_0x182e530;
T_0 ;
    %wait E_0x182ea90;
    %load/vec4 v0x182f680_0;
    %load/vec4 v0x182ef90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x182eea0_0;
    %load/vec4 v0x182eaf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x182f060, 4, 0;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x182eea0_0;
    %load/vec4 v0x182eaf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x182f330, 4, 0;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x182e530;
T_1 ;
    %wait E_0x182e940;
    %load/vec4 v0x182eaf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x182f060, 4;
    %store/vec4 v0x182ecd0_0, 0, 9;
    %load/vec4 v0x182eaf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x182f330, 4;
    %store/vec4 v0x182edd0_0, 0, 9;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x18004b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x182ddf0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x18004b0;
T_3 ;
    %wait E_0x1801860;
    %delay 10, 0;
    %load/vec4 v0x182ddf0_0;
    %inv;
    %assign/vec4 v0x182ddf0_0, 0;
    %vpi_func 3 15 "$time" 64 {0 0 0};
    %cmpi/e 200, 0, 64;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 16 "$stop" {0 0 0};
T_3.0 ;
    %vpi_call 3 17 "$display", $time, "Data_in =%b, Data1_0=%b,Clk=%b", v0x182e080_0, v0x182deb0_0, v0x182ddf0_0 {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x18004b0;
T_4 ;
    %pushi/vec4 10, 0, 9;
    %store/vec4 v0x182e080_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x17c7bf0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x182e270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x182e1b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x182e330_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x182e330_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %delay 10, 0;
    %load/vec4 v0x182e330_0;
    %pad/s 9;
    %store/vec4 v0x182e080_0, 0, 9;
    %load/vec4 v0x182e330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x182e330_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_memory.v";
    "test_memory.v";
    "memory.v";
