import math
from functools import reduce
from dlavm.adr.base import DataType, DataEnum
from .. import ne
from .base_accel import Accel
from ..utils import tools


class OHBM(Accel):
    name = "ohbm"
    version = 20250312
    description = """
        Only HBM EdgeLLM FPGA Accelerator, 存储设备从DDR-HBM变为Only-HBM
    """
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0312"

    MAX_TOKEN                   = 2048

    Tb                          = 1
    Tout                        = 32
    HBM_Port                    = 32
    base_Tin                    = 128
    s_Tin                       = 32
    MAX_DAT_DW                  = 16
    MAX_DW                      = 16
    HBM_AXI_DATA_WIDTH          = 256
    s_HBM_AXI_DATA_WIDTH        = 256
    ASYN_FACTOR                 = 2
    log2_CH                     = 19
    MAX_CH_per_HEAD             = 128
    MAX_WT_DW                   = 4
    MAX_BN_DW                   = 16
    T_quant_block               = 128
    log2_T_quant_block          = 7

    AXI_BURST_LEN               = 64
    log2_P                      = 8
    log2_S                      = 8
    log2_K                      = 8
    log2_Bank_Step              = 28

    WT_quant_scale_DW           = 16
    MAX_BN_CH                   = 1024
    log2_TOTAL_WT_BRAM_BITS     = (24) #24= 16Mb for VCU128, single BRAM buf is 512(depth)*72(width)= 36864 bit
    log2_TOTAL_DAT_BRAM_BITS    = (23) #23= 8Mb for VCU128, single BRAM buf is 512(depth)*72(width)= 36864 bit

    Pixel_Data_Width            = HBM_AXI_DATA_WIDTH
    HBM_1Row_Bytes              = int((HBM_AXI_DATA_WIDTH)>>3)
    Tin                         = base_Tin
    DAT_BRAM_NUM                = HBM_Port
    log2_DAT_BRAM_NUM           = int(math.log2(DAT_BRAM_NUM))
    TOTAL_DAT_BRAM_BITS         = (1<<log2_TOTAL_DAT_BRAM_BITS)
    SINGLE_DAT_BRAM_BITS        = (TOTAL_DAT_BRAM_BITS//DAT_BRAM_NUM)  
    SINGLE_DAT_BRAM_WIDTH       = (HBM_AXI_DATA_WIDTH)
    SINGLE_DAT_BRAM_DEPTH       = (SINGLE_DAT_BRAM_BITS//SINGLE_DAT_BRAM_WIDTH)
    log2_SINGLE_DAT_BRAM_DEPTH  = int(math.log2(SINGLE_DAT_BRAM_DEPTH))
    log2_ID0_BRAM_DEPTH         = (log2_SINGLE_DAT_BRAM_DEPTH   )
    ID0_BRAM_DEPTH              = (1<<log2_ID0_BRAM_DEPTH       )
    ID0_BRAM_WIDTH              = (HBM_AXI_DATA_WIDTH*HBM_Port )
    TOTAL_WT_BRAM_BITS          = (1<<log2_TOTAL_WT_BRAM_BITS)
    WT_BRAM_NUM                 = HBM_Port
    log2_WT_BRAM_NUM            = int(math.log2(WT_BRAM_NUM))
    log2_TOTAL_WT1_BRAM_BITS    = (log2_TOTAL_WT_BRAM_BITS-1)
    TOTAL_WT1_BRAM_BITS         = (1<<log2_TOTAL_WT1_BRAM_BITS)
    SINGLE_WT_BRAM_BITS         = (TOTAL_WT1_BRAM_BITS//WT_BRAM_NUM)  
    SINGLE_WT_BRAM_WIDTH        = (HBM_AXI_DATA_WIDTH)
    SINGLE_WT_BRAM_DEPTH        = (SINGLE_WT_BRAM_BITS//SINGLE_WT_BRAM_WIDTH)
    log2_SINGLE_WT_BRAM_DEPTH   = int(math.log2(SINGLE_WT_BRAM_DEPTH) )
    log2_ID1_BRAM_DEPTH         = (log2_SINGLE_WT_BRAM_DEPTH    )
    ID1_BRAM_DEPTH              = (1<<log2_ID1_BRAM_DEPTH       )
    ID1_BRAM_WIDTH              = (HBM_AXI_DATA_WIDTH*HBM_Port )
    L_Tout                      = HBM_Port*HBM_AXI_DATA_WIDTH//MAX_DW
    # aux build factor
    aux_dat_width = HBM_AXI_DATA_WIDTH*4//8
    aux_task_map = {
        0b001111 : [0b001111, 2],
    }

    @classmethod
    def malloc_bytes(cls, shape, dtype, dynamic=False):
        if not dynamic:
            shape = [i.simplify(1).data if isinstance(i, ne.Expr) else i for i in shape]
        if dtype.dtype == DataEnum.fp16 and dtype.mapped == DataEnum.hbm:
            if len(shape) == 1: # BN: TODO, 2* cls.MAX_BN_DW maybe wrong
                bsize = (((shape[0] // 2) + cls.L_Tout - 1)// cls.L_Tout) * cls.L_Tout * 2 * cls.MAX_BN_DW // 8 // cls.HBM_Port
            elif len(shape) == 3: # Feature
                bsize = (((shape[0] * shape[-1]) + cls.L_Tout - 1)// cls.L_Tout) * cls.L_Tout * cls.MAX_DAT_DW // 8 * shape[1] // cls.HBM_Port
            elif len(shape) == 2: # Feature
                bsize = (((shape[-1]) + cls.L_Tout - 1)// cls.L_Tout) * cls.L_Tout * cls.MAX_DAT_DW // 8 * shape[0] // cls.HBM_Port
            else:
                raise RuntimeError(f"Unsupport ndim of shape {shape} in malloc bytes")
            return bsize
        elif dtype.dtype == DataEnum.int4 and dtype.mapped == DataEnum.hbm:
            Sparsity_Factor = 1
            if len(shape) == 2:
                CHout, CHin = shape
                CHout_div_Tout = tools.Ceil(CHout, cls.Tout)
                WT_CHin_div_Tin = tools.Ceil(CHin, cls.Tin)
                WT_CHin_Padding_with_Tin = WT_CHin_div_Tin*cls.Tin
                WT_CHout_Padding_with_Tout = CHout_div_Tout*cls.Tout

                WT_CH_Tgroup = (cls.T_quant_block*Sparsity_Factor*cls.HBM_AXI_DATA_WIDTH//cls.WT_quant_scale_DW)
                WT_scale_group_nums = ((WT_CHin_Padding_with_Tin+WT_CH_Tgroup-1)//WT_CH_Tgroup)
                WT_scale_bits = (WT_CHout_Padding_with_Tout*cls.HBM_AXI_DATA_WIDTH*WT_scale_group_nums)
                WT_SIZE_IN_BYTES = (((WT_CHout_Padding_with_Tout*WT_CHin_Padding_with_Tin*cls.MAX_WT_DW)>>3)+((WT_scale_bits)>>3))
                return WT_SIZE_IN_BYTES // cls.HBM_Port
            elif len(shape) == 4:
                Ky, Kx, CHin, CHout = shape
                CHout_div_Tout = tools.Ceil(CHout, cls.Tout)
                WT_CHin_div_Tin = tools.Ceil(CHin, cls.Tin)
                WT_CHin_Padding_with_Tin = WT_CHin_div_Tin*cls.Tin
                WT_CHout_Padding_with_Tout = CHout_div_Tout*cls.Tout

                WT_CH_Tgroup = (cls.T_quant_block*Sparsity_Factor*cls.HBM_AXI_DATA_WIDTH//cls.WT_quant_scale_DW)
                WT_scale_group_nums = ((WT_CHin_Padding_with_Tin+WT_CH_Tgroup-1)//WT_CH_Tgroup)
                WT_scale_bits = (WT_CHout_Padding_with_Tout*cls.HBM_AXI_DATA_WIDTH*WT_scale_group_nums)
                WT_SIZE_IN_BYTES = (((WT_CHout_Padding_with_Tout*WT_CHin_Padding_with_Tin*cls.MAX_WT_DW)>>3)+((WT_scale_bits)>>3))
                return WT_SIZE_IN_BYTES // cls.HBM_Port * Ky * Kx
        raise RuntimeError(f"Unsupport dtype of {dtype.dtype} and mapped of {dtype.mapped} in malloc bytes: {shape}")


class OHBM0314(OHBM):

    version = 20250314
    description = """
        update Feature_Head in testbench into Original_Feature_Head and Padding_Feature_Head
    """
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0314"


class OHBM0316(OHBM):

    version = 20250316
    description = """
        update tasks for ACT Op
    """
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0316"


class OHBM0323(OHBM):

    version = 20250323
    description = """
        add high32 addr register for operations.
        *IMPORT VERSION* : update all task driver
    """
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0323"


class OHBM0326Static(OHBM):

    version = 20250326
    description = """
    """
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0326"

    AXI_BURST_LEN               = 256


class OHBM0326(OHBM0326Static):

    static = OHBM0326Static
    Pixel_Data_Width            = static.HBM_AXI_DATA_WIDTH
    HBM_1Row_Bytes              = int((static.HBM_AXI_DATA_WIDTH)>>3)
    Tin                         = static.base_Tin
    DAT_BRAM_NUM                = static.HBM_Port
    log2_DAT_BRAM_NUM           = int(math.log2(DAT_BRAM_NUM))
    TOTAL_DAT_BRAM_BITS         = (1<<static.log2_TOTAL_DAT_BRAM_BITS)
    SINGLE_DAT_BRAM_BITS        = (TOTAL_DAT_BRAM_BITS//DAT_BRAM_NUM)  
    SINGLE_DAT_BRAM_WIDTH       = (static.HBM_AXI_DATA_WIDTH)
    SINGLE_DAT_BRAM_DEPTH       = (SINGLE_DAT_BRAM_BITS//SINGLE_DAT_BRAM_WIDTH)
    log2_SINGLE_DAT_BRAM_DEPTH  = int(math.log2(SINGLE_DAT_BRAM_DEPTH))
    log2_ID0_BRAM_DEPTH         = (log2_SINGLE_DAT_BRAM_DEPTH   )
    ID0_BRAM_DEPTH              = (1<<log2_ID0_BRAM_DEPTH       )
    ID0_BRAM_WIDTH              = (static.HBM_AXI_DATA_WIDTH*static.HBM_Port )
    TOTAL_WT_BRAM_BITS          = (1<<static.log2_TOTAL_WT_BRAM_BITS)
    WT_BRAM_NUM                 = static.HBM_Port
    log2_WT_BRAM_NUM            = int(math.log2(WT_BRAM_NUM))
    log2_TOTAL_WT1_BRAM_BITS    = (static.log2_TOTAL_WT_BRAM_BITS-1)
    TOTAL_WT1_BRAM_BITS         = (1<<log2_TOTAL_WT1_BRAM_BITS)
    SINGLE_WT_BRAM_BITS         = (TOTAL_WT1_BRAM_BITS//WT_BRAM_NUM)  
    SINGLE_WT_BRAM_WIDTH        = (static.HBM_AXI_DATA_WIDTH)
    SINGLE_WT_BRAM_DEPTH        = (SINGLE_WT_BRAM_BITS//SINGLE_WT_BRAM_WIDTH)
    log2_SINGLE_WT_BRAM_DEPTH   = int(math.log2(SINGLE_WT_BRAM_DEPTH) )
    log2_ID1_BRAM_DEPTH         = (log2_SINGLE_WT_BRAM_DEPTH    )
    ID1_BRAM_DEPTH              = (1<<log2_ID1_BRAM_DEPTH       )
    ID1_BRAM_WIDTH              = (static.HBM_AXI_DATA_WIDTH*static.HBM_Port )
    L_Tout                      = static.HBM_Port*static.HBM_AXI_DATA_WIDTH//static.MAX_DW
    # aux build factor
    aux_dat_width = static.HBM_AXI_DATA_WIDTH*4//8


class OHBM0326V80Static(OHBM0326):

    version = 20250326
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0326_v80"

    HBM_Port                = 4
    HBM_AXI_DATA_WIDTH      = 512
    s_HBM_AXI_DATA_WIDTH    = 256
    HBM_ADDR_WIDTH          = 44
    SINGLE_HBM_DEPTH        = 33
    DDR_ADDR_WIDTH          = 44
    Tout                    = 32
    base_Tin                = 64
    FPCINT_Tin              = 64
    AXI_BURST_LEN           = 256
    WT_AXI_BURST_LEN        = 256


class OHBM0326V80(OHBM0326V80Static):

    static = OHBM0326V80Static
    Pixel_Data_Width            = static.HBM_AXI_DATA_WIDTH
    HBM_1Row_Bytes              = int((static.HBM_AXI_DATA_WIDTH)>>3)
    Tin                         = static.base_Tin
    DAT_BRAM_NUM                = static.HBM_Port
    log2_DAT_BRAM_NUM           = int(math.log2(DAT_BRAM_NUM))
    TOTAL_DAT_BRAM_BITS         = (1<<static.log2_TOTAL_DAT_BRAM_BITS)
    SINGLE_DAT_BRAM_BITS        = (TOTAL_DAT_BRAM_BITS//DAT_BRAM_NUM)  
    SINGLE_DAT_BRAM_WIDTH       = (static.HBM_AXI_DATA_WIDTH)
    SINGLE_DAT_BRAM_DEPTH       = (SINGLE_DAT_BRAM_BITS//SINGLE_DAT_BRAM_WIDTH)
    log2_SINGLE_DAT_BRAM_DEPTH  = int(math.log2(SINGLE_DAT_BRAM_DEPTH))
    log2_ID0_BRAM_DEPTH         = (log2_SINGLE_DAT_BRAM_DEPTH   )
    ID0_BRAM_DEPTH              = (1<<log2_ID0_BRAM_DEPTH       )
    ID0_BRAM_WIDTH              = (static.HBM_AXI_DATA_WIDTH*static.HBM_Port )
    TOTAL_WT_BRAM_BITS          = (1<<static.log2_TOTAL_WT_BRAM_BITS)
    WT_BRAM_NUM                 = static.HBM_Port
    log2_WT_BRAM_NUM            = int(math.log2(WT_BRAM_NUM))
    log2_TOTAL_WT1_BRAM_BITS    = (static.log2_TOTAL_WT_BRAM_BITS-1)
    TOTAL_WT1_BRAM_BITS         = (1<<log2_TOTAL_WT1_BRAM_BITS)
    SINGLE_WT_BRAM_BITS         = (TOTAL_WT1_BRAM_BITS//WT_BRAM_NUM)  
    SINGLE_WT_BRAM_WIDTH        = (static.HBM_AXI_DATA_WIDTH)
    SINGLE_WT_BRAM_DEPTH        = (SINGLE_WT_BRAM_BITS//SINGLE_WT_BRAM_WIDTH)
    log2_SINGLE_WT_BRAM_DEPTH   = int(math.log2(SINGLE_WT_BRAM_DEPTH) )
    log2_ID1_BRAM_DEPTH         = (log2_SINGLE_WT_BRAM_DEPTH    )
    ID1_BRAM_DEPTH              = (1<<log2_ID1_BRAM_DEPTH       )
    ID1_BRAM_WIDTH              = (static.HBM_AXI_DATA_WIDTH*static.HBM_Port )
    L_Tout                      = static.HBM_Port*static.HBM_AXI_DATA_WIDTH//static.MAX_DW
    # aux build factor
    aux_dat_width = static.HBM_AXI_DATA_WIDTH*4//8



class OHBM0329(OHBM0326):

    version = 20250329
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0329"

    description = """
        tb, kvcache2hbm and trp/f2w change
    """

class OHBM0407(OHBM0329):

    version = 20250407
    tb_sim_path = "/home/shenao/dlavm-llm-public/tbsim/workspace_2025_0407"

    description = """
        F2W的编译reg9变了，其它都没变
    """
