Release 11.4 - xst L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: rotary_encoder_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "rotary_encoder_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "rotary_encoder_top"
Output Format                      : NGC
Target Device                      : xc3s200-5-vq100

---- Source Options
Top Module Name                    : rotary_encoder_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : rotary_encoder_top.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/reset_gen.vhd" in Library work.
Architecture reset_gen_pkg of Entity reset_gen_pkg is up to date.
Architecture arch_reset_gen of Entity reset_gen is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/debounce.vhd" in Library work.
Architecture debounce_pkg of Entity debounce_pkg is up to date.
Architecture debounce_arch of Entity debounce is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/rot_enc_decoder.vhd" in Library work.
Architecture rot_enc_decoder_arch of Entity rot_enc_decoder is up to date.
Compiling vhdl file "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/rotary_encoder_top.vhd" in Library work.
Entity <rotary_encoder_top> compiled.
Entity <rotary_encoder_top> (Architecture <rotary_encoder_top_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <rotary_encoder_top> in library <work> (architecture <rotary_encoder_top_arch>) with generics.
	debounce_clks = 100000

Analyzing hierarchy for entity <reset_gen> in library <work> (architecture <arch_reset_gen>) with generics.
	reset_clks = 10

Analyzing hierarchy for entity <debounce> in library <work> (architecture <debounce_arch>) with generics.
	debounce_clks = 100000

Analyzing hierarchy for entity <rot_enc_decoder> in library <work> (architecture <rot_enc_decoder_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <rotary_encoder_top> in library <work> (Architecture <rotary_encoder_top_arch>).
	debounce_clks = 100000
WARNING:Xst:819 - "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/rotary_encoder_top.vhd" line 94: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk_i>
Entity <rotary_encoder_top> analyzed. Unit <rotary_encoder_top> generated.

Analyzing generic Entity <reset_gen> in library <work> (Architecture <arch_reset_gen>).
	reset_clks = 10
Entity <reset_gen> analyzed. Unit <reset_gen> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <debounce_arch>).
	debounce_clks = 100000
WARNING:Xst:819 - "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/debounce.vhd" line 59: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <x_i>
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <rot_enc_decoder> in library <work> (Architecture <rot_enc_decoder_arch>).
Entity <rot_enc_decoder> analyzed. Unit <rot_enc_decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reset_gen>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/reset_gen.vhd".
    Found 1-bit register for signal <rst_o>.
    Found 4-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <reset_gen> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/debounce.vhd".
    Found 1-bit register for signal <x_o>.
    Found 17-bit updown counter for signal <count>.
    Found 1-bit register for signal <x_sync>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <rot_enc_decoder>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/rot_enc_decoder.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | rst_i                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <cw_o>.
    Found 1-bit register for signal <turning_o>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <rot_enc_decoder> synthesized.


Synthesizing Unit <rotary_encoder_top>.
    Related source file is "//dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/src/rotary_encoder_top.vhd".
    Found 32-bit updown counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <rotary_encoder_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 17-bit updown counter                                 : 2
 32-bit updown counter                                 : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <rot_enc_decoder_inst/state/FSM> on signal <state[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 turning1 | 01
 turning2 | 10
 turning3 | 11
----------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Counters                                             : 4
 17-bit updown counter                                 : 2
 32-bit updown counter                                 : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <rotary_encoder_top> ...

Optimizing unit <debounce> ...

Optimizing unit <rot_enc_decoder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block rotary_encoder_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : rotary_encoder_top.ngr
Top Level Output File Name         : rotary_encoder_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 185
#      GND                         : 1
#      INV                         : 12
#      LUT2                        : 41
#      LUT3                        : 7
#      LUT4                        : 27
#      LUT4_D                      : 2
#      LUT4_L                      : 6
#      MULT_AND                    : 7
#      MUXCY                       : 39
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 55
#      FDC                         : 4
#      FDCE                        : 4
#      FDCPE                       : 2
#      FDE                         : 40
#      FDPE                        : 4
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200vq100-5 

 Number of Slices:                       44  out of   1920     2%  
 Number of Slice Flip Flops:             55  out of   3840     1%  
 Number of 4 input LUTs:                 95  out of   3840     2%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of     63    22%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 55    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------+------------------------+-------+
Control Signal                                         | Buffer(FF name)        | Load  |
-------------------------------------------------------+------------------------+-------+
rst_gen_inst/rst_o(rst_gen_inst/rst_o:Q)               | NONE(cnt_0)            | 12    |
deb_rot_enc0/x_o__and0000(deb_rot_enc0/x_o__and00001:O)| NONE(deb_rot_enc0/x_o) | 1     |
deb_rot_enc0/x_o__and0001(deb_rot_enc0/x_o__and00011:O)| NONE(deb_rot_enc0/x_o) | 1     |
deb_rot_enc1/x_o__and0000(deb_rot_enc1/x_o__and00001:O)| NONE(deb_rot_enc1/x_o) | 1     |
deb_rot_enc1/x_o__and0001(deb_rot_enc1/x_o__and00011:O)| NONE(deb_rot_enc1/x_o) | 1     |
-------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.598ns (Maximum Frequency: 131.608MHz)
   Minimum input arrival time before clock: 4.484ns
   Maximum output required time after clock: 7.440ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 7.598ns (frequency: 131.608MHz)
  Total number of paths / destination ports: 2368 / 103
-------------------------------------------------------------------------
Delay:               7.598ns (Levels of Logic = 4)
  Source:            deb_rot_enc1/count_1 (FF)
  Destination:       deb_rot_enc1/count_16 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: deb_rot_enc1/count_1 to deb_rot_enc1/count_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   1.040  deb_rot_enc1/count_1 (deb_rot_enc1/count_1)
     LUT3:I0->O            1   0.479   0.851  deb_rot_enc1/count_and000057 (deb_rot_enc1/count_and000057)
     LUT3:I1->O            3   0.479   0.794  deb_rot_enc1/count_and0000520 (deb_rot_enc1/count_and0000_bdd5)
     LUT4:I3->O            1   0.479   0.704  deb_rot_enc1/count_and00009 (deb_rot_enc1/count_and0000_bdd1)
     LUT4:I3->O           17   0.479   1.143  deb_rot_enc1/count_and000021 (deb_rot_enc1/count_and0000)
     FDE:CE                    0.524          deb_rot_enc1/count_0
    ----------------------------------------
    Total                      7.598ns (3.066ns logic, 4.532ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 84 / 20
-------------------------------------------------------------------------
Offset:              4.484ns (Levels of Logic = 10)
  Source:            rot_enc_push_button_i (PAD)
  Destination:       cnt_7 (FF)
  Destination Clock: clk_i rising

  Data Path: rot_enc_push_button_i to cnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.715   1.259  rot_enc_push_button_i_IBUF (rot_enc_push_button_i_IBUF)
     LUT2:I0->O            1   0.479   0.681  Mcount_cnt1 (Mcount_cnt)
     MUXCY:CI->O           1   0.056   0.000  Mcount_cnt_cy<0> (Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_cnt_cy<1> (Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_cnt_cy<2> (Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_cnt_cy<3> (Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_cnt_cy<4> (Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcount_cnt_cy<5> (Mcount_cnt_cy<5>)
     MUXCY:CI->O           0   0.056   0.000  Mcount_cnt_cy<6> (Mcount_cnt_cy<6>)
     XORCY:CI->O           1   0.786   0.000  Mcount_cnt_xor<7> (Mcount_cnt8)
     FDCE:D                    0.176          cnt_7
    ----------------------------------------
    Total                      4.484ns (2.545ns logic, 1.940ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              7.440ns (Levels of Logic = 2)
  Source:            cnt_7 (FF)
  Destination:       led_o<7> (PAD)
  Source Clock:      clk_i rising

  Data Path: cnt_7 to led_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  cnt_7 (cnt_7)
     INV:I->O              1   0.479   0.681  led_o<7>1_INV_0 (led_o_7_OBUF)
     OBUF:I->O                 4.909          led_o_7_OBUF (led_o<7>)
    ----------------------------------------
    Total                      7.440ns (6.014ns logic, 1.426ns route)
                                       (80.8% logic, 19.2% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.86 secs
 
--> 

Total memory usage is 135464 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

