\hypertarget{structMcan}{}\section{Mcan Struct Reference}
\label{structMcan}\index{Mcan@{Mcan}}


\mbox{\hyperlink{structMcan}{Mcan}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+mcan.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structMcan_a371c43c99e1e4d39026e7b3a69ac2305}\label{structMcan_a371c43c99e1e4d39026e7b3a69ac2305}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structMcan_a76ff94fb4fd91b7416a9aed216f1dac4}\label{structMcan_a76ff94fb4fd91b7416a9aed216f1dac4}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a76ff94fb4fd91b7416a9aed216f1dac4}{M\+C\+A\+N\+\_\+\+C\+U\+ST}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x08) Customer Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a759d99b9e60a72853e95e2a209802ace}\label{structMcan_a759d99b9e60a72853e95e2a209802ace}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a759d99b9e60a72853e95e2a209802ace}{M\+C\+A\+N\+\_\+\+F\+B\+TP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x0C) Fast Bit Timing and Prescaler Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ab983f9187cdebf4848a0c158ae0db3de}\label{structMcan_ab983f9187cdebf4848a0c158ae0db3de}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ab983f9187cdebf4848a0c158ae0db3de}{M\+C\+A\+N\+\_\+\+T\+E\+ST}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x10) Test Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a755d77fa581e283242ed6fac9506d7ae}\label{structMcan_a755d77fa581e283242ed6fac9506d7ae}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a755d77fa581e283242ed6fac9506d7ae}{M\+C\+A\+N\+\_\+\+R\+WD}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x14) R\+AM Watchdog Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ac56caf1c99c0eb50695882995a41915e}\label{structMcan_ac56caf1c99c0eb50695882995a41915e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ac56caf1c99c0eb50695882995a41915e}{M\+C\+A\+N\+\_\+\+C\+C\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x18) CC Control Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_aa8c7ac7b950c929e7888262a646ed214}\label{structMcan_aa8c7ac7b950c929e7888262a646ed214}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_aa8c7ac7b950c929e7888262a646ed214}{M\+C\+A\+N\+\_\+\+B\+TP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x1C) Bit Timing and Prescaler Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_af79679f70d569f298b95a27617abb506}\label{structMcan_af79679f70d569f298b95a27617abb506}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_af79679f70d569f298b95a27617abb506}{M\+C\+A\+N\+\_\+\+T\+S\+CC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x20) Timestamp Counter Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_aa56b44889dc925861bbb3d30ab073db0}\label{structMcan_aa56b44889dc925861bbb3d30ab073db0}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_aa56b44889dc925861bbb3d30ab073db0}{M\+C\+A\+N\+\_\+\+T\+S\+CV}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x24) Timestamp Counter Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a5caaa33e4f25d39af7ab47b101d4f45c}\label{structMcan_a5caaa33e4f25d39af7ab47b101d4f45c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a5caaa33e4f25d39af7ab47b101d4f45c}{M\+C\+A\+N\+\_\+\+T\+O\+CC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x28) Timeout Counter Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a055c0102684acd7cd356fcc285bc000b}\label{structMcan_a055c0102684acd7cd356fcc285bc000b}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a055c0102684acd7cd356fcc285bc000b}{M\+C\+A\+N\+\_\+\+T\+O\+CV}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x2C) Timeout Counter Value Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a435c3bc0e244688aec8ea41c882e37c3}\label{structMcan_a435c3bc0e244688aec8ea41c882e37c3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}4\mbox{]}
\item 
\mbox{\Hypertarget{structMcan_a4412882e3359de427209547daa698bce}\label{structMcan_a4412882e3359de427209547daa698bce}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a4412882e3359de427209547daa698bce}{M\+C\+A\+N\+\_\+\+E\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x40) Error Counter Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ab2c9a6a2337f1dee91970172832074af}\label{structMcan_ab2c9a6a2337f1dee91970172832074af}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ab2c9a6a2337f1dee91970172832074af}{M\+C\+A\+N\+\_\+\+P\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x44) Protocol Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_af7a3598ada1bd4068d032b68b33ecefc}\label{structMcan_af7a3598ada1bd4068d032b68b33ecefc}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved3} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structMcan_a9de6ff1b23c4701e40d014842314c0c5}\label{structMcan_a9de6ff1b23c4701e40d014842314c0c5}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a9de6ff1b23c4701e40d014842314c0c5}{M\+C\+A\+N\+\_\+\+IR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x50) Interrupt Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a0a9c472a93e5cd5c9f237d9a94ef7f2e}\label{structMcan_a0a9c472a93e5cd5c9f237d9a94ef7f2e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a0a9c472a93e5cd5c9f237d9a94ef7f2e}{M\+C\+A\+N\+\_\+\+IE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x54) Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a2308731a54a1ea8e24de22d5e5f0d728}\label{structMcan_a2308731a54a1ea8e24de22d5e5f0d728}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a2308731a54a1ea8e24de22d5e5f0d728}{M\+C\+A\+N\+\_\+\+I\+LS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x58) Interrupt Line Select Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a6335480bc089452f05f3d6fe66b80e0a}\label{structMcan_a6335480bc089452f05f3d6fe66b80e0a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a6335480bc089452f05f3d6fe66b80e0a}{M\+C\+A\+N\+\_\+\+I\+LE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x5C) Interrupt Line Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a0a01f71cb9e82fa38d288f16a1d0ef11}\label{structMcan_a0a01f71cb9e82fa38d288f16a1d0ef11}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved4} \mbox{[}8\mbox{]}
\item 
\mbox{\Hypertarget{structMcan_aad79e393b3efaf72d50e36ab74f23e48}\label{structMcan_aad79e393b3efaf72d50e36ab74f23e48}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_aad79e393b3efaf72d50e36ab74f23e48}{M\+C\+A\+N\+\_\+\+G\+FC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x80) Global Filter Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a32e36aedb4c5461ca369c4fdd1033109}\label{structMcan_a32e36aedb4c5461ca369c4fdd1033109}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a32e36aedb4c5461ca369c4fdd1033109}{M\+C\+A\+N\+\_\+\+S\+I\+D\+FC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x84) Standard ID Filter Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ac2b66335790ea786a68039e1a503b1c9}\label{structMcan_ac2b66335790ea786a68039e1a503b1c9}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ac2b66335790ea786a68039e1a503b1c9}{M\+C\+A\+N\+\_\+\+X\+I\+D\+FC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x88) Extended ID Filter Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_afb277b19cee6585ad666459a1377f78b}\label{structMcan_afb277b19cee6585ad666459a1377f78b}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved5} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structMcan_a6915c098e1a79a6fccdb873a1b0b17e5}\label{structMcan_a6915c098e1a79a6fccdb873a1b0b17e5}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a6915c098e1a79a6fccdb873a1b0b17e5}{M\+C\+A\+N\+\_\+\+X\+I\+D\+AM}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x90) Extended ID A\+ND Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_aebdedb82eeb264100ba403d8a9d775dc}\label{structMcan_aebdedb82eeb264100ba403d8a9d775dc}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_aebdedb82eeb264100ba403d8a9d775dc}{M\+C\+A\+N\+\_\+\+H\+P\+MS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x94) High Priority Message Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_add03a9f5d627e3f201666496c83af93f}\label{structMcan_add03a9f5d627e3f201666496c83af93f}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_add03a9f5d627e3f201666496c83af93f}{M\+C\+A\+N\+\_\+\+N\+D\+A\+T1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x98) New Data 1 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_af6fa81fd7c8ab89e4e6d9d79ac9be018}\label{structMcan_af6fa81fd7c8ab89e4e6d9d79ac9be018}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_af6fa81fd7c8ab89e4e6d9d79ac9be018}{M\+C\+A\+N\+\_\+\+N\+D\+A\+T2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x9C) New Data 2 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a3a402afbdd7214583df6598cf75939a2}\label{structMcan_a3a402afbdd7214583df6598cf75939a2}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a3a402afbdd7214583df6598cf75939a2}{M\+C\+A\+N\+\_\+\+R\+X\+F0C}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+A0) Receive F\+I\+FO 0 Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_aaf2cc249a2dca37ad5a2f8cccc328b93}\label{structMcan_aaf2cc249a2dca37ad5a2f8cccc328b93}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_aaf2cc249a2dca37ad5a2f8cccc328b93}{M\+C\+A\+N\+\_\+\+R\+X\+F0S}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+A4) Receive F\+I\+FO 0 Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a2de8e989455d507b0d394861efa3d120}\label{structMcan_a2de8e989455d507b0d394861efa3d120}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a2de8e989455d507b0d394861efa3d120}{M\+C\+A\+N\+\_\+\+R\+X\+F0A}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+A8) Receive F\+I\+FO 0 Acknowledge Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a7be495ebe147ded61e71ffab067c2f3c}\label{structMcan_a7be495ebe147ded61e71ffab067c2f3c}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a7be495ebe147ded61e71ffab067c2f3c}{M\+C\+A\+N\+\_\+\+R\+X\+BC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+AC) Receive Rx Buffer Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ac435d27ad1032489e93e49cdc657b832}\label{structMcan_ac435d27ad1032489e93e49cdc657b832}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ac435d27ad1032489e93e49cdc657b832}{M\+C\+A\+N\+\_\+\+R\+X\+F1C}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+B0) Receive F\+I\+FO 1 Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a4f22585b2b0425e7d6fafccd3748ef48}\label{structMcan_a4f22585b2b0425e7d6fafccd3748ef48}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a4f22585b2b0425e7d6fafccd3748ef48}{M\+C\+A\+N\+\_\+\+R\+X\+F1S}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+B4) Receive F\+I\+FO 1 Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a26a2dc733921b22e7c1b81ce157c5311}\label{structMcan_a26a2dc733921b22e7c1b81ce157c5311}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a26a2dc733921b22e7c1b81ce157c5311}{M\+C\+A\+N\+\_\+\+R\+X\+F1A}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+B8) Receive F\+I\+FO 1 Acknowledge Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a856fa1b75b4fb5464a30195921f790e7}\label{structMcan_a856fa1b75b4fb5464a30195921f790e7}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a856fa1b75b4fb5464a30195921f790e7}{M\+C\+A\+N\+\_\+\+R\+X\+E\+SC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+BC) Receive Buffer / F\+I\+FO Element Size Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a8de3ad1b62b3c8d56d85d4cce2eb666e}\label{structMcan_a8de3ad1b62b3c8d56d85d4cce2eb666e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a8de3ad1b62b3c8d56d85d4cce2eb666e}{M\+C\+A\+N\+\_\+\+T\+X\+BC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+C0) Transmit Buffer Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a2c2f5a1a4e80c7b6d9cba7b45e9657c7}\label{structMcan_a2c2f5a1a4e80c7b6d9cba7b45e9657c7}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a2c2f5a1a4e80c7b6d9cba7b45e9657c7}{M\+C\+A\+N\+\_\+\+T\+X\+F\+QS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+C4) Transmit F\+I\+F\+O/\+Queue Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ab531e5793d5c4f7083f41c8e786d0393}\label{structMcan_ab531e5793d5c4f7083f41c8e786d0393}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ab531e5793d5c4f7083f41c8e786d0393}{M\+C\+A\+N\+\_\+\+T\+X\+E\+SC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+C8) Transmit Buffer Element Size Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a0d9bcf293a38d02f600568d01e0beeb3}\label{structMcan_a0d9bcf293a38d02f600568d01e0beeb3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a0d9bcf293a38d02f600568d01e0beeb3}{M\+C\+A\+N\+\_\+\+T\+X\+B\+RP}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+CC) Transmit Buffer Request Pending Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_abba0ea320d9236de309d29cad47b8cc6}\label{structMcan_abba0ea320d9236de309d29cad47b8cc6}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_abba0ea320d9236de309d29cad47b8cc6}{M\+C\+A\+N\+\_\+\+T\+X\+B\+AR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+D0) Transmit Buffer Add Request Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a06465098978dc990022a332519806a08}\label{structMcan_a06465098978dc990022a332519806a08}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a06465098978dc990022a332519806a08}{M\+C\+A\+N\+\_\+\+T\+X\+B\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+D4) Transmit Buffer Cancellation Request Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a0f8faa40665fd7fbd2914193cecc88e5}\label{structMcan_a0f8faa40665fd7fbd2914193cecc88e5}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a0f8faa40665fd7fbd2914193cecc88e5}{M\+C\+A\+N\+\_\+\+T\+X\+B\+TO}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+D8) Transmit Buffer Transmission Occurred Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_aa43b39e2dca752502a6f7bc9eae9190f}\label{structMcan_aa43b39e2dca752502a6f7bc9eae9190f}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_aa43b39e2dca752502a6f7bc9eae9190f}{M\+C\+A\+N\+\_\+\+T\+X\+B\+CF}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+DC) Transmit Buffer Cancellation Finished Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a0a3641163398b74a22516a3bd19bb085}\label{structMcan_a0a3641163398b74a22516a3bd19bb085}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a0a3641163398b74a22516a3bd19bb085}{M\+C\+A\+N\+\_\+\+T\+X\+B\+T\+IE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+E0) Transmit Buffer Transmission Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a6960c238498346b677232d3a18add1a6}\label{structMcan_a6960c238498346b677232d3a18add1a6}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a6960c238498346b677232d3a18add1a6}{M\+C\+A\+N\+\_\+\+T\+X\+B\+C\+IE}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+E4) Transmit Buffer Cancellation Finished Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a8ad32c922760409f64a7c50c1bef4a2f}\label{structMcan_a8ad32c922760409f64a7c50c1bef4a2f}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved6} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{structMcan_a0f52d48de177c0f3e8c06497e8b3a568}\label{structMcan_a0f52d48de177c0f3e8c06497e8b3a568}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a0f52d48de177c0f3e8c06497e8b3a568}{M\+C\+A\+N\+\_\+\+T\+X\+E\+FC}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+F0) Transmit Event F\+I\+FO Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a4c880b0d7a88d8d8385597c533ed4650}\label{structMcan_a4c880b0d7a88d8d8385597c533ed4650}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a4c880b0d7a88d8d8385597c533ed4650}{M\+C\+A\+N\+\_\+\+T\+X\+E\+FS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+F4) Transmit Event F\+I\+FO Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_acbbe6e566676e3205330ef4abddcde45}\label{structMcan_acbbe6e566676e3205330ef4abddcde45}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structMcan_acbbe6e566676e3205330ef4abddcde45}{M\+C\+A\+N\+\_\+\+T\+X\+E\+FA}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x\+F8) Transmit Event F\+I\+FO Acknowledge Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_ab5a30e49bf24d55ef5506405f0191932}\label{structMcan_ab5a30e49bf24d55ef5506405f0191932}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_ab5a30e49bf24d55ef5506405f0191932}{M\+C\+A\+N\+\_\+\+C\+R\+EL}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x00) Core Release Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structMcan_a31d82202181b35991402314659af96cb}\label{structMcan_a31d82202181b35991402314659af96cb}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structMcan_a31d82202181b35991402314659af96cb}{M\+C\+A\+N\+\_\+\+E\+N\+DN}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structMcan}{Mcan}} Offset\+: 0x04) Endian Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structMcan}{Mcan}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+mcan.\+h\end{DoxyCompactItemize}
