

================================================================
== Vivado HLS Report for 'canny_hysterisis'
================================================================
* Date:           Fri Jul 06 13:00:22 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        cannyedge
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.37|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1053697|  1053697|  1053697|  1053697|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1053696|  1053696|      1029|          -|          -|  1024|    no    |
        | + Loop 1.1  |     1027|     1027|         5|          1|          1|  1024|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	2  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: Win_val_0_1 [1/1] 0.00ns
:0  %Win_val_0_1 = alloca i8

ST_1: Win_val_0_1_2 [1/1] 0.00ns
:1  %Win_val_0_1_2 = alloca i8

ST_1: Win_val_1_1 [1/1] 0.00ns
:2  %Win_val_1_1 = alloca i8

ST_1: Win_val_1_1_2 [1/1] 0.00ns
:3  %Win_val_1_1_2 = alloca i8

ST_1: Win_val_2_1 [1/1] 0.00ns
:4  %Win_val_2_1 = alloca i8

ST_1: Win_val_2_1_2 [1/1] 0.00ns
:5  %Win_val_2_1_2 = alloca i8

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i8* %hysterisis_Image_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %supressed_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: Buffer_val_0 [1/1] 0.00ns
:8  %Buffer_val_0 = alloca [1024 x i8], align 1

ST_1: Buffer_val_1 [1/1] 0.00ns
:9  %Buffer_val_1 = alloca [1024 x i8], align 1

ST_1: rbegin_i2 [1/1] 0.00ns
:10  %rbegin_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_1) nounwind

ST_1: rend_i263 [1/1] 0.00ns
:11  %rend_i263 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffer_MD_2_MC_1, i32 %rbegin_i2) nounwind

ST_1: stg_20 [1/1] 1.57ns
:12  br label %.loopexit


 <State 2>: 3.48ns
ST_2: p_s [1/1] 0.00ns
.loopexit:0  %p_s = phi i11 [ 0, %0 ], [ %i_V, %.preheader ]

ST_2: exitcond2 [1/1] 2.11ns
.loopexit:1  %exitcond2 = icmp eq i11 %p_s, -1024

ST_2: stg_23 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: i_V [1/1] 1.84ns
.loopexit:3  %i_V = add i11 %p_s, 1

ST_2: stg_25 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond2, label %2, label %.preheader.preheader

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:0  %tmp = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_s, i32 1, i32 10)

ST_2: icmp [1/1] 2.07ns
.preheader.preheader:1  %icmp = icmp eq i10 %tmp, 0

ST_2: notlhs [1/1] 2.11ns
.preheader.preheader:2  %notlhs = icmp ne i11 %p_s, 0

ST_2: tmp_s [1/1] 2.11ns
.preheader.preheader:3  %tmp_s = icmp ult i11 %p_s, 1023

ST_2: stg_30 [1/1] 1.57ns
.preheader.preheader:4  br label %.preheader

ST_2: stg_31 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.48ns
ST_3: p_2 [1/1] 0.00ns
.preheader:0  %p_2 = phi i11 [ 0, %.preheader.preheader ], [ %j_V, %._crit_edge261 ]

ST_3: exitcond [1/1] 2.11ns
.preheader:1  %exitcond = icmp eq i11 %p_2, -1024

ST_3: stg_34 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_3: j_V [1/1] 1.84ns
.preheader:3  %j_V = add i11 %p_2, 1

ST_3: stg_36 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.loopexit, label %._crit_edge_ifconv

ST_3: tmp_20 [1/1] 0.00ns
._crit_edge_ifconv:12  %tmp_20 = zext i11 %p_2 to i64

ST_3: Buffer_val_1_addr [1/1] 0.00ns
._crit_edge_ifconv:13  %Buffer_val_1_addr = getelementptr [1024 x i8]* %Buffer_val_1, i64 0, i64 %tmp_20

ST_3: temp2 [2/2] 2.71ns
._crit_edge_ifconv:14  %temp2 = load i8* %Buffer_val_1_addr, align 1

ST_3: Buffer_val_0_addr [1/1] 0.00ns
._crit_edge_ifconv:15  %Buffer_val_0_addr = getelementptr [1024 x i8]* %Buffer_val_0, i64 0, i64 %tmp_20

ST_3: temp1 [2/2] 2.71ns
._crit_edge_ifconv:16  %temp1 = load i8* %Buffer_val_0_addr, align 1

ST_3: tmp_37 [1/1] 0.00ns
._crit_edge_ifconv:19  %tmp_37 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %p_2, i32 1, i32 10)

ST_3: icmp2 [1/1] 2.07ns
._crit_edge_ifconv:20  %icmp2 = icmp eq i10 %tmp_37, 0

ST_3: notrhs [1/1] 2.11ns
._crit_edge_ifconv:44  %notrhs = icmp ne i11 %p_2, 0

ST_3: tmp_32 [1/1] 2.11ns
._crit_edge_ifconv:45  %tmp_32 = icmp ult i11 %p_2, 1023

ST_3: tmp9 [1/1] 1.37ns
._crit_edge_ifconv:46  %tmp9 = and i1 %notrhs, %notlhs

ST_3: tmp10 [1/1] 1.37ns
._crit_edge_ifconv:47  %tmp10 = and i1 %tmp_s, %tmp_32


 <State 4>: 4.37ns
ST_4: Win_val_0_1_load [1/1] 0.00ns
._crit_edge_ifconv:0  %Win_val_0_1_load = load i8* %Win_val_0_1

ST_4: Win_val_0_1_2_load [1/1] 0.00ns
._crit_edge_ifconv:1  %Win_val_0_1_2_load = load i8* %Win_val_0_1_2

ST_4: Win_val_1_1_load [1/1] 0.00ns
._crit_edge_ifconv:2  %Win_val_1_1_load = load i8* %Win_val_1_1

ST_4: Win_val_1_1_2_load [1/1] 0.00ns
._crit_edge_ifconv:3  %Win_val_1_1_2_load = load i8* %Win_val_1_1_2

ST_4: Win_val_2_1_load [1/1] 0.00ns
._crit_edge_ifconv:4  %Win_val_2_1_load = load i8* %Win_val_2_1

ST_4: Win_val_2_1_2_load [1/1] 0.00ns
._crit_edge_ifconv:5  %Win_val_2_1_2_load = load i8* %Win_val_2_1_2

ST_4: tmp_19 [1/1] 0.00ns
._crit_edge_ifconv:8  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1866)

ST_4: stg_55 [1/1] 0.00ns
._crit_edge_ifconv:9  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_39 [1/1] 1.00ns
._crit_edge_ifconv:10  %tmp_39 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %supressed_data_stream_V)

ST_4: empty [1/1] 0.00ns
._crit_edge_ifconv:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1866, i32 %tmp_19)

ST_4: temp2 [1/2] 2.71ns
._crit_edge_ifconv:14  %temp2 = load i8* %Buffer_val_1_addr, align 1

ST_4: temp1 [1/2] 2.71ns
._crit_edge_ifconv:16  %temp1 = load i8* %Buffer_val_0_addr, align 1

ST_4: stg_60 [1/1] 2.71ns
._crit_edge_ifconv:18  store i8 %tmp_39, i8* %Buffer_val_0_addr, align 1

ST_4: tmp_21 [1/1] 2.00ns
._crit_edge_ifconv:21  %tmp_21 = icmp ult i8 %Win_val_1_1_load, -96

ST_4: tmp1 [1/1] 1.37ns
._crit_edge_ifconv:22  %tmp1 = or i1 %icmp2, %tmp_21

ST_4: tmp_22 [1/1] 2.00ns
._crit_edge_ifconv:24  %tmp_22 = icmp ugt i8 %Win_val_1_1_load, -36

ST_4: tmp_23 [1/1] 2.00ns
._crit_edge_ifconv:25  %tmp_23 = icmp ugt i8 %tmp_39, -36

ST_4: tmp_24 [1/1] 2.00ns
._crit_edge_ifconv:26  %tmp_24 = icmp ugt i8 %Win_val_0_1_load, -36

ST_4: tmp_25 [1/1] 2.00ns
._crit_edge_ifconv:27  %tmp_25 = icmp ugt i8 %Win_val_0_1_2_load, -36

ST_4: tmp_27 [1/1] 2.00ns
._crit_edge_ifconv:29  %tmp_27 = icmp ugt i8 %Win_val_1_1_2_load, -36

ST_4: tmp_29 [1/1] 2.00ns
._crit_edge_ifconv:31  %tmp_29 = icmp ugt i8 %Win_val_2_1_load, -36

ST_4: tmp_30 [1/1] 2.00ns
._crit_edge_ifconv:32  %tmp_30 = icmp ugt i8 %Win_val_2_1_2_load, -36

ST_4: tmp3 [1/1] 1.37ns
._crit_edge_ifconv:33  %tmp3 = or i1 %tmp_22, %tmp_23

ST_4: tmp4 [1/1] 1.37ns
._crit_edge_ifconv:34  %tmp4 = or i1 %tmp_24, %tmp_25

ST_4: tmp8 [1/1] 1.37ns
._crit_edge_ifconv:37  %tmp8 = or i1 %tmp_29, %tmp_30

ST_4: or_cond6 [1/1] 1.37ns
._crit_edge_ifconv:48  %or_cond6 = and i1 %tmp10, %tmp9

ST_4: stg_74 [1/1] 0.00ns
._crit_edge_ifconv:49  br i1 %or_cond6, label %1, label %._crit_edge261

ST_4: Win_val_0_1_load_2 [1/1] 0.00ns
._crit_edge261:0  %Win_val_0_1_load_2 = load i8* %Win_val_0_1

ST_4: Win_val_1_1_load_2 [1/1] 0.00ns
._crit_edge261:1  %Win_val_1_1_load_2 = load i8* %Win_val_1_1

ST_4: Win_val_2_1_load_2 [1/1] 0.00ns
._crit_edge261:2  %Win_val_2_1_load_2 = load i8* %Win_val_2_1

ST_4: stg_78 [1/1] 0.00ns
._crit_edge261:4  store i8 %Win_val_2_1_load_2, i8* %Win_val_2_1_2

ST_4: stg_79 [1/1] 0.00ns
._crit_edge261:5  store i8 %temp2, i8* %Win_val_2_1

ST_4: stg_80 [1/1] 0.00ns
._crit_edge261:6  store i8 %Win_val_1_1_load_2, i8* %Win_val_1_1_2

ST_4: stg_81 [1/1] 0.00ns
._crit_edge261:7  store i8 %temp1, i8* %Win_val_1_1

ST_4: stg_82 [1/1] 0.00ns
._crit_edge261:8  store i8 %Win_val_0_1_load_2, i8* %Win_val_0_1_2

ST_4: stg_83 [1/1] 0.00ns
._crit_edge261:9  store i8 %tmp_39, i8* %Win_val_0_1


 <State 5>: 3.37ns
ST_5: stg_84 [1/1] 2.71ns
._crit_edge_ifconv:17  store i8 %temp1, i8* %Buffer_val_1_addr, align 1

ST_5: or_cond8 [1/1] 1.37ns
._crit_edge_ifconv:23  %or_cond8 = or i1 %tmp1, %icmp

ST_5: tmp_26 [1/1] 2.00ns
._crit_edge_ifconv:28  %tmp_26 = icmp ugt i8 %temp1, -36

ST_5: tmp_28 [1/1] 2.00ns
._crit_edge_ifconv:30  %tmp_28 = icmp ugt i8 %temp2, -36

ST_5: tmp2 [1/1] 1.37ns
._crit_edge_ifconv:35  %tmp2 = or i1 %tmp4, %tmp3

ST_5: tmp6 [1/1] 1.37ns
._crit_edge_ifconv:36  %tmp6 = or i1 %tmp_26, %tmp_27

ST_5: tmp7 [1/1] 1.37ns
._crit_edge_ifconv:38  %tmp7 = or i1 %tmp8, %tmp_28


 <State 6>: 4.11ns
ST_6: tmp5 [1/1] 1.37ns
._crit_edge_ifconv:39  %tmp5 = or i1 %tmp7, %tmp6

ST_6: or_cond [1/1] 1.37ns
._crit_edge_ifconv:40  %or_cond = or i1 %tmp5, %tmp2

ST_6: not_or_cond8 [1/1] 1.37ns
._crit_edge_ifconv:41  %not_or_cond8 = xor i1 %or_cond8, true

ST_6: tmp_31 [1/1] 1.37ns
._crit_edge_ifconv:42  %tmp_31 = and i1 %or_cond, %not_or_cond8


 <State 7>: 2.37ns
ST_7: tmp_18 [1/1] 0.00ns
._crit_edge_ifconv:6  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1808)

ST_7: stg_96 [1/1] 0.00ns
._crit_edge_ifconv:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: tmp_38 [1/1] 1.37ns
._crit_edge_ifconv:43  %tmp_38 = select i1 %tmp_31, i8 -1, i8 0

ST_7: tmp_33 [1/1] 0.00ns
:0  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1853)

ST_7: stg_99 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_7: stg_100 [1/1] 1.00ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %hysterisis_Image_data_stream_V, i8 %tmp_38)

ST_7: empty_16 [1/1] 0.00ns
:3  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1853, i32 %tmp_33)

ST_7: stg_102 [1/1] 0.00ns
:4  br label %._crit_edge261

ST_7: empty_17 [1/1] 0.00ns
._crit_edge261:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1808, i32 %tmp_18)

ST_7: stg_104 [1/1] 0.00ns
._crit_edge261:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
