Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: G:/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DDR2_Mem_behav xil_defaultlib.DDR2_Mem xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'app_wdf_mask_data' [C:/Users/nimes/ddr2/ddr2.srcs/sources_1/new/DDR2_Mem.v:402]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'app_wdf_mask_data' [C:/Users/nimes/ddr2/ddr2.srcs/sources_1/new/DDR2_Mem.v:482]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.SRL16E(INIT=16'b01111)
Compiling module xil_defaultlib.debounceRst
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.PLL_BASE(CLKFBOUT_MULT=10,CLKIN_...
Compiling module xil_defaultlib.clkGenPLL
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.ddr2_idelay_ctrl
Compiling module xil_defaultlib.ddr2_infrastructure(RST_ACT_LOW=...
Compiling module xil_defaultlib.ddr2_phy_write(DQ_WIDTH=64,CAS_L...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDRSE_2
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRSE
Compiling module xil_defaultlib.ddr2_phy_calib(DQ_WIDTH=64,DQ_BI...
Compiling module unisims_ver.ODDR
Compiling module unisims_ver.OBUFDS
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IODELAY(IDELAY_TYPE="VARIABLE")
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.IDELAYE2(DELAY_SRC="DATAIN",HIGH...
Compiling module unisims_ver.IODELAY(DELAY_SRC="DATAIN",IDELA...
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCPE_1
Compiling module unisims_ver.FDP
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr2_phy_dqs_iob_default
Compiling module unisims_ver.FDRSE_1
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr2_phy_dm_iob
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.FDRSE_1_2
Compiling module xil_defaultlib.ddr2_phy_dq_iob(FPGA_SPEED_GRADE...
Compiling module xil_defaultlib.ddr2_phy_io(CLK_WIDTH=2,DM_WIDTH...
Compiling module unisims_ver.FDCPE
Compiling module unisims_ver.FDCPE_2
Compiling module xil_defaultlib.ddr2_phy_ctl_io(TWO_T_TIME_EN=1,...
Compiling module xil_defaultlib.ddr2_phy_init(DQ_WIDTH=64,ROW_WI...
Compiling module xil_defaultlib.ddr2_phy_top(CLK_WIDTH=2,DM_WIDT...
Compiling module xil_defaultlib.ddr2_usr_rd(DQS_WIDTH=8,APPDATA_...
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module unisims_ver.FIFO36(ALMOST_EMPTY_OFFSET=13'b0...
Compiling module xil_defaultlib.ddr2_usr_addr_fifo(ROW_WIDTH=13)
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=72...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=9'b...
Compiling module unisims_ver.FIFO36_72(ALMOST_EMPTY_OFFSET=9'...
Compiling module xil_defaultlib.ddr2_usr_wr(DQ_WIDTH=64,APPDATA_...
Compiling module xil_defaultlib.ddr2_usr_top(DQ_WIDTH=64,APPDATA...
Compiling module xil_defaultlib.ddr2_ctrl(ROW_WIDTH=13,CAS_LAT=3...
Compiling module xil_defaultlib.ddr2_mem_if_top(CLK_WIDTH=2,DM_W...
Compiling module xil_defaultlib.ddr2_top(CLK_WIDTH=2,DM_WIDTH=8,...
Compiling module xil_defaultlib.MEMCtrl(RST_ACT_LOW=0)
Compiling module xil_defaultlib.DDR2_mem_wb_if
Compiling module xil_defaultlib.ddr2_adr_data_gen(DM_WIDTH=8,DQ_...
Compiling module xil_defaultlib.ddr2_user_if_top(DM_WIDTH=8,DQ_W...
Compiling module xil_defaultlib.DDR2_Mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot DDR2_Mem_behav
