// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Multirate_v1_FIR_filter_1 (
        ap_clk,
        ap_rst,
        FIR_delays_read,
        FIR_delays_read_22,
        FIR_delays_read_23,
        FIR_delays_read_24,
        FIR_coe_read,
        FIR_coe_read_9,
        FIR_coe_read_10,
        FIR_coe_read_11,
        FIR_coe_read_12,
        FIR_delays_write,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] FIR_delays_read;
input  [15:0] FIR_delays_read_22;
input  [15:0] FIR_delays_read_23;
input  [15:0] FIR_delays_read_24;
input  [9:0] FIR_coe_read;
input  [12:0] FIR_coe_read_9;
input  [13:0] FIR_coe_read_10;
input  [12:0] FIR_coe_read_11;
input  [9:0] FIR_coe_read_12;
input  [15:0] FIR_delays_write;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;
reg[15:0] ap_return_4;

reg  signed [15:0] FIR_delays_write_read_reg_226;
wire    ap_block_pp0_stage0_11001;
reg  signed [15:0] FIR_delays_write_read_reg_226_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_write_read_reg_226_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_write_read_reg_226_pp0_iter3_reg;
reg   [12:0] FIR_coe_read_2_reg_232;
reg  signed [12:0] FIR_coe_read_2_reg_232_pp0_iter1_reg;
reg   [13:0] FIR_coe_read_3_reg_237;
reg   [12:0] FIR_coe_read_4_reg_242;
reg   [12:0] FIR_coe_read_4_reg_242_pp0_iter1_reg;
reg  signed [12:0] FIR_coe_read_4_reg_242_pp0_iter2_reg;
reg  signed [9:0] FIR_coe_read11_reg_247;
reg  signed [15:0] FIR_delays_read_15_reg_252;
reg  signed [15:0] FIR_delays_read_15_reg_252_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_15_reg_252_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_15_reg_252_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_16_reg_258;
reg  signed [15:0] FIR_delays_read_16_reg_258_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_16_reg_258_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_16_reg_258_pp0_iter3_reg;
reg  signed [15:0] FIR_delays_read_17_reg_264;
reg  signed [15:0] FIR_delays_read_17_reg_264_pp0_iter1_reg;
reg  signed [15:0] FIR_delays_read_17_reg_264_pp0_iter2_reg;
reg  signed [15:0] FIR_delays_read_17_reg_264_pp0_iter3_reg;
wire  signed [27:0] mul_ln68_3_fu_130_p2;
wire  signed [27:0] mul_ln68_1_fu_142_p2;
wire    ap_block_pp0_stage0;
wire  signed [27:0] grp_fu_199_p3;
wire  signed [27:0] grp_fu_208_p3;
wire  signed [29:0] grp_fu_217_p3;
wire  signed [29:0] tmp4_cast_fu_151_p1;
(* use_dsp48 = "no" *) wire   [29:0] tmp3_fu_154_p2;
wire   [14:0] y_fu_159_p4;
wire  signed [15:0] sext_ln70_fu_169_p1;
wire   [13:0] grp_fu_217_p1;
reg    grp_fu_199_ce;
reg    grp_fu_208_ce;
reg    grp_fu_217_ce;
reg    ap_ce_reg;
reg  signed [15:0] FIR_delays_read_int_reg;
reg   [15:0] FIR_delays_read_22_int_reg;
reg   [15:0] FIR_delays_read_23_int_reg;
reg   [15:0] FIR_delays_read_24_int_reg;
reg   [9:0] FIR_coe_read_int_reg;
reg   [12:0] FIR_coe_read_9_int_reg;
reg   [13:0] FIR_coe_read_10_int_reg;
reg   [12:0] FIR_coe_read_11_int_reg;
reg  signed [9:0] FIR_coe_read_12_int_reg;
reg   [15:0] FIR_delays_write_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;
reg   [15:0] ap_return_4_int_reg;
wire   [29:0] grp_fu_217_p10;

Multirate_v1_mul_16s_13s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_16s_13s_28_1_0_U1(
    .din0(FIR_delays_read_17_reg_264_pp0_iter1_reg),
    .din1(FIR_coe_read_2_reg_232_pp0_iter1_reg),
    .dout(mul_ln68_3_fu_130_p2)
);

Multirate_v1_mul_16s_13s_28_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 28 ))
mul_16s_13s_28_1_0_U2(
    .din0(FIR_delays_read_15_reg_252_pp0_iter2_reg),
    .din1(FIR_coe_read_4_reg_242_pp0_iter2_reg),
    .dout(mul_ln68_1_fu_142_p2)
);

Multirate_v1_mac_muladd_16s_10s_28s_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_10s_28s_28_4_0_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read_int_reg),
    .din1(FIR_coe_read_12_int_reg),
    .din2(mul_ln68_3_fu_130_p2),
    .ce(grp_fu_199_ce),
    .dout(grp_fu_199_p3)
);

Multirate_v1_mac_muladd_16s_10s_28s_28_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_10s_28s_28_4_0_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_write_read_reg_226),
    .din1(FIR_coe_read11_reg_247),
    .din2(mul_ln68_1_fu_142_p2),
    .ce(grp_fu_208_ce),
    .dout(grp_fu_208_p3)
);

Multirate_v1_mac_muladd_16s_14ns_28s_30_4_0 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 30 ))
mac_muladd_16s_14ns_28s_30_4_0_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(FIR_delays_read_16_reg_258),
    .din1(grp_fu_217_p1),
    .din2(grp_fu_199_p3),
    .ce(grp_fu_217_ce),
    .dout(grp_fu_217_p3)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        FIR_coe_read11_reg_247 <= FIR_coe_read_int_reg;
        FIR_coe_read_2_reg_232 <= FIR_coe_read_11_int_reg;
        FIR_coe_read_2_reg_232_pp0_iter1_reg <= FIR_coe_read_2_reg_232;
        FIR_coe_read_3_reg_237 <= FIR_coe_read_10_int_reg;
        FIR_coe_read_4_reg_242 <= FIR_coe_read_9_int_reg;
        FIR_coe_read_4_reg_242_pp0_iter1_reg <= FIR_coe_read_4_reg_242;
        FIR_coe_read_4_reg_242_pp0_iter2_reg <= FIR_coe_read_4_reg_242_pp0_iter1_reg;
        FIR_delays_read_15_reg_252 <= FIR_delays_read_24_int_reg;
        FIR_delays_read_15_reg_252_pp0_iter1_reg <= FIR_delays_read_15_reg_252;
        FIR_delays_read_15_reg_252_pp0_iter2_reg <= FIR_delays_read_15_reg_252_pp0_iter1_reg;
        FIR_delays_read_15_reg_252_pp0_iter3_reg <= FIR_delays_read_15_reg_252_pp0_iter2_reg;
        FIR_delays_read_16_reg_258 <= FIR_delays_read_23_int_reg;
        FIR_delays_read_16_reg_258_pp0_iter1_reg <= FIR_delays_read_16_reg_258;
        FIR_delays_read_16_reg_258_pp0_iter2_reg <= FIR_delays_read_16_reg_258_pp0_iter1_reg;
        FIR_delays_read_16_reg_258_pp0_iter3_reg <= FIR_delays_read_16_reg_258_pp0_iter2_reg;
        FIR_delays_read_17_reg_264 <= FIR_delays_read_22_int_reg;
        FIR_delays_read_17_reg_264_pp0_iter1_reg <= FIR_delays_read_17_reg_264;
        FIR_delays_read_17_reg_264_pp0_iter2_reg <= FIR_delays_read_17_reg_264_pp0_iter1_reg;
        FIR_delays_read_17_reg_264_pp0_iter3_reg <= FIR_delays_read_17_reg_264_pp0_iter2_reg;
        FIR_delays_write_read_reg_226 <= FIR_delays_write_int_reg;
        FIR_delays_write_read_reg_226_pp0_iter1_reg <= FIR_delays_write_read_reg_226;
        FIR_delays_write_read_reg_226_pp0_iter2_reg <= FIR_delays_write_read_reg_226_pp0_iter1_reg;
        FIR_delays_write_read_reg_226_pp0_iter3_reg <= FIR_delays_write_read_reg_226_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        FIR_coe_read_10_int_reg <= FIR_coe_read_10;
        FIR_coe_read_11_int_reg <= FIR_coe_read_11;
        FIR_coe_read_12_int_reg <= FIR_coe_read_12;
        FIR_coe_read_9_int_reg <= FIR_coe_read_9;
        FIR_coe_read_int_reg <= FIR_coe_read;
        FIR_delays_read_22_int_reg <= FIR_delays_read_22;
        FIR_delays_read_23_int_reg <= FIR_delays_read_23;
        FIR_delays_read_24_int_reg <= FIR_delays_read_24;
        FIR_delays_read_int_reg <= FIR_delays_read;
        FIR_delays_write_int_reg <= FIR_delays_write;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= sext_ln70_fu_169_p1;
        ap_return_1_int_reg <= FIR_delays_read_17_reg_264_pp0_iter3_reg;
        ap_return_2_int_reg <= FIR_delays_read_16_reg_258_pp0_iter3_reg;
        ap_return_3_int_reg <= FIR_delays_read_15_reg_252_pp0_iter3_reg;
        ap_return_4_int_reg <= FIR_delays_write_read_reg_226_pp0_iter3_reg;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln70_fu_169_p1;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = FIR_delays_read_17_reg_264_pp0_iter3_reg;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = FIR_delays_read_16_reg_258_pp0_iter3_reg;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = FIR_delays_read_15_reg_252_pp0_iter3_reg;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = FIR_delays_write_read_reg_226_pp0_iter3_reg;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_199_ce = 1'b1;
    end else begin
        grp_fu_199_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_208_ce = 1'b1;
    end else begin
        grp_fu_208_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_217_ce = 1'b1;
    end else begin
        grp_fu_217_ce = 1'b0;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign grp_fu_217_p1 = grp_fu_217_p10;

assign grp_fu_217_p10 = FIR_coe_read_3_reg_237;

assign sext_ln70_fu_169_p1 = $signed(y_fu_159_p4);

assign tmp3_fu_154_p2 = ($signed(grp_fu_217_p3) + $signed(tmp4_cast_fu_151_p1));

assign tmp4_cast_fu_151_p1 = grp_fu_208_p3;

assign y_fu_159_p4 = {{tmp3_fu_154_p2[29:15]}};

endmodule //Multirate_v1_FIR_filter_1
