// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module FFT_fft_10_stages_Pipeline_SECTION3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        stage1_r_4_address0,
        stage1_r_4_ce0,
        stage1_r_4_we0,
        stage1_r_4_d0,
        stage1_r_6_address0,
        stage1_r_6_ce0,
        stage1_r_6_we0,
        stage1_r_6_d0,
        stage1_i_4_address0,
        stage1_i_4_ce0,
        stage1_i_4_we0,
        stage1_i_4_d0,
        stage0_r_1_address0,
        stage0_r_1_ce0,
        stage0_r_1_q0,
        stage0_r_1_address1,
        stage0_r_1_ce1,
        stage0_r_1_q1,
        stage0_r_3_address0,
        stage0_r_3_ce0,
        stage0_r_3_q0,
        stage0_r_3_address1,
        stage0_r_3_ce1,
        stage0_r_3_q1,
        stage0_i_1_address0,
        stage0_i_1_ce0,
        stage0_i_1_q0,
        stage0_i_1_address1,
        stage0_i_1_ce1,
        stage0_i_1_q1,
        stage0_i_3_address0,
        stage0_i_3_ce0,
        stage0_i_3_q0,
        stage0_i_3_address1,
        stage0_i_3_ce1,
        stage0_i_3_q1,
        stage1_r_address0,
        stage1_r_ce0,
        stage1_r_we0,
        stage1_r_d0,
        stage1_r_5_address0,
        stage1_r_5_ce0,
        stage1_r_5_we0,
        stage1_r_5_d0,
        stage1_i_address0,
        stage1_i_ce0,
        stage1_i_we0,
        stage1_i_d0,
        stage1_i_6_address0,
        stage1_i_6_ce0,
        stage1_i_6_we0,
        stage1_i_6_d0,
        stage1_i_5_address0,
        stage1_i_5_ce0,
        stage1_i_5_we0,
        stage1_i_5_d0,
        stage0_r_address0,
        stage0_r_ce0,
        stage0_r_q0,
        stage0_r_address1,
        stage0_r_ce1,
        stage0_r_q1,
        stage0_r_2_address0,
        stage0_r_2_ce0,
        stage0_r_2_q0,
        stage0_r_2_address1,
        stage0_r_2_ce1,
        stage0_r_2_q1,
        stage0_i_address0,
        stage0_i_ce0,
        stage0_i_q0,
        stage0_i_address1,
        stage0_i_ce1,
        stage0_i_q1,
        stage0_i_2_address0,
        stage0_i_2_ce0,
        stage0_i_2_q0,
        stage0_i_2_address1,
        stage0_i_2_ce1,
        stage0_i_2_q1,
        gm_re_tab_address0,
        gm_re_tab_ce0,
        gm_re_tab_q0,
        gm_im_tab_address0,
        gm_im_tab_ce0,
        gm_im_tab_q0,
        grp_complex_mul_fu_308_p_din1,
        grp_complex_mul_fu_308_p_din2,
        grp_complex_mul_fu_308_p_din3,
        grp_complex_mul_fu_308_p_din4,
        grp_complex_mul_fu_308_p_dout0_0,
        grp_complex_mul_fu_308_p_dout0_1,
        grp_complex_mul_fu_308_p_ce,
        grp_fu_315_p_din0,
        grp_fu_315_p_din1,
        grp_fu_315_p_opcode,
        grp_fu_315_p_dout0,
        grp_fu_315_p_ce,
        grp_fu_319_p_din0,
        grp_fu_319_p_din1,
        grp_fu_319_p_opcode,
        grp_fu_319_p_dout0,
        grp_fu_319_p_ce,
        grp_fu_323_p_din0,
        grp_fu_323_p_din1,
        grp_fu_323_p_opcode,
        grp_fu_323_p_dout0,
        grp_fu_323_p_ce,
        grp_fu_327_p_din0,
        grp_fu_327_p_din1,
        grp_fu_327_p_opcode,
        grp_fu_327_p_dout0,
        grp_fu_327_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] stage1_r_4_address0;
output   stage1_r_4_ce0;
output   stage1_r_4_we0;
output  [63:0] stage1_r_4_d0;
output  [6:0] stage1_r_6_address0;
output   stage1_r_6_ce0;
output   stage1_r_6_we0;
output  [63:0] stage1_r_6_d0;
output  [6:0] stage1_i_4_address0;
output   stage1_i_4_ce0;
output   stage1_i_4_we0;
output  [63:0] stage1_i_4_d0;
output  [6:0] stage0_r_1_address0;
output   stage0_r_1_ce0;
input  [63:0] stage0_r_1_q0;
output  [6:0] stage0_r_1_address1;
output   stage0_r_1_ce1;
input  [63:0] stage0_r_1_q1;
output  [6:0] stage0_r_3_address0;
output   stage0_r_3_ce0;
input  [63:0] stage0_r_3_q0;
output  [6:0] stage0_r_3_address1;
output   stage0_r_3_ce1;
input  [63:0] stage0_r_3_q1;
output  [6:0] stage0_i_1_address0;
output   stage0_i_1_ce0;
input  [63:0] stage0_i_1_q0;
output  [6:0] stage0_i_1_address1;
output   stage0_i_1_ce1;
input  [63:0] stage0_i_1_q1;
output  [6:0] stage0_i_3_address0;
output   stage0_i_3_ce0;
input  [63:0] stage0_i_3_q0;
output  [6:0] stage0_i_3_address1;
output   stage0_i_3_ce1;
input  [63:0] stage0_i_3_q1;
output  [6:0] stage1_r_address0;
output   stage1_r_ce0;
output   stage1_r_we0;
output  [63:0] stage1_r_d0;
output  [6:0] stage1_r_5_address0;
output   stage1_r_5_ce0;
output   stage1_r_5_we0;
output  [63:0] stage1_r_5_d0;
output  [6:0] stage1_i_address0;
output   stage1_i_ce0;
output   stage1_i_we0;
output  [63:0] stage1_i_d0;
output  [6:0] stage1_i_6_address0;
output   stage1_i_6_ce0;
output   stage1_i_6_we0;
output  [63:0] stage1_i_6_d0;
output  [6:0] stage1_i_5_address0;
output   stage1_i_5_ce0;
output   stage1_i_5_we0;
output  [63:0] stage1_i_5_d0;
output  [6:0] stage0_r_address0;
output   stage0_r_ce0;
input  [63:0] stage0_r_q0;
output  [6:0] stage0_r_address1;
output   stage0_r_ce1;
input  [63:0] stage0_r_q1;
output  [6:0] stage0_r_2_address0;
output   stage0_r_2_ce0;
input  [63:0] stage0_r_2_q0;
output  [6:0] stage0_r_2_address1;
output   stage0_r_2_ce1;
input  [63:0] stage0_r_2_q1;
output  [6:0] stage0_i_address0;
output   stage0_i_ce0;
input  [63:0] stage0_i_q0;
output  [6:0] stage0_i_address1;
output   stage0_i_ce1;
input  [63:0] stage0_i_q1;
output  [6:0] stage0_i_2_address0;
output   stage0_i_2_ce0;
input  [63:0] stage0_i_2_q0;
output  [6:0] stage0_i_2_address1;
output   stage0_i_2_ce1;
input  [63:0] stage0_i_2_q1;
output  [9:0] gm_re_tab_address0;
output   gm_re_tab_ce0;
input  [63:0] gm_re_tab_q0;
output  [9:0] gm_im_tab_address0;
output   gm_im_tab_ce0;
input  [63:0] gm_im_tab_q0;
output  [63:0] grp_complex_mul_fu_308_p_din1;
output  [63:0] grp_complex_mul_fu_308_p_din2;
output  [63:0] grp_complex_mul_fu_308_p_din3;
output  [63:0] grp_complex_mul_fu_308_p_din4;
input  [63:0] grp_complex_mul_fu_308_p_dout0_0;
input  [63:0] grp_complex_mul_fu_308_p_dout0_1;
output   grp_complex_mul_fu_308_p_ce;
output  [63:0] grp_fu_315_p_din0;
output  [63:0] grp_fu_315_p_din1;
output  [1:0] grp_fu_315_p_opcode;
input  [63:0] grp_fu_315_p_dout0;
output   grp_fu_315_p_ce;
output  [63:0] grp_fu_319_p_din0;
output  [63:0] grp_fu_319_p_din1;
output  [1:0] grp_fu_319_p_opcode;
input  [63:0] grp_fu_319_p_dout0;
output   grp_fu_319_p_ce;
output  [63:0] grp_fu_323_p_din0;
output  [63:0] grp_fu_323_p_din1;
output  [1:0] grp_fu_323_p_opcode;
input  [63:0] grp_fu_323_p_dout0;
output   grp_fu_323_p_ce;
output  [63:0] grp_fu_327_p_din0;
output  [63:0] grp_fu_327_p_din1;
output  [1:0] grp_fu_327_p_opcode;
input  [63:0] grp_fu_327_p_dout0;
output   grp_fu_327_p_ce;

reg ap_idle;
reg[6:0] stage1_r_4_address0;
reg stage1_r_4_ce0;
reg stage1_r_4_we0;
reg[63:0] stage1_r_4_d0;
reg[6:0] stage1_r_6_address0;
reg stage1_r_6_ce0;
reg stage1_r_6_we0;
reg[63:0] stage1_r_6_d0;
reg[6:0] stage1_i_4_address0;
reg stage1_i_4_ce0;
reg stage1_i_4_we0;
reg[63:0] stage1_i_4_d0;
reg stage0_r_1_ce0;
reg stage0_r_1_ce1;
reg stage0_r_3_ce0;
reg stage0_r_3_ce1;
reg stage0_i_1_ce0;
reg stage0_i_1_ce1;
reg stage0_i_3_ce0;
reg stage0_i_3_ce1;
reg[6:0] stage1_r_address0;
reg stage1_r_ce0;
reg stage1_r_we0;
reg[63:0] stage1_r_d0;
reg[6:0] stage1_r_5_address0;
reg stage1_r_5_ce0;
reg stage1_r_5_we0;
reg[63:0] stage1_r_5_d0;
reg[6:0] stage1_i_address0;
reg stage1_i_ce0;
reg stage1_i_we0;
reg[63:0] stage1_i_d0;
reg[6:0] stage1_i_6_address0;
reg stage1_i_6_ce0;
reg stage1_i_6_we0;
reg[63:0] stage1_i_6_d0;
reg[6:0] stage1_i_5_address0;
reg stage1_i_5_ce0;
reg stage1_i_5_we0;
reg[63:0] stage1_i_5_d0;
reg stage0_r_ce0;
reg stage0_r_ce1;
reg stage0_r_2_ce0;
reg stage0_r_2_ce1;
reg stage0_i_ce0;
reg stage0_i_ce1;
reg stage0_i_2_ce0;
reg stage0_i_2_ce1;
reg gm_re_tab_ce0;
reg gm_im_tab_ce0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state4_pp0_stage1_iter1;
wire    ap_block_state6_pp0_stage1_iter2;
wire    ap_block_state8_pp0_stage1_iter3;
wire    ap_block_state10_pp0_stage1_iter4;
wire    ap_block_state12_pp0_stage1_iter5;
wire    ap_block_state14_pp0_stage1_iter6;
wire    ap_block_state16_pp0_stage1_iter7;
wire    ap_block_state18_pp0_stage1_iter8;
wire    ap_block_state20_pp0_stage1_iter9;
wire    ap_block_state22_pp0_stage1_iter10;
wire    ap_block_state24_pp0_stage1_iter11;
wire    ap_block_pp0_stage1_subdone;
reg   [0:0] tmp_reg_854;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [63:0] reg_532;
wire    ap_block_pp0_stage1_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state11_pp0_stage0_iter5;
wire    ap_block_state13_pp0_stage0_iter6;
wire    ap_block_state15_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state19_pp0_stage0_iter9;
wire    ap_block_state21_pp0_stage0_iter10;
wire    ap_block_state23_pp0_stage0_iter11;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] reg_540;
wire   [0:0] tmp_fu_556_p3;
wire   [1:0] trunc_ln85_fu_568_p1;
reg   [1:0] trunc_ln85_reg_858;
reg   [1:0] trunc_ln85_reg_858_pp0_iter1_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter2_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter3_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter4_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter5_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter6_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter7_reg;
reg   [1:0] trunc_ln85_reg_858_pp0_iter8_reg;
reg   [6:0] lshr_ln2_reg_878;
reg   [6:0] lshr_ln2_reg_878_pp0_iter1_reg;
reg   [6:0] lshr_ln2_reg_878_pp0_iter2_reg;
reg   [6:0] lshr_ln2_reg_878_pp0_iter3_reg;
reg   [6:0] lshr_ln2_reg_878_pp0_iter4_reg;
reg   [6:0] lshr_ln2_reg_878_pp0_iter5_reg;
reg   [6:0] lshr_ln2_reg_878_pp0_iter6_reg;
reg   [6:0] lshr_ln2_reg_878_pp0_iter7_reg;
wire   [63:0] zext_ln91_1_fu_642_p1;
reg   [63:0] zext_ln91_1_reg_883;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter1_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter2_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter3_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter4_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter5_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter6_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter7_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter8_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter9_reg;
reg   [63:0] zext_ln91_1_reg_883_pp0_iter10_reg;
wire   [1:0] trunc_ln85_7_fu_660_p1;
reg   [1:0] trunc_ln85_7_reg_911;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter1_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter2_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter3_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter4_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter5_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter6_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter7_reg;
reg   [1:0] trunc_ln85_7_reg_911_pp0_iter8_reg;
reg   [6:0] lshr_ln89_2_reg_919;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter1_reg;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter2_reg;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter3_reg;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter4_reg;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter5_reg;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter6_reg;
reg   [6:0] lshr_ln89_2_reg_919_pp0_iter7_reg;
wire   [63:0] zext_ln91_4_fu_696_p1;
reg   [63:0] zext_ln91_4_reg_924;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter1_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter2_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter3_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter4_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter5_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter6_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter7_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter8_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter9_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter10_reg;
reg   [63:0] zext_ln91_4_reg_924_pp0_iter11_reg;
reg   [63:0] gm_re_reg_952;
reg   [63:0] gm_im_reg_957;
wire   [63:0] tmp_re_1_fu_715_p5;
wire   [63:0] tmp_im_1_fu_727_p5;
wire   [63:0] tmp_re_4_fu_739_p6;
reg   [63:0] tmp_re_4_reg_972;
wire   [63:0] tmp_im_4_fu_752_p6;
reg   [63:0] tmp_im_4_reg_977;
wire   [63:0] zext_ln89_1_fu_765_p1;
reg   [63:0] zext_ln89_1_reg_982;
reg   [63:0] zext_ln89_1_reg_982_pp0_iter9_reg;
reg   [63:0] zext_ln89_1_reg_982_pp0_iter10_reg;
reg   [63:0] y_re_1_reg_1010;
reg   [63:0] y_im_1_reg_1016;
wire   [63:0] zext_ln89_4_fu_772_p1;
reg   [63:0] zext_ln89_4_reg_1022;
reg   [63:0] zext_ln89_4_reg_1022_pp0_iter9_reg;
reg   [63:0] zext_ln89_4_reg_1022_pp0_iter10_reg;
wire   [63:0] x_re_1_fu_779_p5;
wire   [63:0] x_im_1_fu_792_p5;
wire   [0:0] icmp_ln96_1_fu_805_p2;
reg   [0:0] icmp_ln96_1_reg_1062;
reg   [0:0] icmp_ln96_1_reg_1062_pp0_iter9_reg;
reg   [0:0] icmp_ln96_1_reg_1062_pp0_iter10_reg;
wire   [63:0] x_re_4_fu_815_p6;
reg   [63:0] x_re_4_reg_1066;
wire   [63:0] x_im_4_fu_828_p6;
reg   [63:0] x_im_4_reg_1072;
reg   [63:0] y_re_reg_1078;
reg   [63:0] y_im_reg_1084;
wire   [0:0] icmp_ln96_fu_841_p2;
reg   [0:0] icmp_ln96_reg_1090;
reg   [0:0] icmp_ln96_reg_1090_pp0_iter9_reg;
reg   [0:0] icmp_ln96_reg_1090_pp0_iter10_reg;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [63:0] grp_complex_mul_fu_490_x_re;
reg   [63:0] grp_complex_mul_fu_490_x_im;
reg   [63:0] grp_complex_mul_fu_490_y_re;
reg   [63:0] grp_complex_mul_fu_490_y_im;
reg    grp_complex_mul_fu_490_ap_ce;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call40;
wire    ap_block_state9_pp0_stage0_iter4_ignore_call40;
wire    ap_block_state11_pp0_stage0_iter5_ignore_call40;
wire    ap_block_state13_pp0_stage0_iter6_ignore_call40;
wire    ap_block_state15_pp0_stage0_iter7_ignore_call40;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call40;
wire    ap_block_state19_pp0_stage0_iter9_ignore_call40;
wire    ap_block_state21_pp0_stage0_iter10_ignore_call40;
wire    ap_block_state23_pp0_stage0_iter11_ignore_call40;
wire    ap_block_pp0_stage0_11001_ignoreCallOp93;
wire    ap_block_state2_pp0_stage1_iter0_ignore_call40;
wire    ap_block_state4_pp0_stage1_iter1_ignore_call40;
wire    ap_block_state6_pp0_stage1_iter2_ignore_call40;
wire    ap_block_state8_pp0_stage1_iter3_ignore_call40;
wire    ap_block_state10_pp0_stage1_iter4_ignore_call40;
wire    ap_block_state12_pp0_stage1_iter5_ignore_call40;
wire    ap_block_state14_pp0_stage1_iter6_ignore_call40;
wire    ap_block_state16_pp0_stage1_iter7_ignore_call40;
wire    ap_block_state18_pp0_stage1_iter8_ignore_call40;
wire    ap_block_state20_pp0_stage1_iter9_ignore_call40;
wire    ap_block_state22_pp0_stage1_iter10_ignore_call40;
wire    ap_block_state24_pp0_stage1_iter11_ignore_call40;
wire    ap_block_pp0_stage1_11001_ignoreCallOp86;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln87_fu_610_p1;
reg   [8:0] n_1_fu_92;
wire   [8:0] n_10_fu_704_p2;
wire    ap_loop_init;
reg   [8:0] ap_sig_allocacmp_n;
reg   [63:0] grp_fu_500_p0;
reg   [63:0] grp_fu_500_p1;
reg   [63:0] grp_fu_506_p0;
reg   [63:0] grp_fu_506_p1;
reg   [63:0] grp_fu_512_p0;
reg   [63:0] grp_fu_512_p1;
reg   [63:0] grp_fu_516_p0;
reg   [63:0] grp_fu_516_p1;
wire   [7:0] trunc_ln81_fu_564_p1;
wire   [0:0] tmp_1_fu_576_p3;
wire   [7:0] and_ln_fu_584_p3;
wire   [8:0] zext_ln85_1_fu_592_p1;
wire   [8:0] zext_ln85_fu_572_p1;
wire   [2:0] zext_ln87_cast_fu_602_p3;
wire   [8:0] i_fu_596_p2;
wire   [8:0] add_ln91_fu_626_p2;
wire   [6:0] lshr_ln3_fu_632_p4;
wire   [7:0] or_ln85_1_fu_650_p2;
wire   [8:0] zext_ln85_4_fu_656_p1;
wire   [8:0] i_6_fu_664_p2;
wire   [8:0] add_ln91_2_fu_680_p2;
wire   [6:0] lshr_ln91_2_fu_686_p4;
wire   [1:0] or_ln85_fu_810_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [1:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to11;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

FFT_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U40(
    .din0(stage0_r_q1),
    .din1(64'd0),
    .din2(stage0_r_2_q1),
    .din3(trunc_ln85_reg_858),
    .dout(tmp_re_1_fu_715_p5)
);

FFT_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U41(
    .din0(stage0_i_q1),
    .din1(64'd0),
    .din2(stage0_i_2_q1),
    .din3(trunc_ln85_reg_858),
    .dout(tmp_im_1_fu_727_p5)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U42(
    .din0(64'd0),
    .din1(stage0_r_1_q1),
    .din2(64'd0),
    .din3(stage0_r_3_q1),
    .din4(trunc_ln85_7_reg_911),
    .dout(tmp_re_4_fu_739_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U43(
    .din0(64'd0),
    .din1(stage0_i_1_q1),
    .din2(64'd0),
    .din3(stage0_i_3_q1),
    .din4(trunc_ln85_7_reg_911),
    .dout(tmp_im_4_fu_752_p6)
);

FFT_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U44(
    .din0(stage0_r_q0),
    .din1(64'd0),
    .din2(stage0_r_2_q0),
    .din3(trunc_ln85_reg_858_pp0_iter8_reg),
    .dout(x_re_1_fu_779_p5)
);

FFT_mux_32_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_32_64_1_1_U45(
    .din0(stage0_i_q0),
    .din1(64'd0),
    .din2(stage0_i_2_q0),
    .din3(trunc_ln85_reg_858_pp0_iter8_reg),
    .dout(x_im_1_fu_792_p5)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U46(
    .din0(64'd0),
    .din1(stage0_r_1_q0),
    .din2(64'd0),
    .din3(stage0_r_3_q0),
    .din4(trunc_ln85_7_reg_911_pp0_iter8_reg),
    .dout(x_re_4_fu_815_p6)
);

FFT_mux_42_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
mux_42_64_1_1_U47(
    .din0(64'd0),
    .din1(stage0_i_1_q0),
    .din2(64'd0),
    .din3(stage0_i_3_q0),
    .din4(trunc_ln85_7_reg_911_pp0_iter8_reg),
    .dout(x_im_4_fu_828_p6)
);

FFT_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_556_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_1_fu_92 <= n_10_fu_704_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_1_fu_92 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln96_1_reg_1062 <= icmp_ln96_1_fu_805_p2;
        icmp_ln96_1_reg_1062_pp0_iter10_reg <= icmp_ln96_1_reg_1062_pp0_iter9_reg;
        icmp_ln96_1_reg_1062_pp0_iter9_reg <= icmp_ln96_1_reg_1062;
        icmp_ln96_reg_1090 <= icmp_ln96_fu_841_p2;
        icmp_ln96_reg_1090_pp0_iter10_reg <= icmp_ln96_reg_1090_pp0_iter9_reg;
        icmp_ln96_reg_1090_pp0_iter9_reg <= icmp_ln96_reg_1090;
        x_im_4_reg_1072 <= x_im_4_fu_828_p6;
        x_re_4_reg_1066 <= x_re_4_fu_815_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_854 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gm_im_reg_957 <= gm_im_tab_q0;
        gm_re_reg_952 <= gm_re_tab_q0;
        tmp_im_4_reg_977 <= tmp_im_4_fu_752_p6;
        tmp_re_4_reg_972 <= tmp_re_4_fu_739_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_556_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_878 <= {{i_fu_596_p2[8:2]}};
        lshr_ln89_2_reg_919 <= {{i_6_fu_664_p2[8:2]}};
        trunc_ln85_7_reg_911[1] <= trunc_ln85_7_fu_660_p1[1];
        trunc_ln85_reg_858 <= trunc_ln85_fu_568_p1;
        zext_ln91_1_reg_883[6 : 0] <= zext_ln91_1_fu_642_p1[6 : 0];
        zext_ln91_4_reg_924[6 : 0] <= zext_ln91_4_fu_696_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lshr_ln2_reg_878_pp0_iter1_reg <= lshr_ln2_reg_878;
        lshr_ln2_reg_878_pp0_iter2_reg <= lshr_ln2_reg_878_pp0_iter1_reg;
        lshr_ln2_reg_878_pp0_iter3_reg <= lshr_ln2_reg_878_pp0_iter2_reg;
        lshr_ln2_reg_878_pp0_iter4_reg <= lshr_ln2_reg_878_pp0_iter3_reg;
        lshr_ln2_reg_878_pp0_iter5_reg <= lshr_ln2_reg_878_pp0_iter4_reg;
        lshr_ln2_reg_878_pp0_iter6_reg <= lshr_ln2_reg_878_pp0_iter5_reg;
        lshr_ln2_reg_878_pp0_iter7_reg <= lshr_ln2_reg_878_pp0_iter6_reg;
        lshr_ln89_2_reg_919_pp0_iter1_reg <= lshr_ln89_2_reg_919;
        lshr_ln89_2_reg_919_pp0_iter2_reg <= lshr_ln89_2_reg_919_pp0_iter1_reg;
        lshr_ln89_2_reg_919_pp0_iter3_reg <= lshr_ln89_2_reg_919_pp0_iter2_reg;
        lshr_ln89_2_reg_919_pp0_iter4_reg <= lshr_ln89_2_reg_919_pp0_iter3_reg;
        lshr_ln89_2_reg_919_pp0_iter5_reg <= lshr_ln89_2_reg_919_pp0_iter4_reg;
        lshr_ln89_2_reg_919_pp0_iter6_reg <= lshr_ln89_2_reg_919_pp0_iter5_reg;
        lshr_ln89_2_reg_919_pp0_iter7_reg <= lshr_ln89_2_reg_919_pp0_iter6_reg;
        tmp_reg_854 <= ap_sig_allocacmp_n[32'd8];
        trunc_ln85_7_reg_911_pp0_iter1_reg[1] <= trunc_ln85_7_reg_911[1];
        trunc_ln85_7_reg_911_pp0_iter2_reg[1] <= trunc_ln85_7_reg_911_pp0_iter1_reg[1];
        trunc_ln85_7_reg_911_pp0_iter3_reg[1] <= trunc_ln85_7_reg_911_pp0_iter2_reg[1];
        trunc_ln85_7_reg_911_pp0_iter4_reg[1] <= trunc_ln85_7_reg_911_pp0_iter3_reg[1];
        trunc_ln85_7_reg_911_pp0_iter5_reg[1] <= trunc_ln85_7_reg_911_pp0_iter4_reg[1];
        trunc_ln85_7_reg_911_pp0_iter6_reg[1] <= trunc_ln85_7_reg_911_pp0_iter5_reg[1];
        trunc_ln85_7_reg_911_pp0_iter7_reg[1] <= trunc_ln85_7_reg_911_pp0_iter6_reg[1];
        trunc_ln85_7_reg_911_pp0_iter8_reg[1] <= trunc_ln85_7_reg_911_pp0_iter7_reg[1];
        trunc_ln85_reg_858_pp0_iter1_reg <= trunc_ln85_reg_858;
        trunc_ln85_reg_858_pp0_iter2_reg <= trunc_ln85_reg_858_pp0_iter1_reg;
        trunc_ln85_reg_858_pp0_iter3_reg <= trunc_ln85_reg_858_pp0_iter2_reg;
        trunc_ln85_reg_858_pp0_iter4_reg <= trunc_ln85_reg_858_pp0_iter3_reg;
        trunc_ln85_reg_858_pp0_iter5_reg <= trunc_ln85_reg_858_pp0_iter4_reg;
        trunc_ln85_reg_858_pp0_iter6_reg <= trunc_ln85_reg_858_pp0_iter5_reg;
        trunc_ln85_reg_858_pp0_iter7_reg <= trunc_ln85_reg_858_pp0_iter6_reg;
        trunc_ln85_reg_858_pp0_iter8_reg <= trunc_ln85_reg_858_pp0_iter7_reg;
        zext_ln89_1_reg_982[6 : 0] <= zext_ln89_1_fu_765_p1[6 : 0];
        zext_ln89_1_reg_982_pp0_iter10_reg[6 : 0] <= zext_ln89_1_reg_982_pp0_iter9_reg[6 : 0];
        zext_ln89_1_reg_982_pp0_iter9_reg[6 : 0] <= zext_ln89_1_reg_982[6 : 0];
        zext_ln89_4_reg_1022[6 : 0] <= zext_ln89_4_fu_772_p1[6 : 0];
        zext_ln89_4_reg_1022_pp0_iter10_reg[6 : 0] <= zext_ln89_4_reg_1022_pp0_iter9_reg[6 : 0];
        zext_ln89_4_reg_1022_pp0_iter9_reg[6 : 0] <= zext_ln89_4_reg_1022[6 : 0];
        zext_ln91_1_reg_883_pp0_iter10_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter9_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter1_reg[6 : 0] <= zext_ln91_1_reg_883[6 : 0];
        zext_ln91_1_reg_883_pp0_iter2_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter1_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter3_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter2_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter4_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter3_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter5_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter4_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter6_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter5_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter7_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter6_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter8_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter7_reg[6 : 0];
        zext_ln91_1_reg_883_pp0_iter9_reg[6 : 0] <= zext_ln91_1_reg_883_pp0_iter8_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter10_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter9_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter11_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter10_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter1_reg[6 : 0] <= zext_ln91_4_reg_924[6 : 0];
        zext_ln91_4_reg_924_pp0_iter2_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter1_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter3_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter2_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter4_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter3_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter5_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter4_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter6_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter5_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter7_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter6_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter8_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter7_reg[6 : 0];
        zext_ln91_4_reg_924_pp0_iter9_reg[6 : 0] <= zext_ln91_4_reg_924_pp0_iter8_reg[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_532 <= grp_fu_323_p_dout0;
        reg_540 <= grp_fu_327_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_im_1_reg_1016 <= grp_complex_mul_fu_308_p_dout0_1;
        y_re_1_reg_1010 <= grp_complex_mul_fu_308_p_dout0_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        y_im_reg_1084 <= grp_complex_mul_fu_308_p_dout0_1;
        y_re_reg_1078 <= grp_complex_mul_fu_308_p_dout0_0;
    end
end

always @ (*) begin
    if (((tmp_reg_854 == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter10_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to11 = 1'b1;
    end else begin
        ap_idle_pp0_1to11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n = 9'd0;
    end else begin
        ap_sig_allocacmp_n = n_1_fu_92;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_im_tab_ce0 = 1'b1;
    end else begin
        gm_im_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gm_re_tab_ce0 = 1'b1;
    end else begin
        gm_re_tab_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_complex_mul_fu_490_ap_ce = 1'b1;
    end else begin
        grp_complex_mul_fu_490_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_complex_mul_fu_490_x_im = tmp_im_4_reg_977;
    end else if (((tmp_reg_854 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_complex_mul_fu_490_x_im = tmp_im_1_fu_727_p5;
    end else begin
        grp_complex_mul_fu_490_x_im = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_complex_mul_fu_490_x_re = tmp_re_4_reg_972;
    end else if (((tmp_reg_854 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_complex_mul_fu_490_x_re = tmp_re_1_fu_715_p5;
    end else begin
        grp_complex_mul_fu_490_x_re = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_complex_mul_fu_490_y_im = gm_im_reg_957;
    end else if (((tmp_reg_854 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_complex_mul_fu_490_y_im = gm_im_tab_q0;
    end else begin
        grp_complex_mul_fu_490_y_im = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_complex_mul_fu_490_y_re = gm_re_reg_952;
    end else if (((tmp_reg_854 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_complex_mul_fu_490_y_re = gm_re_tab_q0;
    end else begin
        grp_complex_mul_fu_490_y_re = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_500_p0 = x_re_4_reg_1066;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_500_p0 = x_re_1_fu_779_p5;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_500_p1 = y_re_reg_1078;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_500_p1 = y_re_1_reg_1010;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_506_p0 = x_im_4_reg_1072;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_506_p0 = x_im_1_fu_792_p5;
    end else begin
        grp_fu_506_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_506_p1 = y_im_reg_1084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_506_p1 = y_im_1_reg_1016;
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_512_p0 = x_re_4_reg_1066;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_512_p0 = x_re_1_fu_779_p5;
    end else begin
        grp_fu_512_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_512_p1 = y_re_reg_1078;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_512_p1 = y_re_1_reg_1010;
    end else begin
        grp_fu_512_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_516_p0 = x_im_4_reg_1072;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_516_p0 = x_im_1_fu_792_p5;
    end else begin
        grp_fu_516_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_516_p1 = y_im_reg_1084;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_516_p1 = y_im_1_reg_1016;
    end else begin
        grp_fu_516_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_1_ce0 = 1'b1;
    end else begin
        stage0_i_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_1_ce1 = 1'b1;
    end else begin
        stage0_i_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_2_ce0 = 1'b1;
    end else begin
        stage0_i_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_2_ce1 = 1'b1;
    end else begin
        stage0_i_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_3_ce0 = 1'b1;
    end else begin
        stage0_i_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_3_ce1 = 1'b1;
    end else begin
        stage0_i_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_ce0 = 1'b1;
    end else begin
        stage0_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_i_ce1 = 1'b1;
    end else begin
        stage0_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_1_ce0 = 1'b1;
    end else begin
        stage0_r_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_1_ce1 = 1'b1;
    end else begin
        stage0_r_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_2_ce0 = 1'b1;
    end else begin
        stage0_r_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_2_ce1 = 1'b1;
    end else begin
        stage0_r_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_3_ce0 = 1'b1;
    end else begin
        stage0_r_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_3_ce1 = 1'b1;
    end else begin
        stage0_r_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_ce0 = 1'b1;
    end else begin
        stage0_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage0_r_ce1 = 1'b1;
    end else begin
        stage0_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_i_4_address0 = zext_ln91_4_reg_924_pp0_iter11_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_i_4_address0 = zext_ln89_4_reg_1022_pp0_iter10_reg;
        end else begin
            stage1_i_4_address0 = 'bx;
        end
    end else begin
        stage1_i_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_4_ce0 = 1'b1;
    end else begin
        stage1_i_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_i_4_d0 = reg_540;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_i_4_d0 = grp_fu_319_p_dout0;
        end else begin
            stage1_i_4_d0 = 'bx;
        end
    end else begin
        stage1_i_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_4_we0 = 1'b1;
    end else begin
        stage1_i_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_i_5_address0 = zext_ln91_1_reg_883_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_i_5_address0 = zext_ln89_1_reg_982_pp0_iter10_reg;
    end else begin
        stage1_i_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_5_ce0 = 1'b1;
    end else begin
        stage1_i_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_i_5_d0 = reg_540;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_i_5_d0 = grp_fu_319_p_dout0;
    end else begin
        stage1_i_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_5_we0 = 1'b1;
    end else begin
        stage1_i_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_i_6_address0 = zext_ln91_4_reg_924_pp0_iter11_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_i_6_address0 = zext_ln89_4_reg_1022_pp0_iter10_reg;
        end else begin
            stage1_i_6_address0 = 'bx;
        end
    end else begin
        stage1_i_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_6_ce0 = 1'b1;
    end else begin
        stage1_i_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_i_6_d0 = reg_540;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_i_6_d0 = grp_fu_319_p_dout0;
        end else begin
            stage1_i_6_d0 = 'bx;
        end
    end else begin
        stage1_i_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_6_we0 = 1'b1;
    end else begin
        stage1_i_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_i_address0 = zext_ln91_1_reg_883_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_i_address0 = zext_ln89_1_reg_982_pp0_iter10_reg;
    end else begin
        stage1_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_ce0 = 1'b1;
    end else begin
        stage1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_i_d0 = reg_540;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_i_d0 = grp_fu_319_p_dout0;
    end else begin
        stage1_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_i_we0 = 1'b1;
    end else begin
        stage1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_r_4_address0 = zext_ln91_4_reg_924_pp0_iter11_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_r_4_address0 = zext_ln89_4_reg_1022_pp0_iter10_reg;
        end else begin
            stage1_r_4_address0 = 'bx;
        end
    end else begin
        stage1_r_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_4_ce0 = 1'b1;
    end else begin
        stage1_r_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_r_4_d0 = reg_532;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_r_4_d0 = grp_fu_315_p_dout0;
        end else begin
            stage1_r_4_d0 = 'bx;
        end
    end else begin
        stage1_r_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_4_we0 = 1'b1;
    end else begin
        stage1_r_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_r_5_address0 = zext_ln91_1_reg_883_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_r_5_address0 = zext_ln89_1_reg_982_pp0_iter10_reg;
    end else begin
        stage1_r_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_5_ce0 = 1'b1;
    end else begin
        stage1_r_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_r_5_d0 = reg_532;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_r_5_d0 = grp_fu_315_p_dout0;
    end else begin
        stage1_r_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter9_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_5_we0 = 1'b1;
    end else begin
        stage1_r_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_r_6_address0 = zext_ln91_4_reg_924_pp0_iter11_reg;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_r_6_address0 = zext_ln89_4_reg_1022_pp0_iter10_reg;
        end else begin
            stage1_r_6_address0 = 'bx;
        end
    end else begin
        stage1_r_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_6_ce0 = 1'b1;
    end else begin
        stage1_r_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter11 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            stage1_r_6_d0 = reg_532;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            stage1_r_6_d0 = grp_fu_315_p_dout0;
        end else begin
            stage1_r_6_d0 = 'bx;
        end
    end else begin
        stage1_r_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_reg_1090_pp0_iter10_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_6_we0 = 1'b1;
    end else begin
        stage1_r_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_r_address0 = zext_ln91_1_reg_883_pp0_iter10_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_r_address0 = zext_ln89_1_reg_982_pp0_iter10_reg;
    end else begin
        stage1_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_ce0 = 1'b1;
    end else begin
        stage1_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        stage1_r_d0 = reg_532;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        stage1_r_d0 = grp_fu_315_p_dout0;
    end else begin
        stage1_r_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter10_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (icmp_ln96_1_reg_1062_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        stage1_r_we0 = 1'b1;
    end else begin
        stage1_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to11 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln91_2_fu_680_p2 = (i_6_fu_664_p2 + 9'd128);

assign add_ln91_fu_626_p2 = (i_fu_596_p2 + 9'd128);

assign and_ln_fu_584_p3 = {{tmp_1_fu_576_p3}, {7'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp93 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001_ignoreCallOp86 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter4_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter5_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter5_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter6_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter6_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter7_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage1_iter7_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter8_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter9_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage1_iter9_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter10_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter10_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter11_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage1_iter11_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage1_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign gm_im_tab_address0 = zext_ln87_fu_610_p1;

assign gm_re_tab_address0 = zext_ln87_fu_610_p1;

assign grp_complex_mul_fu_308_p_ce = grp_complex_mul_fu_490_ap_ce;

assign grp_complex_mul_fu_308_p_din1 = grp_complex_mul_fu_490_x_re;

assign grp_complex_mul_fu_308_p_din2 = grp_complex_mul_fu_490_x_im;

assign grp_complex_mul_fu_308_p_din3 = grp_complex_mul_fu_490_y_re;

assign grp_complex_mul_fu_308_p_din4 = grp_complex_mul_fu_490_y_im;

assign grp_fu_315_p_ce = 1'b1;

assign grp_fu_315_p_din0 = grp_fu_500_p0;

assign grp_fu_315_p_din1 = grp_fu_500_p1;

assign grp_fu_315_p_opcode = 2'd0;

assign grp_fu_319_p_ce = 1'b1;

assign grp_fu_319_p_din0 = grp_fu_506_p0;

assign grp_fu_319_p_din1 = grp_fu_506_p1;

assign grp_fu_319_p_opcode = 2'd0;

assign grp_fu_323_p_ce = 1'b1;

assign grp_fu_323_p_din0 = grp_fu_512_p0;

assign grp_fu_323_p_din1 = grp_fu_512_p1;

assign grp_fu_323_p_opcode = 2'd1;

assign grp_fu_327_p_ce = 1'b1;

assign grp_fu_327_p_din0 = grp_fu_516_p0;

assign grp_fu_327_p_din1 = grp_fu_516_p1;

assign grp_fu_327_p_opcode = 2'd1;

assign i_6_fu_664_p2 = (zext_ln85_4_fu_656_p1 + zext_ln85_1_fu_592_p1);

assign i_fu_596_p2 = (zext_ln85_1_fu_592_p1 + zext_ln85_fu_572_p1);

assign icmp_ln96_1_fu_805_p2 = ((trunc_ln85_reg_858_pp0_iter8_reg == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_841_p2 = ((or_ln85_fu_810_p2 == 2'd1) ? 1'b1 : 1'b0);

assign lshr_ln3_fu_632_p4 = {{add_ln91_fu_626_p2[8:2]}};

assign lshr_ln91_2_fu_686_p4 = {{add_ln91_2_fu_680_p2[8:2]}};

assign n_10_fu_704_p2 = (ap_sig_allocacmp_n + 9'd2);

assign or_ln85_1_fu_650_p2 = (trunc_ln81_fu_564_p1 | 8'd1);

assign or_ln85_fu_810_p2 = (trunc_ln85_reg_858_pp0_iter8_reg | 2'd1);

assign stage0_i_1_address0 = zext_ln89_4_fu_772_p1;

assign stage0_i_1_address1 = zext_ln91_4_fu_696_p1;

assign stage0_i_2_address0 = zext_ln89_1_fu_765_p1;

assign stage0_i_2_address1 = zext_ln91_1_fu_642_p1;

assign stage0_i_3_address0 = zext_ln89_4_fu_772_p1;

assign stage0_i_3_address1 = zext_ln91_4_fu_696_p1;

assign stage0_i_address0 = zext_ln89_1_fu_765_p1;

assign stage0_i_address1 = zext_ln91_1_fu_642_p1;

assign stage0_r_1_address0 = zext_ln89_4_fu_772_p1;

assign stage0_r_1_address1 = zext_ln91_4_fu_696_p1;

assign stage0_r_2_address0 = zext_ln89_1_fu_765_p1;

assign stage0_r_2_address1 = zext_ln91_1_fu_642_p1;

assign stage0_r_3_address0 = zext_ln89_4_fu_772_p1;

assign stage0_r_3_address1 = zext_ln91_4_fu_696_p1;

assign stage0_r_address0 = zext_ln89_1_fu_765_p1;

assign stage0_r_address1 = zext_ln91_1_fu_642_p1;

assign tmp_1_fu_576_p3 = ap_sig_allocacmp_n[32'd7];

assign tmp_fu_556_p3 = ap_sig_allocacmp_n[32'd8];

assign trunc_ln81_fu_564_p1 = ap_sig_allocacmp_n[7:0];

assign trunc_ln85_7_fu_660_p1 = or_ln85_1_fu_650_p2[1:0];

assign trunc_ln85_fu_568_p1 = ap_sig_allocacmp_n[1:0];

assign zext_ln85_1_fu_592_p1 = and_ln_fu_584_p3;

assign zext_ln85_4_fu_656_p1 = or_ln85_1_fu_650_p2;

assign zext_ln85_fu_572_p1 = trunc_ln81_fu_564_p1;

assign zext_ln87_cast_fu_602_p3 = {{2'd2}, {tmp_1_fu_576_p3}};

assign zext_ln87_fu_610_p1 = zext_ln87_cast_fu_602_p3;

assign zext_ln89_1_fu_765_p1 = lshr_ln2_reg_878_pp0_iter7_reg;

assign zext_ln89_4_fu_772_p1 = lshr_ln89_2_reg_919_pp0_iter7_reg;

assign zext_ln91_1_fu_642_p1 = lshr_ln3_fu_632_p4;

assign zext_ln91_4_fu_696_p1 = lshr_ln91_2_fu_686_p4;

always @ (posedge ap_clk) begin
    zext_ln91_1_reg_883[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter3_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter4_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter9_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_1_reg_883_pp0_iter10_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    trunc_ln85_7_reg_911[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter1_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter2_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter3_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter4_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter5_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter6_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter7_reg[0] <= 1'b1;
    trunc_ln85_7_reg_911_pp0_iter8_reg[0] <= 1'b1;
    zext_ln91_4_reg_924[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter1_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter2_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter3_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter4_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter5_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter6_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter7_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter8_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter9_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter10_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln91_4_reg_924_pp0_iter11_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln89_1_reg_982[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln89_1_reg_982_pp0_iter9_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln89_1_reg_982_pp0_iter10_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln89_4_reg_1022[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln89_4_reg_1022_pp0_iter9_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln89_4_reg_1022_pp0_iter10_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //FFT_fft_10_stages_Pipeline_SECTION3
