Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e83c545e4ca04ace9f12ad21fa2bb31d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decodificador_7seg_tb_behav xil_defaultlib.decodificador_7seg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decodificador_7segmentos [decodificador_7segmentos_default]
Compiling architecture behavioral of entity xil_defaultlib.decodificador_7seg_tb
Built simulation snapshot decodificador_7seg_tb_behav
