{"sha": "77612f06b0937a630fd6b112d5c541257a564c58", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Nzc2MTJmMDZiMDkzN2E2MzBmZDZiMTEyZDVjNTQxMjU3YTU2NGM1OA==", "commit": {"author": {"name": "Tom Wood", "email": "wood@gnu.org", "date": "1992-07-13T19:52:53Z"}, "committer": {"name": "Tom Wood", "email": "wood@gnu.org", "date": "1992-07-13T19:52:53Z"}, "message": "Constraint fixes from Torbjorn.\n\nFrom-SVN: r1582", "tree": {"sha": "5f5bb4f8d79d8e039347a2b75cfc98197dde14f1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5f5bb4f8d79d8e039347a2b75cfc98197dde14f1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/77612f06b0937a630fd6b112d5c541257a564c58", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77612f06b0937a630fd6b112d5c541257a564c58", "html_url": "https://github.com/Rust-GCC/gccrs/commit/77612f06b0937a630fd6b112d5c541257a564c58", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/77612f06b0937a630fd6b112d5c541257a564c58/comments", "author": null, "committer": null, "parents": [{"sha": "3915de94686a9129f0dd059e685ae1d1fad12e5e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3915de94686a9129f0dd059e685ae1d1fad12e5e", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3915de94686a9129f0dd059e685ae1d1fad12e5e"}], "stats": {"total": 36, "additions": 18, "deletions": 18}, "files": [{"sha": "436103e8df9a26fb083813f192a8dc58bc67bcf2", "filename": "gcc/config/m88k/m88k.md", "status": "modified", "additions": 18, "deletions": 18, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/77612f06b0937a630fd6b112d5c541257a564c58/gcc%2Fconfig%2Fm88k%2Fm88k.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/77612f06b0937a630fd6b112d5c541257a564c58/gcc%2Fconfig%2Fm88k%2Fm88k.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fm88k%2Fm88k.md?ref=77612f06b0937a630fd6b112d5c541257a564c58", "patch": "@@ -28,7 +28,7 @@\n (define_expand \"m88k_sccs_id\"\n   [(match_operand:SI 0 \"\" \"\")]\n   \"\"\n-  \"{ static char sccs_id[] = \\\"@(#)m88k.md\t2.2.6.5 01 Jul 1992 18:47:08\\\";\n+  \"{ static char sccs_id[] = \\\"@(#)m88k.md\t2.2.6.6 13 Jul 1992 09:43:57\\\";\n      FAIL; }\")\n \f\n ;; Attribute specifications\n@@ -1433,14 +1433,14 @@\n   [(set_attr \"type\" \"branch\")])\n \f\n (define_insn \"locate1\"\n-  [(set (match_operand:SI 0 \"register_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(high:SI (unspec:SI [(label_ref (match_operand 1 \"\" \"\"))] 0)))]\n   \"\"\n   \"or.u %0,%#r0,%#hi16(%1#abdiff)\")\n \n (define_insn \"locate2\"\n   [(parallel [(set (reg:SI 1) (pc))\n-\t      (set (match_operand:SI 0 \"register_operand\" \"r\")\n+\t      (set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t\t   (lo_sum:SI (match_dup 0)\n \t\t\t      (unspec:SI\n \t\t\t       [(label_ref (match_operand 1 \"\" \"\"))] 0)))])]\n@@ -1771,11 +1771,11 @@\n ;; operand 5 is the register to hold the value (r4 or r5)\n \n (define_expand \"call_block_move\"\n-  [(set (reg:SI 3) (minus:SI (match_operand:SI 2 \"register_operand\" \"r\")\n-\t\t\t     (match_operand:SI 3 \"immediate_operand\" \"i\")))\n-   (set (match_operand 5 \"register_operand\" \"r\")\n-\t(match_operand 4 \"memory_operand\" \"m\"))\n-   (set (reg:SI 2) (minus:SI (match_operand:SI 1 \"register_operand\" \"r\")\n+  [(set (reg:SI 3) (minus:SI (match_operand:SI 2 \"register_operand\" \"\")\n+\t\t\t     (match_operand:SI 3 \"immediate_operand\" \"\")))\n+   (set (match_operand 5 \"register_operand\" \"\")\n+\t(match_operand 4 \"memory_operand\" \"\"))\n+   (set (reg:SI 2) (minus:SI (match_operand:SI 1 \"register_operand\" \"\")\n \t\t\t     (match_dup 3)))\n    (use (reg:SI 2))\n    (use (reg:SI 3))\n@@ -1791,13 +1791,13 @@\n ;; operand 6 is the loop count\n \n (define_expand \"call_block_move_loop\"\n-  [(set (reg:SI 3) (minus:SI (match_operand:SI 2 \"register_operand\" \"r\")\n-\t\t\t     (match_operand:SI 3 \"immediate_operand\" \"i\")))\n-   (set (match_operand:SI 5 \"register_operand\" \"r\")\n-\t(match_operand:SI 4 \"memory_operand\" \"m\"))\n-   (set (reg:SI 2) (minus:SI (match_operand:SI 1 \"register_operand\" \"r\")\n+  [(set (reg:SI 3) (minus:SI (match_operand:SI 2 \"register_operand\" \"\")\n+\t\t\t     (match_operand:SI 3 \"immediate_operand\" \"\")))\n+   (set (match_operand:SI 5 \"register_operand\" \"\")\n+\t(match_operand:SI 4 \"memory_operand\" \"\"))\n+   (set (reg:SI 2) (minus:SI (match_operand:SI 1 \"register_operand\" \"\")\n \t\t\t     (match_dup 3)))\n-   (set (reg:SI 6) (match_operand:SI 6 \"immediate_operand\" \"i\"))\n+   (set (reg:SI 6) (match_operand:SI 6 \"immediate_operand\" \"\"))\n    (use (reg:SI 2))\n    (use (reg:SI 3))\n    (use (match_dup 5))\n@@ -2164,7 +2164,7 @@\n ;; Add with carry insns.\n \n (define_insn \"\"\n-  [(parallel [(set (match_operand:SI 0 \"reg_or_0_operand\" \"r\")\n+  [(parallel [(set (match_operand:SI 0 \"reg_or_0_operand\" \"=r\")\n \t\t   (plus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"rO\")\n \t\t\t    (match_operand:SI 2 \"reg_or_0_operand\" \"rO\")))\n \t      (set (reg:CC 0)\n@@ -2180,7 +2180,7 @@\n   \"addu.co %#r0,%r0,%r1\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"reg_or_0_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"reg_or_0_operand\" \"=r\")\n \t(plus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"rO\")\n \t\t (unspec:SI [(match_operand:SI 2 \"reg_or_0_operand\" \"rO\")\n \t\t\t     (reg:CC 0)] 0)))]\n@@ -2284,7 +2284,7 @@\n ;; Subtract with carry insns.\n \n (define_insn \"\"\n-  [(parallel [(set (match_operand:SI 0 \"reg_or_0_operand\" \"r\")\n+  [(parallel [(set (match_operand:SI 0 \"reg_or_0_operand\" \"=r\")\n \t\t   (minus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"rO\")\n \t\t\t     (match_operand:SI 2 \"reg_or_0_operand\" \"rO\")))\n \t      (set (reg:CC 0)\n@@ -2300,7 +2300,7 @@\n   \"subu.co %#r0,%r0,%r1\")\n \n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"reg_or_0_operand\" \"r\")\n+  [(set (match_operand:SI 0 \"reg_or_0_operand\" \"=r\")\n \t(minus:SI (match_operand:SI 1 \"reg_or_0_operand\" \"rO\")\n \t\t  (unspec:SI [(match_operand:SI 2 \"reg_or_0_operand\" \"rO\")\n \t\t\t      (reg:CC 0)] 1)))]"}]}