/*
  XTulator: A portable, open-source 8086 PC emulator.
  Copyright (C)2025 Mike Chambers

  This program is free software; you can redistribute it and/or
  modify it under the terms of the GNU General Public License
  as published by the Free Software Foundation; either version 2
  of the License, or (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with this program; if not, write to the Free Software
  Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.
*/

/*
	Intel 8237 DMA controller
*/

#include "../config.h"
#include <stdint.h>
#include <stdio.h>
#include <memory.h>
#include "i8237.h"
#include "../cpu/cpu.h"
#include "../memory.h"
#include "../ports.h"
#include "../timing.h"
#include "../debuglog.h"

void i8237_reset(I8237_t* i8237) {
	//memset(i8237, 0, sizeof(I8237_t));
	i8237->flipflop = 0;
	i8237->flipflop2 = 0;
	i8237->memtomem = 0;
	i8237->tempreg = 0;
	for (int i = 0; i < 4; i++) {
		i8237->chan[i].masked = 1;
		i8237->chan[i].page = 0;
	}
}

void i8237_writeport(I8237_t* i8237, uint16_t addr, uint8_t value) {
	uint8_t ch;
	uint16_t add = 0;
	uint8_t* useflipflop;
#ifdef DEBUG_DMA
	debug_log(DEBUG_DETAIL, "[DMA] Write port 0x%X: %X\n", addr, value);
#endif

	switch (addr) {
	case 0: case 1: case 2: case 3: case 4: case 5: case 6: case 7:
	case 0xC0: case 0xC2: case 0xC4: case 0xC6: case 0xC8: case 0xCA: case 0xCC: case 0xCE:
		useflipflop = &i8237->flipflop;
		if ((addr >= 0xC0) && (addr < 0xCF)) {
			useflipflop = &i8237->flipflop2;
			add = 4;
			addr >>= 1;
		}
		ch = ((addr >> 1) & 3) + add;
		if (addr & 0x01) { //write terminal count
			if (*useflipflop) {
				i8237->chan[ch].count = (i8237->chan[ch].count & 0x00FF) | ((uint16_t)value << 8);
			}
			else {
				i8237->chan[ch].count = (i8237->chan[ch].count & 0xFF00) | (uint16_t)value;
			}
			i8237->chan[ch].reloadcount = i8237->chan[ch].count;
		}
		else {
			if (*useflipflop) {
				i8237->chan[ch].addr = (i8237->chan[ch].addr & 0x00FF) | ((uint16_t)value << 8);
			}
			else {
				i8237->chan[ch].addr = (i8237->chan[ch].addr & 0xFF00) | (uint16_t)value;
			}
			i8237->chan[ch].reloadaddr = i8237->chan[ch].addr;
#ifdef DEBUG_DMA
			debug_log(DEBUG_DETAIL, "[DMA] Channel %u addr set to %08X\r\n", ch, i8237->chan[ch].addr);
#endif
		}
		*useflipflop ^= 1;
		break;
	case 0x08: //DMA channel 0-3 command register
		i8237->memtomem = value & 1;
		break;
	case 0x09: //DMA request register
		i8237->chan[value & 3].dreq = (value >> 2) & 1;
		break;
	case 0x0A: //DMA channel 0-3 mask register
		i8237->chan[value & 3].masked = (value >> 2) & 1;
		break;
	case 0x0B: //DMA channel 0-3 mode register
		i8237->chan[value & 3].operation = (value >> 2) & 3;
		i8237->chan[value & 3].mode = (value >> 6) & 3;
		i8237->chan[value & 3].autoinit = (value >> 4) & 1;
		i8237->chan[value & 3].addrinc = (value & 0x20) ? 0xFFFFFFFF : 0x00000001;
		break;
	case 0x0C: //clear byte pointer flip flop
		i8237->flipflop = 0;
		break;
	case 0x0D: //DMA master clear
		i8237_reset(i8237);
		i8237->flipflop = 0;
		break;
	case 0x0F: //DMA write mask register
		i8237->chan[0].masked = value & 1;
		i8237->chan[1].masked = (value >> 1) & 1;
		i8237->chan[2].masked = (value >> 2) & 1;
		i8237->chan[3].masked = (value >> 3) & 1;
		break;

	case 0xD0: //DMA channel 4-7 command register
		i8237->memtomem = value & 1;
		break;
	case 0xD2: //DMA request register
		i8237->chan[4 + (value & 3)].dreq = (value >> 2) & 1;
		break;
	case 0xD4: //DMA channel 4-7 mask register
		i8237->chan[4 + (value & 3)].masked = (value >> 2) & 1;
		break;
	case 0xD6: //DMA channel 4-7 mode register
		i8237->chan[4 + (value & 3)].operation = (value >> 2) & 3;
		i8237->chan[4 + (value & 3)].mode = (value >> 6) & 3;
		i8237->chan[4 + (value & 3)].autoinit = (value >> 4) & 1;
		i8237->chan[4 + (value & 3)].addrinc = (value & 0x20) ? 0xFFFFFFFF : 0x00000001;
		break;
	case 0xD8: //clear byte pointer flip flop
		i8237->flipflop2 = 0;
		break;
	case 0xDA: //DMA master clear
		i8237_reset(i8237);
		i8237->flipflop2 = 0;
		break;
	case 0xDE: //DMA write mask register
		i8237->chan[4].masked = value & 1;
		i8237->chan[5].masked = (value >> 1) & 1;
		i8237->chan[6].masked = (value >> 2) & 1;
		i8237->chan[7].masked = (value >> 3) & 1;
		break;

	}
}

void i8237_writepage(I8237_t* i8237, uint16_t addr, uint8_t value) {
	uint8_t ch;
#ifdef DEBUG_DMA
	debug_log(DEBUG_DETAIL, "[DMA] Write port 0x%X: %X\n", addr, value);
#endif
	i8237->savepageval[addr - 0x80] = value;
	switch (addr) {
	case 0x87:
		ch = 0;
		break;
	case 0x83:
		ch = 1;
		break;
	case 0x81:
		ch = 2;
		break;
	case 0x82:
		ch = 3;
		break;
	case 0x8F:
		ch = 4;
		break;
	case 0x8B:
		ch = 5;
		break;
	case 0x89:
		ch = 6;
		break;
	case 0x8A:
		ch = 7;
		break;
	default:
		return;
	}
	i8237->chan[ch].page = (uint32_t)value << 16;
#ifdef DEBUG_DMA
	debug_log(DEBUG_DETAIL, "[DMA] Channel %u page set to %08X\r\n", ch, i8237->chan[ch].page);
#endif
}

uint8_t i8237_readport(I8237_t* i8237, uint16_t addr) {
	uint8_t ch, ret = 0xFF;
	uint16_t add = 0;
	uint8_t* useflipflop;

	switch (addr) {
	case 0: case 1: case 2: case 3: case 4: case 5: case 6: case 7:
	case 0xC0: case 0xC2: case 0xC4: case 0xC6: case 0xC8: case 0xCA: case 0xCC: case 0xCE:
		useflipflop = &i8237->flipflop;
		if ((addr >= 0xC0) && (addr < 0xCF)) {
			useflipflop = &i8237->flipflop2;
			add = 4;
			addr >>= 1;
		}
		ch = ((addr >> 1) & 3) + add;
		if (addr & 1) { //count
			if (*useflipflop) {
				ret = (uint8_t)(i8237->chan[ch].count >> 8); //TODO: or give back the reload??
			}
			else {
				ret = (uint8_t)i8237->chan[ch].count; //TODO: or give back the reload??
			}
		}
		else { //address
			//printf("%04X\r\n", i8237->chan[ch].addr);
			if (*useflipflop) {
				ret = (uint8_t)(i8237->chan[ch].addr >> 8);
			}
			else {
				ret = (uint8_t)i8237->chan[ch].addr;
			}
		}
		*useflipflop ^= 1;
		break;
	case 0x08: //status register
		ret = 0;
		for (int i = 0; i < 4; i++) {
			if (i8237->chan[i].terminal) {
				ret |= (1 << i);
				i8237->chan[i].terminal = 0; // Clear after reading
			}
			if (i8237->chan[i].dreq) {
				ret |= (1 << (i + 4));
			}
		}
		break;
	case 0xD0: //status register controller 2
		ret = 0;
		for (int i = 0; i < 4; i++) {
			if (i8237->chan[4 + i].terminal) {
				ret |= (1 << i);
				i8237->chan[4 + i].terminal = 0; // Clear after reading
			}
			if (i8237->chan[4 + i].dreq) {
				ret |= (1 << (i + 4));
			}
		}

	}

#ifdef DEBUG_DMA
	debug_log(DEBUG_DETAIL, "[DMA] Read port 0x%X = 0x%02X\n", addr, ret);
#endif
	return ret;
}

uint8_t i8237_readpage(I8237_t* i8237, uint16_t addr) {
	uint8_t ch = 0xFF;
	uint8_t ret;

	switch (addr) {
	case 0x87:
		ch = 0;
		break;
	case 0x83:
		ch = 1;
		break;
	case 0x81:
		ch = 2;
		break;
	case 0x82:
		ch = 3;
		break;
	case 0x8F:
		ch = 4;
		break;
	case 0x8B:
		ch = 5;
		break;
	case 0x89:
		ch = 6;
		break;
	case 0x8A:
		ch = 7;
		break;
	}
	/*if (ch != 0xFF) {
		ret = (uint8_t)(i8237->chan[ch].page >> 16);
	}
	else {*/
		ret = i8237->savepageval[addr - 0x80];
	//}

#ifdef DEBUG_DMA
	debug_log(DEBUG_DETAIL, "[DMA] Read port 0x%X = 0x%02X\n", addr, ret);
#endif

	return ret;
}

uint8_t i8237_read(I8237_t* i8237, uint8_t ch) {
	uint8_t ret = 0xFF;

	//TODO: fix commented out stuff
	//if (i8237->chan[ch].enable && !i8237->chan[ch].terminal) {
	ret = cpu_read(i8237->cpu, i8237->chan[ch].page + i8237->chan[ch].addr);
	i8237->chan[ch].addr += i8237->chan[ch].addrinc;
	i8237->chan[ch].count--;
	if (i8237->chan[ch].count == 0xFFFF) {
		if (i8237->chan[ch].autoinit) {
			i8237->chan[ch].count = i8237->chan[ch].reloadcount;
			i8237->chan[ch].addr = i8237->chan[ch].reloadaddr;
			i8237->chan[ch].terminal = 0;
		}
		else {
			i8237->chan[ch].terminal = 1;
		}
	}
	//}

	return ret;
}

void i8237_write(I8237_t* i8237, uint8_t ch, uint8_t value) {
	//TODO: fix commented out stuff
	//if (i8237->chan[ch].enable && !i8237->chan[ch].terminal) {
	cpu_write(i8237->cpu, i8237->chan[ch].page + i8237->chan[ch].addr, value);
	printf("Write to %05X\r\n", i8237->chan[ch].page + i8237->chan[ch].addr);
	i8237->chan[ch].addr += i8237->chan[ch].addrinc;
	i8237->chan[ch].count--;
	if (i8237->chan[ch].count == 0xFFFF) {
		if (i8237->chan[ch].autoinit) {
			i8237->chan[ch].count = i8237->chan[ch].reloadcount;
			i8237->chan[ch].addr = i8237->chan[ch].reloadaddr;
			i8237->chan[ch].terminal = 0;
		}
		else {
			i8237->chan[ch].terminal = 1;
		}
	}
}

void i8237_init(I8237_t* i8237, CPU_t* cpu) {
	i8237_reset(i8237);
	i8237->cpu = cpu;

	ports_cbRegister(0x00, 16, (void*)i8237_readport, NULL, (void*)i8237_writeport, NULL, i8237);
	ports_cbRegister(0xC0, 32, (void*)i8237_readport, NULL, (void*)i8237_writeport, NULL, i8237);
	ports_cbRegister(0x81, 15, (void*)i8237_readpage, NULL, (void*)i8237_writepage, NULL, i8237);
}
