Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 20:59:08 2025
| Host         : Vincent_TB14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file D:/Application/Xilinx/Vitis_HLS/2024.2/bin/denoise_pynq/build/overlay/timing.rpt
| Design       : audio_system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.881        0.000                      0                54063        0.020        0.000                      0                54063        3.750        0.000                       0                 19235  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.881        0.000                      0                53800        0.020        0.000                      0                53800        3.750        0.000                       0                 19235  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.918        0.000                      0                  263        0.566        0.000                      0                  263  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 0.580ns (6.584%)  route 8.230ns (93.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          8.230    11.659    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_rst_n
    SLICE_X44Y5          LUT6 (Prop_lut6_I0_O)        0.124    11.783 r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/ap_enable_reg_pp0_iter1_i_1/O
                         net (fo=1, routed)           0.000    11.783    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg_1
    SLICE_X44Y5          FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.494    12.674    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_clk
    SLICE_X44Y5          FDRE                                         r  audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg/C
                         clock pessimism              0.115    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)        0.029    12.663    audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/swap_complex_ap_fixed_16_1_5_3_0_U0/swap_complex_ap_fixed_16_1_5_3_0_1_U0/swap_complex_ap_fixed_16_1_5_3_0_2_U0/streamingDataCommutor_complex_ap_fixed_16_1_5_3_0_2_U0/ap_enable_reg_pp0_iter1_reg
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.596     0.932    <hidden>
    SLICE_X19Y47         FDCE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141     1.073 r  <hidden>
                         net (fo=10, routed)          0.092     1.165    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.866     1.232    <hidden>
    SLICE_X18Y47         RAMD32                                       r  <hidden>
                         clock pessimism             -0.287     0.945    
    SLICE_X18Y47         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.145    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y17   audio_system_i/fft_top_0/inst/fft_ssr_fft_params_complex_ap_fixed_16_1_5_3_0_U0/grp_innerFFT_1024_2_999999_2_0_0_0_complex_complex_complex_complex_s_fu_320/fftStage_8_U0/fftStageKernelS2S_8_U0/real2_reg_954_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X10Y33  audio_system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.580ns (9.069%)  route 5.816ns (90.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.679     2.973    audio_system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y74         FDRE                                         r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  audio_system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=89, routed)          0.840     4.269    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/ap_rst_n
    SLICE_X33Y72         LUT1 (Prop_lut1_I0_O)        0.124     4.393 f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_spectral_subtract_fu_262/flow_control_loop_pipe_sequential_init_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=440, routed)         4.975     9.369    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/AR[0]
    SLICE_X56Y98         FDCE                                         f  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       1.538    12.717    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/ap_clk
    SLICE_X56Y98         FDCE                                         r  audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]/C
                         clock pessimism              0.129    12.846    
                         clock uncertainty           -0.154    12.692    
    SLICE_X56Y98         FDCE (Recov_fdce_C_CLR)     -0.405    12.287    audio_system_i/denoise_top_0/inst/Block_entry_frame_counter_wr_proc_U0/grp_noise_estimation_accumulate_fu_246/i_fu_84_reg[0]
  -------------------------------------------------------------------
                         required time                         12.287    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  2.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.227ns (42.448%)  route 0.308ns (57.552%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.595     0.931    <hidden>
    SLICE_X19Y45         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDPE (Prop_fdpe_C_Q)         0.128     1.059 f  <hidden>
                         net (fo=3, routed)           0.124     1.182    <hidden>
    SLICE_X19Y46         LUT3 (Prop_lut3_I2_O)        0.099     1.281 f  <hidden>
                         net (fo=32, routed)          0.184     1.465    <hidden>
    SLICE_X20Y45         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  audio_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    audio_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  audio_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=19236, routed)       0.864     1.230    <hidden>
    SLICE_X20Y45         FDCE                                         r  <hidden>
                         clock pessimism             -0.263     0.967    
    SLICE_X20Y45         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.566    





