ARM GAS  /tmp/ccQg7vBI.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.weak	HAL_RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_RCC_DeInit:
  27              	.LFB126:
  28              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @file    stm32f4xx_hal_rcc.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SRAM, Flash and JTAG.
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Once the device started from reset, the user application has to:
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
ARM GAS  /tmp/ccQg7vBI.s 			page 2


  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### RCC Limitations #####
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ==============================================================================
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       from/to registers.
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           after the clock enable bit is set on the hardware register
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       Implemented Workaround:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   @endverbatim
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @attention
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * are permitted provided that the following conditions are met:
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer.
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      this list of conditions and the following disclaimer in the documentation
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      and/or other materials provided with the distribution.
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      may be used to endorse or promote products derived from this software
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *      without specific prior written permission.
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   ******************************************************************************
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #include "stm32f4xx_hal.h"
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup STM32F4xx_HAL_Driver
ARM GAS  /tmp/ccQg7vBI.s 			page 3


  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC RCC
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief RCC HAL module driver
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @addtogroup RCC_Private_Constants
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_GPIO_PORT         GPIOC
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #define MCO2_PIN               GPIO_PIN_9
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /* Private functions ---------------------------------------------------------*/
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *  @{
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief    Initialization and Configuration functions
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        and APB2).
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the PLL as System clock source.
ARM GAS  /tmp/ccQg7vBI.s 			page 4


 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source.
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              through the PLL as System clock source. Can be used also as RTC clock source.
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****            (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                 the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              and if a HSE clock failure occurs(HSE used directly or through PLL as System
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock source), the System clocks automatically switched to HSI and an interrupt
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              (Non-Maskable Interrupt) exception vector.
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PA8 pin.
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              clock (through a configurable prescaler) on PC9 pin.
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..] System, AHB and APB busses clocks configuration
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              HSE and PLL.
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              The AHB clock (HCLK) is derived from System clock through configurable
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              prescaler and used to clock the CPU, memory and peripherals mapped
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              from AHB clock through configurable prescalers and used to clock
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the peripherals mapped on these busses. You can use
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 84 MHz and PCLK1 42 MHz.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****          (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              PCLK2 100 MHz and PCLK1 50 MHz.
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              Depending on the device voltage range, the maximum frequency should
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****              be adapted accordingly (refer to the product datasheets for more details).
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
ARM GAS  /tmp/ccQg7vBI.s 			page 5


 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - HSE and PLL OFF
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - All interrupts disabled
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function doesn't modify the configuration of the
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - Peripheral clocks
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  29              		.loc 1 219 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
  34              		.loc 1 220 3 view .LVU1
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
  35              		.loc 1 221 1 is_stmt 0 view .LVU2
  36 0000 0020     		movs	r0, #0
  37 0002 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE126:
  41              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
  42              		.align	1
  43              		.weak	HAL_RCC_OscConfig
  44              		.syntax unified
  45              		.thumb
  46              		.thumb_func
  47              		.fpu fpv4-sp-d16
  49              	HAL_RCC_OscConfig:
  50              	.LVL0:
  51              	.LFB127:
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to LSE Off
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         supported by this API. User should request a transition to HSE Off
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HAL status
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
ARM GAS  /tmp/ccQg7vBI.s 			page 6


 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
  52              		.loc 1 238 1 is_stmt 1 view -0
  53              		.cfi_startproc
  54              		@ args = 0, pretend = 0, frame = 8
  55              		@ frame_needed = 0, uses_anonymous_args = 0
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  56              		.loc 1 239 3 view .LVU4
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
  57              		.loc 1 242 3 view .LVU5
  58              		.loc 1 242 5 is_stmt 0 view .LVU6
  59 0000 0028     		cmp	r0, #0
  60 0002 00F0BA81 		beq	.L51
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
  61              		.loc 1 238 1 view .LVU7
  62 0006 70B5     		push	{r4, r5, r6, lr}
  63              	.LCFI0:
  64              		.cfi_def_cfa_offset 16
  65              		.cfi_offset 4, -16
  66              		.cfi_offset 5, -12
  67              		.cfi_offset 6, -8
  68              		.cfi_offset 14, -4
  69 0008 82B0     		sub	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 24
  72 000a 0446     		mov	r4, r0
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  73              		.loc 1 248 3 is_stmt 1 view .LVU8
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  74              		.loc 1 250 3 view .LVU9
  75              		.loc 1 250 25 is_stmt 0 view .LVU10
  76 000c 0368     		ldr	r3, [r0]
  77              		.loc 1 250 5 view .LVU11
  78 000e 13F0010F 		tst	r3, #1
  79 0012 3BD0     		beq	.L4
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
  80              		.loc 1 253 5 is_stmt 1 view .LVU12
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not dis
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
  81              		.loc 1 255 5 view .LVU13
  82              		.loc 1 255 9 is_stmt 0 view .LVU14
  83 0014 9F4B     		ldr	r3, .L87
  84 0016 9B68     		ldr	r3, [r3, #8]
  85 0018 03F00C03 		and	r3, r3, #12
  86              		.loc 1 255 7 view .LVU15
  87 001c 042B     		cmp	r3, #4
  88 001e 2CD0     		beq	.L5
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
ARM GAS  /tmp/ccQg7vBI.s 			page 7


  89              		.loc 1 256 9 discriminator 1 view .LVU16
  90 0020 9C4B     		ldr	r3, .L87
  91 0022 9B68     		ldr	r3, [r3, #8]
  92 0024 03F00C03 		and	r3, r3, #12
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
  93              		.loc 1 255 60 discriminator 1 view .LVU17
  94 0028 082B     		cmp	r3, #8
  95 002a 21D0     		beq	.L73
  96              	.L6:
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
  97              		.loc 1 266 7 is_stmt 1 view .LVU18
  98              		.loc 1 266 7 view .LVU19
  99 002c 6368     		ldr	r3, [r4, #4]
 100 002e B3F5803F 		cmp	r3, #65536
 101 0032 4FD0     		beq	.L74
 102              		.loc 1 266 7 discriminator 2 view .LVU20
 103 0034 B3F5A02F 		cmp	r3, #327680
 104 0038 52D0     		beq	.L75
 105              		.loc 1 266 7 discriminator 5 view .LVU21
 106 003a 964B     		ldr	r3, .L87
 107 003c 1A68     		ldr	r2, [r3]
 108 003e 22F48032 		bic	r2, r2, #65536
 109 0042 1A60     		str	r2, [r3]
 110              		.loc 1 266 7 discriminator 5 view .LVU22
 111 0044 1A68     		ldr	r2, [r3]
 112 0046 22F48022 		bic	r2, r2, #262144
 113 004a 1A60     		str	r2, [r3]
 114              	.L8:
 115              		.loc 1 266 7 discriminator 7 view .LVU23
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE State */
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 116              		.loc 1 269 7 discriminator 7 view .LVU24
 117              		.loc 1 269 28 is_stmt 0 discriminator 7 view .LVU25
 118 004c 6368     		ldr	r3, [r4, #4]
 119              		.loc 1 269 9 discriminator 7 view .LVU26
 120 004e 002B     		cmp	r3, #0
 121 0050 50D0     		beq	.L10
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 122              		.loc 1 272 9 is_stmt 1 view .LVU27
 123              		.loc 1 272 21 is_stmt 0 view .LVU28
 124 0052 FFF7FEFF 		bl	HAL_GetTick
 125              	.LVL1:
 126              		.loc 1 272 21 view .LVU29
 127 0056 0546     		mov	r5, r0
 128              	.LVL2:
ARM GAS  /tmp/ccQg7vBI.s 			page 8


 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is ready */
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 129              		.loc 1 275 9 is_stmt 1 view .LVU30
 130              	.L11:
 131              		.loc 1 275 51 view .LVU31
 132              		.loc 1 275 15 is_stmt 0 view .LVU32
 133 0058 8E4B     		ldr	r3, .L87
 134 005a 1B68     		ldr	r3, [r3]
 135              		.loc 1 275 51 view .LVU33
 136 005c 13F4003F 		tst	r3, #131072
 137 0060 14D1     		bne	.L4
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 138              		.loc 1 277 11 is_stmt 1 view .LVU34
 139              		.loc 1 277 15 is_stmt 0 view .LVU35
 140 0062 FFF7FEFF 		bl	HAL_GetTick
 141              	.LVL3:
 142              		.loc 1 277 29 view .LVU36
 143 0066 401B     		subs	r0, r0, r5
 144              		.loc 1 277 13 view .LVU37
 145 0068 6428     		cmp	r0, #100
 146 006a F5D9     		bls	.L11
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 147              		.loc 1 279 20 view .LVU38
 148 006c 0320     		movs	r0, #3
 149 006e 8BE1     		b	.L3
 150              	.LVL4:
 151              	.L73:
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 152              		.loc 1 256 68 view .LVU39
 153 0070 884B     		ldr	r3, .L87
 154 0072 5B68     		ldr	r3, [r3, #4]
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 155              		.loc 1 256 60 view .LVU40
 156 0074 13F4800F 		tst	r3, #4194304
 157 0078 D8D0     		beq	.L6
 158              	.L5:
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 159              		.loc 1 258 7 is_stmt 1 view .LVU41
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 160              		.loc 1 258 11 is_stmt 0 view .LVU42
 161 007a 864B     		ldr	r3, .L87
 162 007c 1B68     		ldr	r3, [r3]
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 163              		.loc 1 258 9 view .LVU43
 164 007e 13F4003F 		tst	r3, #131072
 165 0082 03D0     		beq	.L4
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 166              		.loc 1 258 78 discriminator 1 view .LVU44
 167 0084 6368     		ldr	r3, [r4, #4]
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 168              		.loc 1 258 57 discriminator 1 view .LVU45
 169 0086 002B     		cmp	r3, #0
 170 0088 00F07981 		beq	.L76
 171              	.LVL5:
ARM GAS  /tmp/ccQg7vBI.s 			page 9


 172              	.L4:
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSE is bypassed or disabled */
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 173              		.loc 1 300 3 is_stmt 1 view .LVU46
 174              		.loc 1 300 25 is_stmt 0 view .LVU47
 175 008c 2368     		ldr	r3, [r4]
 176              		.loc 1 300 5 view .LVU48
 177 008e 13F0020F 		tst	r3, #2
 178 0092 54D0     		beq	.L15
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 179              		.loc 1 303 5 is_stmt 1 view .LVU49
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 180              		.loc 1 304 5 view .LVU50
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 181              		.loc 1 307 5 view .LVU51
 182              		.loc 1 307 9 is_stmt 0 view .LVU52
 183 0094 7F4B     		ldr	r3, .L87
 184 0096 9B68     		ldr	r3, [r3, #8]
 185              		.loc 1 307 7 view .LVU53
 186 0098 13F00C0F 		tst	r3, #12
 187 009c 3ED0     		beq	.L16
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 188              		.loc 1 308 9 discriminator 1 view .LVU54
 189 009e 7D4B     		ldr	r3, .L87
 190 00a0 9B68     		ldr	r3, [r3, #8]
 191 00a2 03F00C03 		and	r3, r3, #12
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) 
 192              		.loc 1 307 60 discriminator 1 view .LVU55
 193 00a6 082B     		cmp	r3, #8
 194 00a8 33D0     		beq	.L77
 195              	.L17:
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
ARM GAS  /tmp/ccQg7vBI.s 			page 10


 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI State */
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 196              		.loc 1 325 7 is_stmt 1 view .LVU56
 197              		.loc 1 325 28 is_stmt 0 view .LVU57
 198 00aa E368     		ldr	r3, [r4, #12]
 199              		.loc 1 325 9 view .LVU58
 200 00ac 002B     		cmp	r3, #0
 201 00ae 68D0     		beq	.L19
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 202              		.loc 1 328 9 is_stmt 1 view .LVU59
 203 00b0 794B     		ldr	r3, .L87+4
 204 00b2 0122     		movs	r2, #1
 205 00b4 1A60     		str	r2, [r3]
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 206              		.loc 1 331 9 view .LVU60
 207              		.loc 1 331 21 is_stmt 0 view .LVU61
 208 00b6 FFF7FEFF 		bl	HAL_GetTick
 209              	.LVL6:
 210 00ba 0546     		mov	r5, r0
 211              	.LVL7:
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 212              		.loc 1 334 9 is_stmt 1 view .LVU62
 213              	.L20:
 214              		.loc 1 334 51 view .LVU63
 215              		.loc 1 334 15 is_stmt 0 view .LVU64
 216 00bc 754B     		ldr	r3, .L87
 217 00be 1B68     		ldr	r3, [r3]
 218              		.loc 1 334 51 view .LVU65
 219 00c0 13F0020F 		tst	r3, #2
 220 00c4 54D1     		bne	.L78
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 221              		.loc 1 336 11 is_stmt 1 view .LVU66
 222              		.loc 1 336 15 is_stmt 0 view .LVU67
 223 00c6 FFF7FEFF 		bl	HAL_GetTick
 224              	.LVL8:
 225              		.loc 1 336 29 view .LVU68
 226 00ca 401B     		subs	r0, r0, r5
 227              		.loc 1 336 13 view .LVU69
ARM GAS  /tmp/ccQg7vBI.s 			page 11


 228 00cc 0228     		cmp	r0, #2
 229 00ce F5D9     		bls	.L20
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 230              		.loc 1 338 20 view .LVU70
 231 00d0 0320     		movs	r0, #3
 232 00d2 59E1     		b	.L3
 233              	.LVL9:
 234              	.L74:
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 235              		.loc 1 266 7 is_stmt 1 discriminator 1 view .LVU71
 236 00d4 6F4A     		ldr	r2, .L87
 237 00d6 1368     		ldr	r3, [r2]
 238 00d8 43F48033 		orr	r3, r3, #65536
 239 00dc 1360     		str	r3, [r2]
 240 00de B5E7     		b	.L8
 241              	.L75:
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 242              		.loc 1 266 7 discriminator 4 view .LVU72
 243 00e0 6C4B     		ldr	r3, .L87
 244 00e2 1A68     		ldr	r2, [r3]
 245 00e4 42F48022 		orr	r2, r2, #262144
 246 00e8 1A60     		str	r2, [r3]
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 247              		.loc 1 266 7 discriminator 4 view .LVU73
 248 00ea 1A68     		ldr	r2, [r3]
 249 00ec 42F48032 		orr	r2, r2, #65536
 250 00f0 1A60     		str	r2, [r3]
 251 00f2 ABE7     		b	.L8
 252              	.L10:
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 253              		.loc 1 286 9 view .LVU74
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 254              		.loc 1 286 21 is_stmt 0 view .LVU75
 255 00f4 FFF7FEFF 		bl	HAL_GetTick
 256              	.LVL10:
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 257              		.loc 1 286 21 view .LVU76
 258 00f8 0546     		mov	r5, r0
 259              	.LVL11:
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 260              		.loc 1 289 9 is_stmt 1 view .LVU77
 261              	.L13:
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 262              		.loc 1 289 51 view .LVU78
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 263              		.loc 1 289 15 is_stmt 0 view .LVU79
 264 00fa 664B     		ldr	r3, .L87
 265 00fc 1B68     		ldr	r3, [r3]
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 266              		.loc 1 289 51 view .LVU80
 267 00fe 13F4003F 		tst	r3, #131072
 268 0102 C3D0     		beq	.L4
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 269              		.loc 1 291 11 is_stmt 1 view .LVU81
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 270              		.loc 1 291 15 is_stmt 0 view .LVU82
ARM GAS  /tmp/ccQg7vBI.s 			page 12


 271 0104 FFF7FEFF 		bl	HAL_GetTick
 272              	.LVL12:
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 273              		.loc 1 291 29 view .LVU83
 274 0108 401B     		subs	r0, r0, r5
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 275              		.loc 1 291 13 view .LVU84
 276 010a 6428     		cmp	r0, #100
 277 010c F5D9     		bls	.L13
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 278              		.loc 1 293 20 view .LVU85
 279 010e 0320     		movs	r0, #3
 280 0110 3AE1     		b	.L3
 281              	.LVL13:
 282              	.L77:
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 283              		.loc 1 308 68 view .LVU86
 284 0112 604B     		ldr	r3, .L87
 285 0114 5B68     		ldr	r3, [r3, #4]
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 286              		.loc 1 308 60 view .LVU87
 287 0116 13F4800F 		tst	r3, #4194304
 288 011a C6D1     		bne	.L17
 289              	.L16:
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 290              		.loc 1 311 7 is_stmt 1 view .LVU88
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 291              		.loc 1 311 11 is_stmt 0 view .LVU89
 292 011c 5D4B     		ldr	r3, .L87
 293 011e 1B68     		ldr	r3, [r3]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 294              		.loc 1 311 9 view .LVU90
 295 0120 13F0020F 		tst	r3, #2
 296 0124 03D0     		beq	.L18
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 297              		.loc 1 311 78 discriminator 1 view .LVU91
 298 0126 E368     		ldr	r3, [r4, #12]
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 299              		.loc 1 311 57 discriminator 1 view .LVU92
 300 0128 012B     		cmp	r3, #1
 301 012a 40F02A81 		bne	.L55
 302              	.L18:
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 303              		.loc 1 319 9 is_stmt 1 view .LVU93
 304 012e 594A     		ldr	r2, .L87
 305 0130 1368     		ldr	r3, [r2]
 306 0132 23F0F803 		bic	r3, r3, #248
 307 0136 2169     		ldr	r1, [r4, #16]
 308 0138 43EAC103 		orr	r3, r3, r1, lsl #3
 309 013c 1360     		str	r3, [r2]
 310              	.L15:
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
ARM GAS  /tmp/ccQg7vBI.s 			page 13


 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick*/
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till HSI is ready */
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 311              		.loc 1 365 3 view .LVU94
 312              		.loc 1 365 25 is_stmt 0 view .LVU95
 313 013e 2368     		ldr	r3, [r4]
 314              		.loc 1 365 5 view .LVU96
 315 0140 13F0080F 		tst	r3, #8
 316 0144 42D0     		beq	.L24
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 317              		.loc 1 368 5 is_stmt 1 view .LVU97
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSI State */
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 318              		.loc 1 371 5 view .LVU98
 319              		.loc 1 371 26 is_stmt 0 view .LVU99
 320 0146 6369     		ldr	r3, [r4, #20]
 321              		.loc 1 371 7 view .LVU100
 322 0148 6BB3     		cbz	r3, .L25
 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 323              		.loc 1 374 7 is_stmt 1 view .LVU101
 324 014a 534B     		ldr	r3, .L87+4
 325 014c 0122     		movs	r2, #1
 326 014e C3F8802E 		str	r2, [r3, #3712]
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 327              		.loc 1 377 7 view .LVU102
 328              		.loc 1 377 19 is_stmt 0 view .LVU103
 329 0152 FFF7FEFF 		bl	HAL_GetTick
 330              	.LVL14:
 331 0156 0546     		mov	r5, r0
 332              	.LVL15:
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
ARM GAS  /tmp/ccQg7vBI.s 			page 14


 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 333              		.loc 1 380 7 is_stmt 1 view .LVU104
 334              	.L26:
 335              		.loc 1 380 49 view .LVU105
 336              		.loc 1 380 13 is_stmt 0 view .LVU106
 337 0158 4E4B     		ldr	r3, .L87
 338 015a 5B6F     		ldr	r3, [r3, #116]
 339              		.loc 1 380 49 view .LVU107
 340 015c 13F0020F 		tst	r3, #2
 341 0160 34D1     		bne	.L24
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 342              		.loc 1 382 9 is_stmt 1 view .LVU108
 343              		.loc 1 382 13 is_stmt 0 view .LVU109
 344 0162 FFF7FEFF 		bl	HAL_GetTick
 345              	.LVL16:
 346              		.loc 1 382 27 view .LVU110
 347 0166 401B     		subs	r0, r0, r5
 348              		.loc 1 382 11 view .LVU111
 349 0168 0228     		cmp	r0, #2
 350 016a F5D9     		bls	.L26
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 351              		.loc 1 384 18 view .LVU112
 352 016c 0320     		movs	r0, #3
 353 016e 0BE1     		b	.L3
 354              	.L78:
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 355              		.loc 1 343 9 is_stmt 1 view .LVU113
 356 0170 484A     		ldr	r2, .L87
 357 0172 1368     		ldr	r3, [r2]
 358 0174 23F0F803 		bic	r3, r3, #248
 359 0178 2169     		ldr	r1, [r4, #16]
 360 017a 43EAC103 		orr	r3, r3, r1, lsl #3
 361 017e 1360     		str	r3, [r2]
 362 0180 DDE7     		b	.L15
 363              	.LVL17:
 364              	.L19:
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 365              		.loc 1 348 9 view .LVU114
 366 0182 454B     		ldr	r3, .L87+4
 367 0184 0022     		movs	r2, #0
 368 0186 1A60     		str	r2, [r3]
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 369              		.loc 1 351 9 view .LVU115
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 370              		.loc 1 351 21 is_stmt 0 view .LVU116
 371 0188 FFF7FEFF 		bl	HAL_GetTick
 372              	.LVL18:
 373 018c 0546     		mov	r5, r0
 374              	.LVL19:
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 375              		.loc 1 354 9 is_stmt 1 view .LVU117
 376              	.L22:
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 377              		.loc 1 354 51 view .LVU118
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccQg7vBI.s 			page 15


 378              		.loc 1 354 15 is_stmt 0 view .LVU119
 379 018e 414B     		ldr	r3, .L87
 380 0190 1B68     		ldr	r3, [r3]
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 381              		.loc 1 354 51 view .LVU120
 382 0192 13F0020F 		tst	r3, #2
 383 0196 D2D0     		beq	.L15
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 384              		.loc 1 356 11 is_stmt 1 view .LVU121
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 385              		.loc 1 356 15 is_stmt 0 view .LVU122
 386 0198 FFF7FEFF 		bl	HAL_GetTick
 387              	.LVL20:
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 388              		.loc 1 356 29 view .LVU123
 389 019c 401B     		subs	r0, r0, r5
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 390              		.loc 1 356 13 view .LVU124
 391 019e 0228     		cmp	r0, #2
 392 01a0 F5D9     		bls	.L22
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 393              		.loc 1 358 20 view .LVU125
 394 01a2 0320     		movs	r0, #3
 395 01a4 F0E0     		b	.L3
 396              	.LVL21:
 397              	.L25:
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 398              		.loc 1 391 7 is_stmt 1 view .LVU126
 399 01a6 3C4B     		ldr	r3, .L87+4
 400 01a8 0022     		movs	r2, #0
 401 01aa C3F8802E 		str	r2, [r3, #3712]
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 402              		.loc 1 394 7 view .LVU127
 403              		.loc 1 394 19 is_stmt 0 view .LVU128
 404 01ae FFF7FEFF 		bl	HAL_GetTick
 405              	.LVL22:
 406 01b2 0546     		mov	r5, r0
 407              	.LVL23:
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSI is ready */
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 408              		.loc 1 397 7 is_stmt 1 view .LVU129
 409              	.L28:
 410              		.loc 1 397 49 view .LVU130
 411              		.loc 1 397 13 is_stmt 0 view .LVU131
 412 01b4 374B     		ldr	r3, .L87
 413 01b6 5B6F     		ldr	r3, [r3, #116]
 414              		.loc 1 397 49 view .LVU132
 415 01b8 13F0020F 		tst	r3, #2
ARM GAS  /tmp/ccQg7vBI.s 			page 16


 416 01bc 06D0     		beq	.L24
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 417              		.loc 1 399 9 is_stmt 1 view .LVU133
 418              		.loc 1 399 13 is_stmt 0 view .LVU134
 419 01be FFF7FEFF 		bl	HAL_GetTick
 420              	.LVL24:
 421              		.loc 1 399 27 view .LVU135
 422 01c2 401B     		subs	r0, r0, r5
 423              		.loc 1 399 11 view .LVU136
 424 01c4 0228     		cmp	r0, #2
 425 01c6 F5D9     		bls	.L28
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 426              		.loc 1 401 18 view .LVU137
 427 01c8 0320     		movs	r0, #3
 428 01ca DDE0     		b	.L3
 429              	.LVL25:
 430              	.L24:
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 431              		.loc 1 407 3 is_stmt 1 view .LVU138
 432              		.loc 1 407 25 is_stmt 0 view .LVU139
 433 01cc 2368     		ldr	r3, [r4]
 434              		.loc 1 407 5 view .LVU140
 435 01ce 13F0040F 		tst	r3, #4
 436 01d2 77D0     		beq	.L30
 437              	.LBB2:
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 438              		.loc 1 409 5 is_stmt 1 view .LVU141
 439              	.LVL26:
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the parameters */
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 440              		.loc 1 412 5 view .LVU142
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 441              		.loc 1 416 5 view .LVU143
 442              		.loc 1 416 8 is_stmt 0 view .LVU144
 443 01d4 2F4B     		ldr	r3, .L87
 444 01d6 1B6C     		ldr	r3, [r3, #64]
 445              		.loc 1 416 7 view .LVU145
 446 01d8 13F0805F 		tst	r3, #268435456
 447 01dc 33D1     		bne	.L60
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 448              		.loc 1 418 7 is_stmt 1 view .LVU146
 449              	.LBB3:
 450              		.loc 1 418 7 view .LVU147
 451 01de 0023     		movs	r3, #0
ARM GAS  /tmp/ccQg7vBI.s 			page 17


 452 01e0 0193     		str	r3, [sp, #4]
 453              		.loc 1 418 7 view .LVU148
 454 01e2 2C4B     		ldr	r3, .L87
 455 01e4 1A6C     		ldr	r2, [r3, #64]
 456 01e6 42F08052 		orr	r2, r2, #268435456
 457 01ea 1A64     		str	r2, [r3, #64]
 458              		.loc 1 418 7 view .LVU149
 459 01ec 1B6C     		ldr	r3, [r3, #64]
 460 01ee 03F08053 		and	r3, r3, #268435456
 461 01f2 0193     		str	r3, [sp, #4]
 462              		.loc 1 418 7 view .LVU150
 463 01f4 019B     		ldr	r3, [sp, #4]
 464              	.LBE3:
 465              		.loc 1 418 7 view .LVU151
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pwrclkchanged = SET;
 466              		.loc 1 419 7 view .LVU152
 467              	.LVL27:
 468              		.loc 1 419 21 is_stmt 0 view .LVU153
 469 01f6 0125     		movs	r5, #1
 470              	.LVL28:
 471              	.L31:
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 472              		.loc 1 422 5 is_stmt 1 view .LVU154
 473              		.loc 1 422 8 is_stmt 0 view .LVU155
 474 01f8 284B     		ldr	r3, .L87+8
 475 01fa 1B68     		ldr	r3, [r3]
 476              		.loc 1 422 7 view .LVU156
 477 01fc 13F4807F 		tst	r3, #256
 478 0200 23D0     		beq	.L79
 479              	.L32:
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 480              		.loc 1 440 5 is_stmt 1 view .LVU157
 481              		.loc 1 440 5 view .LVU158
 482 0202 A368     		ldr	r3, [r4, #8]
 483 0204 012B     		cmp	r3, #1
 484 0206 34D0     		beq	.L80
 485              		.loc 1 440 5 discriminator 2 view .LVU159
 486 0208 052B     		cmp	r3, #5
ARM GAS  /tmp/ccQg7vBI.s 			page 18


 487 020a 38D0     		beq	.L81
 488              		.loc 1 440 5 discriminator 5 view .LVU160
 489 020c 214B     		ldr	r3, .L87
 490 020e 1A6F     		ldr	r2, [r3, #112]
 491 0210 22F00102 		bic	r2, r2, #1
 492 0214 1A67     		str	r2, [r3, #112]
 493              		.loc 1 440 5 discriminator 5 view .LVU161
 494 0216 1A6F     		ldr	r2, [r3, #112]
 495 0218 22F00402 		bic	r2, r2, #4
 496 021c 1A67     		str	r2, [r3, #112]
 497              	.L36:
 498              		.loc 1 440 5 discriminator 7 view .LVU162
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 499              		.loc 1 442 5 discriminator 7 view .LVU163
 500              		.loc 1 442 26 is_stmt 0 discriminator 7 view .LVU164
 501 021e A368     		ldr	r3, [r4, #8]
 502              		.loc 1 442 7 discriminator 7 view .LVU165
 503 0220 002B     		cmp	r3, #0
 504 0222 3DD0     		beq	.L38
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick*/
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 505              		.loc 1 445 7 is_stmt 1 view .LVU166
 506              		.loc 1 445 19 is_stmt 0 view .LVU167
 507 0224 FFF7FEFF 		bl	HAL_GetTick
 508              	.LVL29:
 509 0228 0646     		mov	r6, r0
 510              	.LVL30:
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 511              		.loc 1 448 7 is_stmt 1 view .LVU168
 512              	.L39:
 513              		.loc 1 448 49 view .LVU169
 514              		.loc 1 448 13 is_stmt 0 view .LVU170
 515 022a 1A4B     		ldr	r3, .L87
 516 022c 1B6F     		ldr	r3, [r3, #112]
 517              		.loc 1 448 49 view .LVU171
 518 022e 13F0020F 		tst	r3, #2
 519 0232 46D1     		bne	.L41
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 520              		.loc 1 450 9 is_stmt 1 view .LVU172
 521              		.loc 1 450 13 is_stmt 0 view .LVU173
 522 0234 FFF7FEFF 		bl	HAL_GetTick
 523              	.LVL31:
 524              		.loc 1 450 27 view .LVU174
 525 0238 801B     		subs	r0, r0, r6
 526              		.loc 1 450 11 view .LVU175
 527 023a 41F28833 		movw	r3, #5000
 528 023e 9842     		cmp	r0, r3
 529 0240 F3D9     		bls	.L39
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 530              		.loc 1 452 18 view .LVU176
 531 0242 0320     		movs	r0, #3
ARM GAS  /tmp/ccQg7vBI.s 			page 19


 532 0244 A0E0     		b	.L3
 533              	.LVL32:
 534              	.L60:
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 535              		.loc 1 409 22 view .LVU177
 536 0246 0025     		movs	r5, #0
 537 0248 D6E7     		b	.L31
 538              	.LVL33:
 539              	.L79:
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 540              		.loc 1 425 7 is_stmt 1 view .LVU178
 541 024a 144A     		ldr	r2, .L87+8
 542 024c 1368     		ldr	r3, [r2]
 543 024e 43F48073 		orr	r3, r3, #256
 544 0252 1360     		str	r3, [r2]
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 545              		.loc 1 428 7 view .LVU179
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 546              		.loc 1 428 19 is_stmt 0 view .LVU180
 547 0254 FFF7FEFF 		bl	HAL_GetTick
 548              	.LVL34:
 549 0258 0646     		mov	r6, r0
 550              	.LVL35:
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 551              		.loc 1 430 7 is_stmt 1 view .LVU181
 552              	.L33:
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 553              		.loc 1 430 13 view .LVU182
 554 025a 104B     		ldr	r3, .L87+8
 555 025c 1B68     		ldr	r3, [r3]
 556 025e 13F4807F 		tst	r3, #256
 557 0262 CED1     		bne	.L32
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 558              		.loc 1 432 9 view .LVU183
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 559              		.loc 1 432 13 is_stmt 0 view .LVU184
 560 0264 FFF7FEFF 		bl	HAL_GetTick
 561              	.LVL36:
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 562              		.loc 1 432 27 view .LVU185
 563 0268 801B     		subs	r0, r0, r6
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 564              		.loc 1 432 11 view .LVU186
 565 026a 0228     		cmp	r0, #2
 566 026c F5D9     		bls	.L33
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 567              		.loc 1 434 18 view .LVU187
 568 026e 0320     		movs	r0, #3
 569 0270 8AE0     		b	.L3
 570              	.LVL37:
 571              	.L80:
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 572              		.loc 1 440 5 is_stmt 1 discriminator 1 view .LVU188
 573 0272 084A     		ldr	r2, .L87
 574 0274 136F     		ldr	r3, [r2, #112]
 575 0276 43F00103 		orr	r3, r3, #1
 576 027a 1367     		str	r3, [r2, #112]
ARM GAS  /tmp/ccQg7vBI.s 			page 20


 577 027c CFE7     		b	.L36
 578              	.L81:
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 579              		.loc 1 440 5 discriminator 4 view .LVU189
 580 027e 054B     		ldr	r3, .L87
 581 0280 1A6F     		ldr	r2, [r3, #112]
 582 0282 42F00402 		orr	r2, r2, #4
 583 0286 1A67     		str	r2, [r3, #112]
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check the LSE State */
 584              		.loc 1 440 5 discriminator 4 view .LVU190
 585 0288 1A6F     		ldr	r2, [r3, #112]
 586 028a 42F00102 		orr	r2, r2, #1
 587 028e 1A67     		str	r2, [r3, #112]
 588 0290 C5E7     		b	.L36
 589              	.L88:
 590 0292 00BF     		.align	2
 591              	.L87:
 592 0294 00380240 		.word	1073887232
 593 0298 00004742 		.word	1111949312
 594 029c 00700040 		.word	1073770496
 595              	.L38:
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Get Start Tick */
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 596              		.loc 1 459 7 view .LVU191
 597              		.loc 1 459 19 is_stmt 0 view .LVU192
 598 02a0 FFF7FEFF 		bl	HAL_GetTick
 599              	.LVL38:
 600 02a4 0646     		mov	r6, r0
 601              	.LVL39:
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Wait till LSE is ready */
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 602              		.loc 1 462 7 is_stmt 1 view .LVU193
 603              	.L42:
 604              		.loc 1 462 49 view .LVU194
 605              		.loc 1 462 13 is_stmt 0 view .LVU195
 606 02a6 3A4B     		ldr	r3, .L89
 607 02a8 1B6F     		ldr	r3, [r3, #112]
 608              		.loc 1 462 49 view .LVU196
 609 02aa 13F0020F 		tst	r3, #2
 610 02ae 08D0     		beq	.L41
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 611              		.loc 1 464 9 is_stmt 1 view .LVU197
 612              		.loc 1 464 13 is_stmt 0 view .LVU198
 613 02b0 FFF7FEFF 		bl	HAL_GetTick
 614              	.LVL40:
 615              		.loc 1 464 27 view .LVU199
 616 02b4 801B     		subs	r0, r0, r6
 617              		.loc 1 464 11 view .LVU200
 618 02b6 41F28833 		movw	r3, #5000
 619 02ba 9842     		cmp	r0, r3
ARM GAS  /tmp/ccQg7vBI.s 			page 21


 620 02bc F3D9     		bls	.L42
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           return HAL_TIMEOUT;
 621              		.loc 1 466 18 view .LVU201
 622 02be 0320     		movs	r0, #3
 623 02c0 62E0     		b	.L3
 624              	.L41:
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Restore clock configuration if changed */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 625              		.loc 1 472 5 is_stmt 1 view .LVU202
 626              		.loc 1 472 7 is_stmt 0 view .LVU203
 627 02c2 E5B9     		cbnz	r5, .L82
 628              	.LVL41:
 629              	.L30:
 630              		.loc 1 472 7 view .LVU204
 631              	.LBE2:
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 632              		.loc 1 479 3 is_stmt 1 view .LVU205
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 633              		.loc 1 480 3 view .LVU206
 634              		.loc 1 480 30 is_stmt 0 view .LVU207
 635 02c4 A369     		ldr	r3, [r4, #24]
 636              		.loc 1 480 6 view .LVU208
 637 02c6 002B     		cmp	r3, #0
 638 02c8 5DD0     		beq	.L64
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 639              		.loc 1 483 5 is_stmt 1 view .LVU209
 640              		.loc 1 483 8 is_stmt 0 view .LVU210
 641 02ca 314A     		ldr	r2, .L89
 642 02cc 9268     		ldr	r2, [r2, #8]
 643 02ce 02F00C02 		and	r2, r2, #12
 644              		.loc 1 483 7 view .LVU211
 645 02d2 082A     		cmp	r2, #8
 646 02d4 5AD0     		beq	.L65
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 647              		.loc 1 485 7 is_stmt 1 view .LVU212
 648              		.loc 1 485 9 is_stmt 0 view .LVU213
 649 02d6 022B     		cmp	r3, #2
 650 02d8 17D0     		beq	.L83
 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Check the parameters */
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
ARM GAS  /tmp/ccQg7vBI.s 			page 22


 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Configure the main PLL clock source, multiplication and division factors. */
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                  
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Po
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Enable the main PLL. */
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Disable the main PLL. */
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 651              		.loc 1 533 9 is_stmt 1 view .LVU214
 652 02da 2E4B     		ldr	r3, .L89+4
 653 02dc 0022     		movs	r2, #0
 654 02de 1A66     		str	r2, [r3, #96]
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Get Start Tick */
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 655              		.loc 1 536 9 view .LVU215
 656              		.loc 1 536 21 is_stmt 0 view .LVU216
 657 02e0 FFF7FEFF 		bl	HAL_GetTick
 658              	.LVL42:
 659 02e4 0446     		mov	r4, r0
 660              	.LVL43:
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccQg7vBI.s 			page 23


 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* Wait till PLL is ready */
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 661              		.loc 1 539 9 is_stmt 1 view .LVU217
 662              	.L49:
 663              		.loc 1 539 51 view .LVU218
 664              		.loc 1 539 15 is_stmt 0 view .LVU219
 665 02e6 2A4B     		ldr	r3, .L89
 666 02e8 1B68     		ldr	r3, [r3]
 667              		.loc 1 539 51 view .LVU220
 668 02ea 13F0007F 		tst	r3, #33554432
 669 02ee 42D0     		beq	.L84
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 670              		.loc 1 541 11 is_stmt 1 view .LVU221
 671              		.loc 1 541 15 is_stmt 0 view .LVU222
 672 02f0 FFF7FEFF 		bl	HAL_GetTick
 673              	.LVL44:
 674              		.loc 1 541 29 view .LVU223
 675 02f4 001B     		subs	r0, r0, r4
 676              		.loc 1 541 13 view .LVU224
 677 02f6 0228     		cmp	r0, #2
 678 02f8 F5D9     		bls	.L49
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             return HAL_TIMEOUT;
 679              		.loc 1 543 20 view .LVU225
 680 02fa 0320     		movs	r0, #3
 681 02fc 44E0     		b	.L3
 682              	.LVL45:
 683              	.L82:
 684              	.LBB4:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 685              		.loc 1 474 7 is_stmt 1 view .LVU226
 686 02fe 244A     		ldr	r2, .L89
 687 0300 136C     		ldr	r3, [r2, #64]
 688 0302 23F08053 		bic	r3, r3, #268435456
 689 0306 1364     		str	r3, [r2, #64]
 690 0308 DCE7     		b	.L30
 691              	.LVL46:
 692              	.L83:
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 693              		.loc 1 474 7 is_stmt 0 view .LVU227
 694              	.LBE4:
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 695              		.loc 1 488 9 is_stmt 1 view .LVU228
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 696              		.loc 1 489 9 view .LVU229
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 697              		.loc 1 490 9 view .LVU230
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 698              		.loc 1 491 9 view .LVU231
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 699              		.loc 1 492 9 view .LVU232
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 700              		.loc 1 495 9 view .LVU233
 701 030a 224B     		ldr	r3, .L89+4
 702 030c 0022     		movs	r2, #0
 703 030e 1A66     		str	r2, [r3, #96]
ARM GAS  /tmp/ccQg7vBI.s 			page 24


 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 704              		.loc 1 498 9 view .LVU234
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 705              		.loc 1 498 21 is_stmt 0 view .LVU235
 706 0310 FFF7FEFF 		bl	HAL_GetTick
 707              	.LVL47:
 708 0314 0546     		mov	r5, r0
 709              	.LVL48:
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 710              		.loc 1 501 9 is_stmt 1 view .LVU236
 711              	.L45:
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 712              		.loc 1 501 51 view .LVU237
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 713              		.loc 1 501 15 is_stmt 0 view .LVU238
 714 0316 1E4B     		ldr	r3, .L89
 715 0318 1B68     		ldr	r3, [r3]
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 716              		.loc 1 501 51 view .LVU239
 717 031a 13F0007F 		tst	r3, #33554432
 718 031e 06D0     		beq	.L85
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 719              		.loc 1 503 11 is_stmt 1 view .LVU240
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 720              		.loc 1 503 15 is_stmt 0 view .LVU241
 721 0320 FFF7FEFF 		bl	HAL_GetTick
 722              	.LVL49:
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 723              		.loc 1 503 29 view .LVU242
 724 0324 401B     		subs	r0, r0, r5
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 725              		.loc 1 503 13 view .LVU243
 726 0326 0228     		cmp	r0, #2
 727 0328 F5D9     		bls	.L45
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 728              		.loc 1 505 20 view .LVU244
 729 032a 0320     		movs	r0, #3
 730 032c 2CE0     		b	.L3
 731              	.L85:
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                                  RCC_OscInitStruct->PLL.PLLM                                       
 732              		.loc 1 510 9 is_stmt 1 view .LVU245
 733 032e E369     		ldr	r3, [r4, #28]
 734 0330 226A     		ldr	r2, [r4, #32]
 735 0332 1343     		orrs	r3, r3, r2
 736 0334 626A     		ldr	r2, [r4, #36]
 737 0336 43EA8213 		orr	r3, r3, r2, lsl #6
 738 033a A26A     		ldr	r2, [r4, #40]
 739 033c 5208     		lsrs	r2, r2, #1
 740 033e 013A     		subs	r2, r2, #1
 741 0340 43EA0243 		orr	r3, r3, r2, lsl #16
 742 0344 E26A     		ldr	r2, [r4, #44]
 743 0346 43EA0263 		orr	r3, r3, r2, lsl #24
 744 034a 114A     		ldr	r2, .L89
 745 034c 5360     		str	r3, [r2, #4]
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 746              		.loc 1 516 9 view .LVU246
 747 034e 114B     		ldr	r3, .L89+4
ARM GAS  /tmp/ccQg7vBI.s 			page 25


 748 0350 0122     		movs	r2, #1
 749 0352 1A66     		str	r2, [r3, #96]
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 750              		.loc 1 519 9 view .LVU247
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 751              		.loc 1 519 21 is_stmt 0 view .LVU248
 752 0354 FFF7FEFF 		bl	HAL_GetTick
 753              	.LVL50:
 754 0358 0446     		mov	r4, r0
 755              	.LVL51:
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 756              		.loc 1 522 9 is_stmt 1 view .LVU249
 757              	.L47:
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 758              		.loc 1 522 51 view .LVU250
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 759              		.loc 1 522 15 is_stmt 0 view .LVU251
 760 035a 0D4B     		ldr	r3, .L89
 761 035c 1B68     		ldr	r3, [r3]
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         {
 762              		.loc 1 522 51 view .LVU252
 763 035e 13F0007F 		tst	r3, #33554432
 764 0362 06D1     		bne	.L86
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 765              		.loc 1 524 11 is_stmt 1 view .LVU253
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 766              		.loc 1 524 15 is_stmt 0 view .LVU254
 767 0364 FFF7FEFF 		bl	HAL_GetTick
 768              	.LVL52:
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 769              		.loc 1 524 29 view .LVU255
 770 0368 001B     		subs	r0, r0, r4
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           {
 771              		.loc 1 524 13 view .LVU256
 772 036a 0228     		cmp	r0, #2
 773 036c F5D9     		bls	.L47
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 774              		.loc 1 526 20 view .LVU257
 775 036e 0320     		movs	r0, #3
 776 0370 0AE0     		b	.L3
 777              	.L86:
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****           }
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         }
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 778              		.loc 1 553 10 view .LVU258
 779 0372 0020     		movs	r0, #0
 780 0374 08E0     		b	.L3
 781              	.L84:
 782              		.loc 1 553 10 view .LVU259
 783 0376 0020     		movs	r0, #0
ARM GAS  /tmp/ccQg7vBI.s 			page 26


 784 0378 06E0     		b	.L3
 785              	.LVL53:
 786              	.L51:
 787              	.LCFI2:
 788              		.cfi_def_cfa_offset 0
 789              		.cfi_restore 4
 790              		.cfi_restore 5
 791              		.cfi_restore 6
 792              		.cfi_restore 14
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 793              		.loc 1 244 12 view .LVU260
 794 037a 0120     		movs	r0, #1
 795              	.LVL54:
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 796              		.loc 1 554 1 view .LVU261
 797 037c 7047     		bx	lr
 798              	.LVL55:
 799              	.L76:
 800              	.LCFI3:
 801              		.cfi_def_cfa_offset 24
 802              		.cfi_offset 4, -16
 803              		.cfi_offset 5, -12
 804              		.cfi_offset 6, -8
 805              		.cfi_offset 14, -4
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 806              		.loc 1 260 16 view .LVU262
 807 037e 0120     		movs	r0, #1
 808              	.LVL56:
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 809              		.loc 1 260 16 view .LVU263
 810 0380 02E0     		b	.L3
 811              	.L55:
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 812              		.loc 1 313 16 view .LVU264
 813 0382 0120     		movs	r0, #1
 814 0384 00E0     		b	.L3
 815              	.L64:
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 816              		.loc 1 553 10 view .LVU265
 817 0386 0020     		movs	r0, #0
 818              	.LVL57:
 819              	.L3:
 820              		.loc 1 554 1 view .LVU266
 821 0388 02B0     		add	sp, sp, #8
 822              	.LCFI4:
 823              		.cfi_remember_state
 824              		.cfi_def_cfa_offset 16
 825              		@ sp needed
 826 038a 70BD     		pop	{r4, r5, r6, pc}
 827              	.LVL58:
 828              	.L65:
 829              	.LCFI5:
 830              		.cfi_restore_state
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 831              		.loc 1 550 14 view .LVU267
 832 038c 0120     		movs	r0, #1
 833 038e FBE7     		b	.L3
ARM GAS  /tmp/ccQg7vBI.s 			page 27


 834              	.L90:
 835              		.align	2
 836              	.L89:
 837 0390 00380240 		.word	1073887232
 838 0394 00004742 		.word	1111949312
 839              		.cfi_endproc
 840              	.LFE127:
 842              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 843              		.align	1
 844              		.global	HAL_RCC_MCOConfig
 845              		.syntax unified
 846              		.thumb
 847              		.thumb_func
 848              		.fpu fpv4-sp-d16
 850              	HAL_RCC_MCOConfig:
 851              	.LVL59:
 852              	.LFB129:
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  FLatency FLASH Latency, this parameter depend on device selected
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked).
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         (for more details refer to section above "Initialization/de-initialization functions")
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check Null pointer */
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     return HAL_ERROR;
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccQg7vBI.s 			page 28


 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     must be correctly programmed according to the frequency of the CPU clock
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     (HCLK) and the supply voltage of the device. */
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        a non-spec phase whatever we decrease or increase HCLK. */
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSE ready flag */
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the PLL ready flag */
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
ARM GAS  /tmp/ccQg7vBI.s 			page 29


 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     else
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* Check the HSI ready flag */
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_ERROR;
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Get Start Tick */
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         return HAL_TIMEOUT;
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****      /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       return HAL_ERROR;
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
ARM GAS  /tmp/ccQg7vBI.s 			page 30


 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings */
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   HAL_InitTick (TICK_INT_PRIORITY);
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return HAL_OK;
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @}
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *  @brief   RCC clocks control functions
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  *
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @verbatim
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****                       ##### Peripheral Control functions #####
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****  ===============================================================================
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     [..]
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     frequencies.
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** @endverbatim
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @{
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   PA8/PC9 should be configured in alternate function mode.
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCOx prescaler.
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_1: no division applied to MCOx clock
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
ARM GAS  /tmp/ccQg7vBI.s 			page 31


 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 853              		.loc 1 766 1 is_stmt 1 view -0
 854              		.cfi_startproc
 855              		@ args = 0, pretend = 0, frame = 32
 856              		@ frame_needed = 0, uses_anonymous_args = 0
 857              		.loc 1 766 1 is_stmt 0 view .LVU269
 858 0000 70B5     		push	{r4, r5, r6, lr}
 859              	.LCFI6:
 860              		.cfi_def_cfa_offset 16
 861              		.cfi_offset 4, -16
 862              		.cfi_offset 5, -12
 863              		.cfi_offset 6, -8
 864              		.cfi_offset 14, -4
 865 0002 88B0     		sub	sp, sp, #32
 866              	.LCFI7:
 867              		.cfi_def_cfa_offset 48
 868 0004 0C46     		mov	r4, r1
 869 0006 1546     		mov	r5, r2
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 870              		.loc 1 767 3 is_stmt 1 view .LVU270
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check the parameters */
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 871              		.loc 1 769 3 view .LVU271
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
 872              		.loc 1 770 3 view .LVU272
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* RCC_MCO1 */
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(RCC_MCOx == RCC_MCO1)
 873              		.loc 1 772 3 view .LVU273
 874              		.loc 1 772 5 is_stmt 0 view .LVU274
 875 0008 00BB     		cbnz	r0, .L92
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 876              		.loc 1 774 5 is_stmt 1 view .LVU275
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO1 Clock Enable */
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO1_CLK_ENABLE();
 877              		.loc 1 777 5 view .LVU276
 878              	.LBB5:
 879              		.loc 1 777 5 view .LVU277
 880 000a 0023     		movs	r3, #0
 881 000c 0193     		str	r3, [sp, #4]
 882              		.loc 1 777 5 view .LVU278
 883 000e 204E     		ldr	r6, .L95
 884 0010 326B     		ldr	r2, [r6, #48]
 885              	.LVL60:
 886              		.loc 1 777 5 is_stmt 0 view .LVU279
 887 0012 42F00102 		orr	r2, r2, #1
 888 0016 3263     		str	r2, [r6, #48]
 889              		.loc 1 777 5 is_stmt 1 view .LVU280
 890 0018 326B     		ldr	r2, [r6, #48]
 891 001a 02F00102 		and	r2, r2, #1
 892 001e 0192     		str	r2, [sp, #4]
 893              		.loc 1 777 5 view .LVU281
 894 0020 019A     		ldr	r2, [sp, #4]
 895              	.LBE5:
 896              		.loc 1 777 5 view .LVU282
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccQg7vBI.s 			page 32


 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO1 pin in alternate function mode */
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO1_PIN;
 897              		.loc 1 780 5 view .LVU283
 898              		.loc 1 780 25 is_stmt 0 view .LVU284
 899 0022 4FF48072 		mov	r2, #256
 900 0026 0392     		str	r2, [sp, #12]
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 901              		.loc 1 781 5 is_stmt 1 view .LVU285
 902              		.loc 1 781 26 is_stmt 0 view .LVU286
 903 0028 0222     		movs	r2, #2
 904 002a 0492     		str	r2, [sp, #16]
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 905              		.loc 1 782 5 is_stmt 1 view .LVU287
 906              		.loc 1 782 27 is_stmt 0 view .LVU288
 907 002c 0322     		movs	r2, #3
 908 002e 0692     		str	r2, [sp, #24]
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 909              		.loc 1 783 5 is_stmt 1 view .LVU289
 910              		.loc 1 783 26 is_stmt 0 view .LVU290
 911 0030 0593     		str	r3, [sp, #20]
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 912              		.loc 1 784 5 is_stmt 1 view .LVU291
 913              		.loc 1 784 31 is_stmt 0 view .LVU292
 914 0032 0793     		str	r3, [sp, #28]
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 915              		.loc 1 785 5 is_stmt 1 view .LVU293
 916 0034 03A9     		add	r1, sp, #12
 917              	.LVL61:
 918              		.loc 1 785 5 is_stmt 0 view .LVU294
 919 0036 1748     		ldr	r0, .L95+4
 920              	.LVL62:
 921              		.loc 1 785 5 view .LVU295
 922 0038 FFF7FEFF 		bl	HAL_GPIO_Init
 923              	.LVL63:
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 924              		.loc 1 788 5 is_stmt 1 view .LVU296
 925 003c B368     		ldr	r3, [r6, #8]
 926 003e 23F0EC63 		bic	r3, r3, #123731968
 927 0042 2543     		orrs	r5, r5, r4
 928              	.LVL64:
 929              		.loc 1 788 5 is_stmt 0 view .LVU297
 930 0044 1D43     		orrs	r5, r5, r3
 931 0046 B560     		str	r5, [r6, #8]
 932              	.LVL65:
 933              	.L91:
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO1EN)
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO1_ENABLE();
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO1EN */
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2)
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
ARM GAS  /tmp/ccQg7vBI.s 			page 33


 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* MCO2 Clock Enable */
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __MCO2_CLK_ENABLE();
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Configure the MCO2 pin in alternate function mode */
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pin = MCO2_PIN;
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)))
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #if defined(RCC_CFGR_MCO2EN)
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_MCO2_ENABLE();
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2EN */
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** #endif /* RCC_CFGR_MCO2 */
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 934              		.loc 1 820 1 view .LVU298
 935 0048 08B0     		add	sp, sp, #32
 936              	.LCFI8:
 937              		.cfi_remember_state
 938              		.cfi_def_cfa_offset 16
 939              		@ sp needed
 940 004a 70BD     		pop	{r4, r5, r6, pc}
 941              	.LVL66:
 942              	.L92:
 943              	.LCFI9:
 944              		.cfi_restore_state
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 945              		.loc 1 798 5 is_stmt 1 view .LVU299
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 946              		.loc 1 801 5 view .LVU300
 947              	.LBB6:
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948              		.loc 1 801 5 view .LVU301
 949 004c 0023     		movs	r3, #0
 950 004e 0293     		str	r3, [sp, #8]
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 951              		.loc 1 801 5 view .LVU302
 952 0050 0F4E     		ldr	r6, .L95
 953 0052 326B     		ldr	r2, [r6, #48]
 954              	.LVL67:
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 955              		.loc 1 801 5 is_stmt 0 view .LVU303
 956 0054 42F00402 		orr	r2, r2, #4
 957 0058 3263     		str	r2, [r6, #48]
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 958              		.loc 1 801 5 is_stmt 1 view .LVU304
 959 005a 326B     		ldr	r2, [r6, #48]
 960 005c 02F00402 		and	r2, r2, #4
 961 0060 0292     		str	r2, [sp, #8]
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
ARM GAS  /tmp/ccQg7vBI.s 			page 34


 962              		.loc 1 801 5 view .LVU305
 963 0062 029A     		ldr	r2, [sp, #8]
 964              	.LBE6:
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 965              		.loc 1 801 5 view .LVU306
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 966              		.loc 1 804 5 view .LVU307
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 967              		.loc 1 804 25 is_stmt 0 view .LVU308
 968 0064 4FF40072 		mov	r2, #512
 969 0068 0392     		str	r2, [sp, #12]
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 970              		.loc 1 805 5 is_stmt 1 view .LVU309
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 971              		.loc 1 805 26 is_stmt 0 view .LVU310
 972 006a 0222     		movs	r2, #2
 973 006c 0492     		str	r2, [sp, #16]
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 974              		.loc 1 806 5 is_stmt 1 view .LVU311
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 975              		.loc 1 806 27 is_stmt 0 view .LVU312
 976 006e 0322     		movs	r2, #3
 977 0070 0692     		str	r2, [sp, #24]
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 978              		.loc 1 807 5 is_stmt 1 view .LVU313
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 979              		.loc 1 807 26 is_stmt 0 view .LVU314
 980 0072 0593     		str	r3, [sp, #20]
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 981              		.loc 1 808 5 is_stmt 1 view .LVU315
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 982              		.loc 1 808 31 is_stmt 0 view .LVU316
 983 0074 0793     		str	r3, [sp, #28]
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 984              		.loc 1 809 5 is_stmt 1 view .LVU317
 985 0076 03A9     		add	r1, sp, #12
 986              	.LVL68:
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 987              		.loc 1 809 5 is_stmt 0 view .LVU318
 988 0078 0748     		ldr	r0, .L95+8
 989              	.LVL69:
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 990              		.loc 1 809 5 view .LVU319
 991 007a FFF7FEFF 		bl	HAL_GPIO_Init
 992              	.LVL70:
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 993              		.loc 1 812 5 is_stmt 1 view .LVU320
 994 007e B368     		ldr	r3, [r6, #8]
 995 0080 23F07843 		bic	r3, r3, #-134217728
 996 0084 44EAC504 		orr	r4, r4, r5, lsl #3
 997              	.LVL71:
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998              		.loc 1 812 5 is_stmt 0 view .LVU321
 999 0088 1C43     		orrs	r4, r4, r3
 1000 008a B460     		str	r4, [r6, #8]
 1001              		.loc 1 820 1 view .LVU322
 1002 008c DCE7     		b	.L91
ARM GAS  /tmp/ccQg7vBI.s 			page 35


 1003              	.L96:
 1004 008e 00BF     		.align	2
 1005              	.L95:
 1006 0090 00380240 		.word	1073887232
 1007 0094 00000240 		.word	1073872896
 1008 0098 00080240 		.word	1073874944
 1009              		.cfi_endproc
 1010              	.LFE129:
 1012              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 1013              		.align	1
 1014              		.global	HAL_RCC_EnableCSS
 1015              		.syntax unified
 1016              		.thumb
 1017              		.thumb_func
 1018              		.fpu fpv4-sp-d16
 1020              	HAL_RCC_EnableCSS:
 1021              	.LFB130:
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1022              		.loc 1 832 1 is_stmt 1 view -0
 1023              		.cfi_startproc
 1024              		@ args = 0, pretend = 0, frame = 0
 1025              		@ frame_needed = 0, uses_anonymous_args = 0
 1026              		@ link register save eliminated.
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 1027              		.loc 1 833 3 view .LVU324
 1028              		.loc 1 833 38 is_stmt 0 view .LVU325
 1029 0000 014B     		ldr	r3, .L98
 1030 0002 0122     		movs	r2, #1
 1031 0004 DA64     		str	r2, [r3, #76]
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1032              		.loc 1 834 1 view .LVU326
 1033 0006 7047     		bx	lr
 1034              	.L99:
 1035              		.align	2
 1036              	.L98:
 1037 0008 00004742 		.word	1111949312
 1038              		.cfi_endproc
 1039              	.LFE130:
 1041              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 1042              		.align	1
 1043              		.global	HAL_RCC_DisableCSS
 1044              		.syntax unified
 1045              		.thumb
 1046              		.thumb_func
 1047              		.fpu fpv4-sp-d16
 1049              	HAL_RCC_DisableCSS:
ARM GAS  /tmp/ccQg7vBI.s 			page 36


 1050              	.LFB131:
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1051              		.loc 1 841 1 is_stmt 1 view -0
 1052              		.cfi_startproc
 1053              		@ args = 0, pretend = 0, frame = 0
 1054              		@ frame_needed = 0, uses_anonymous_args = 0
 1055              		@ link register save eliminated.
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 1056              		.loc 1 842 3 view .LVU328
 1057              		.loc 1 842 38 is_stmt 0 view .LVU329
 1058 0000 014B     		ldr	r3, .L101
 1059 0002 0022     		movs	r2, #0
 1060 0004 DA64     		str	r2, [r3, #76]
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1061              		.loc 1 843 1 view .LVU330
 1062 0006 7047     		bx	lr
 1063              	.L102:
 1064              		.align	2
 1065              	.L101:
 1066 0008 00004742 		.word	1111949312
 1067              		.cfi_endproc
 1068              	.LFE131:
 1070              		.global	__aeabi_uldivmod
 1071              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 1072              		.align	1
 1073              		.weak	HAL_RCC_GetSysClockFreq
 1074              		.syntax unified
 1075              		.thumb
 1076              		.thumb_func
 1077              		.fpu fpv4-sp-d16
 1079              	HAL_RCC_GetSysClockFreq:
 1080              	.LFB132:
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         constant and the selected clock source:
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *               in voltage and temperature.
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *                have wrong result.
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
ARM GAS  /tmp/ccQg7vBI.s 			page 37


 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         value for HSE crystal.
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval SYSCLK frequency
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak uint32_t HAL_RCC_GetSysClockFreq(void)
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1081              		.loc 1 876 1 is_stmt 1 view -0
 1082              		.cfi_startproc
 1083              		@ args = 0, pretend = 0, frame = 0
 1084              		@ frame_needed = 0, uses_anonymous_args = 0
 1085 0000 08B5     		push	{r3, lr}
 1086              	.LCFI10:
 1087              		.cfi_def_cfa_offset 8
 1088              		.cfi_offset 3, -8
 1089              		.cfi_offset 14, -4
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 1090              		.loc 1 877 3 view .LVU332
 1091              	.LVL72:
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 1092              		.loc 1 878 3 view .LVU333
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 1093              		.loc 1 881 3 view .LVU334
 1094              		.loc 1 881 14 is_stmt 0 view .LVU335
 1095 0002 334B     		ldr	r3, .L110
 1096 0004 9B68     		ldr	r3, [r3, #8]
 1097              		.loc 1 881 21 view .LVU336
 1098 0006 03F00C03 		and	r3, r3, #12
 1099              		.loc 1 881 3 view .LVU337
 1100 000a 042B     		cmp	r3, #4
 1101 000c 5BD0     		beq	.L107
 1102 000e 082B     		cmp	r3, #8
 1103 0010 5BD1     		bne	.L108
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****        break;
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       SYSCLK = PLL_VCO / PLLP */
ARM GAS  /tmp/ccQg7vBI.s 			page 38


 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 1104              		.loc 1 897 7 is_stmt 1 view .LVU338
 1105              		.loc 1 897 17 is_stmt 0 view .LVU339
 1106 0012 2F4B     		ldr	r3, .L110
 1107 0014 5A68     		ldr	r2, [r3, #4]
 1108              		.loc 1 897 12 view .LVU340
 1109 0016 02F03F02 		and	r2, r2, #63
 1110              	.LVL73:
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 1111              		.loc 1 898 7 is_stmt 1 view .LVU341
 1112              		.loc 1 898 10 is_stmt 0 view .LVU342
 1113 001a 5B68     		ldr	r3, [r3, #4]
 1114              		.loc 1 898 9 view .LVU343
 1115 001c 13F4800F 		tst	r3, #4194304
 1116 0020 2CD0     		beq	.L105
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSE used as PLL clock source */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 1117              		.loc 1 901 9 is_stmt 1 view .LVU344
 1118              		.loc 1 901 72 is_stmt 0 view .LVU345
 1119 0022 2B4B     		ldr	r3, .L110
 1120 0024 5868     		ldr	r0, [r3, #4]
 1121              		.loc 1 901 56 view .LVU346
 1122 0026 C0F38810 		ubfx	r0, r0, #6, #9
 1123              		.loc 1 901 53 view .LVU347
 1124 002a 4FEA401C 		lsl	ip, r0, #5
 1125 002e BCEB000C 		subs	ip, ip, r0
 1126 0032 6EEB0E0E 		sbc	lr, lr, lr
 1127 0036 4FEA8E13 		lsl	r3, lr, #6
 1128 003a 43EA9C63 		orr	r3, r3, ip, lsr #26
 1129 003e 4FEA8C11 		lsl	r1, ip, #6
 1130 0042 B1EB0C01 		subs	r1, r1, ip
 1131 0046 63EB0E03 		sbc	r3, r3, lr
 1132 004a DB00     		lsls	r3, r3, #3
 1133 004c 43EA5173 		orr	r3, r3, r1, lsr #29
 1134 0050 C900     		lsls	r1, r1, #3
 1135 0052 11EB000C 		adds	ip, r1, r0
 1136 0056 43F10003 		adc	r3, r3, #0
 1137 005a 5902     		lsls	r1, r3, #9
 1138              		.loc 1 901 130 view .LVU348
 1139 005c 0023     		movs	r3, #0
 1140 005e 4FEA4C20 		lsl	r0, ip, #9
 1141 0062 41EADC51 		orr	r1, r1, ip, lsr #23
 1142 0066 FFF7FEFF 		bl	__aeabi_uldivmod
 1143              	.LVL74:
 1144              	.L106:
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       else
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         /* HSI used as PLL clock source */
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****         pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 1145              		.loc 1 908 7 is_stmt 1 view .LVU349
 1146              		.loc 1 908 21 is_stmt 0 view .LVU350
 1147 006a 194B     		ldr	r3, .L110
 1148 006c 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccQg7vBI.s 			page 39


 1149              		.loc 1 908 51 view .LVU351
 1150 006e C3F30143 		ubfx	r3, r3, #16, #2
 1151              		.loc 1 908 76 view .LVU352
 1152 0072 0133     		adds	r3, r3, #1
 1153              		.loc 1 908 12 view .LVU353
 1154 0074 5B00     		lsls	r3, r3, #1
 1155              	.LVL75:
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = pllvco/pllp;
 1156              		.loc 1 910 7 is_stmt 1 view .LVU354
 1157              		.loc 1 910 20 is_stmt 0 view .LVU355
 1158 0076 B0FBF3F0 		udiv	r0, r0, r3
 1159              	.LVL76:
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1160              		.loc 1 911 7 is_stmt 1 view .LVU356
 1161 007a 27E0     		b	.L103
 1162              	.LVL77:
 1163              	.L105:
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1164              		.loc 1 906 9 view .LVU357
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1165              		.loc 1 906 72 is_stmt 0 view .LVU358
 1166 007c 144B     		ldr	r3, .L110
 1167 007e 5868     		ldr	r0, [r3, #4]
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1168              		.loc 1 906 56 view .LVU359
 1169 0080 C0F38810 		ubfx	r0, r0, #6, #9
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1170              		.loc 1 906 53 view .LVU360
 1171 0084 4FEA401C 		lsl	ip, r0, #5
 1172 0088 BCEB000C 		subs	ip, ip, r0
 1173 008c 6EEB0E0E 		sbc	lr, lr, lr
 1174 0090 4FEA8E13 		lsl	r3, lr, #6
 1175 0094 43EA9C63 		orr	r3, r3, ip, lsr #26
 1176 0098 4FEA8C11 		lsl	r1, ip, #6
 1177 009c B1EB0C01 		subs	r1, r1, ip
 1178 00a0 63EB0E03 		sbc	r3, r3, lr
 1179 00a4 DB00     		lsls	r3, r3, #3
 1180 00a6 43EA5173 		orr	r3, r3, r1, lsr #29
 1181 00aa C900     		lsls	r1, r1, #3
 1182 00ac 11EB000C 		adds	ip, r1, r0
 1183 00b0 43F10003 		adc	r3, r3, #0
 1184 00b4 9902     		lsls	r1, r3, #10
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1185              		.loc 1 906 130 view .LVU361
 1186 00b6 0023     		movs	r3, #0
 1187 00b8 4FEA8C20 		lsl	r0, ip, #10
 1188 00bc 41EA9C51 		orr	r1, r1, ip, lsr #22
 1189 00c0 FFF7FEFF 		bl	__aeabi_uldivmod
 1190              	.LVL78:
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1191              		.loc 1 906 130 view .LVU362
 1192 00c4 D1E7     		b	.L106
 1193              	.LVL79:
 1194              	.L107:
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 1195              		.loc 1 890 20 view .LVU363
ARM GAS  /tmp/ccQg7vBI.s 			page 40


 1196 00c6 0348     		ldr	r0, .L110+4
 1197 00c8 00E0     		b	.L103
 1198              	.L108:
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1199              		.loc 1 881 3 view .LVU364
 1200 00ca 0348     		ldr	r0, .L110+8
 1201              	.LVL80:
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     default:
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       break;
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return sysclockfreq;
 1202              		.loc 1 919 3 is_stmt 1 view .LVU365
 1203              	.L103:
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1204              		.loc 1 920 1 is_stmt 0 view .LVU366
 1205 00cc 08BD     		pop	{r3, pc}
 1206              	.L111:
 1207 00ce 00BF     		.align	2
 1208              	.L110:
 1209 00d0 00380240 		.word	1073887232
 1210 00d4 00127A00 		.word	8000000
 1211 00d8 0024F400 		.word	16000000
 1212              		.cfi_endproc
 1213              	.LFE132:
 1215              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1216              		.align	1
 1217              		.global	HAL_RCC_ClockConfig
 1218              		.syntax unified
 1219              		.thumb
 1220              		.thumb_func
 1221              		.fpu fpv4-sp-d16
 1223              	HAL_RCC_ClockConfig:
 1224              	.LVL81:
 1225              	.LFB128:
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1226              		.loc 1 582 1 is_stmt 1 view -0
 1227              		.cfi_startproc
 1228              		@ args = 0, pretend = 0, frame = 0
 1229              		@ frame_needed = 0, uses_anonymous_args = 0
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1230              		.loc 1 583 3 view .LVU368
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1231              		.loc 1 586 3 view .LVU369
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1232              		.loc 1 586 5 is_stmt 0 view .LVU370
 1233 0000 0028     		cmp	r0, #0
 1234 0002 00F09A80 		beq	.L127
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   uint32_t tickstart;
 1235              		.loc 1 582 1 view .LVU371
 1236 0006 70B5     		push	{r4, r5, r6, lr}
 1237              	.LCFI11:
 1238              		.cfi_def_cfa_offset 16
 1239              		.cfi_offset 4, -16
ARM GAS  /tmp/ccQg7vBI.s 			page 41


 1240              		.cfi_offset 5, -12
 1241              		.cfi_offset 6, -8
 1242              		.cfi_offset 14, -4
 1243 0008 0D46     		mov	r5, r1
 1244 000a 0446     		mov	r4, r0
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 1245              		.loc 1 592 3 is_stmt 1 view .LVU372
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1246              		.loc 1 593 3 view .LVU373
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1247              		.loc 1 600 3 view .LVU374
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1248              		.loc 1 600 17 is_stmt 0 view .LVU375
 1249 000c 4F4B     		ldr	r3, .L140
 1250 000e 1B68     		ldr	r3, [r3]
 1251 0010 03F00F03 		and	r3, r3, #15
 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1252              		.loc 1 600 5 view .LVU376
 1253 0014 8B42     		cmp	r3, r1
 1254 0016 08D2     		bcs	.L114
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1255              		.loc 1 603 5 is_stmt 1 view .LVU377
 1256 0018 CBB2     		uxtb	r3, r1
 1257 001a 4C4A     		ldr	r2, .L140
 1258 001c 1370     		strb	r3, [r2]
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1259              		.loc 1 607 5 view .LVU378
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1260              		.loc 1 607 8 is_stmt 0 view .LVU379
 1261 001e 1368     		ldr	r3, [r2]
 1262 0020 03F00F03 		and	r3, r3, #15
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1263              		.loc 1 607 7 view .LVU380
 1264 0024 8B42     		cmp	r3, r1
 1265 0026 40F08A80 		bne	.L128
 1266              	.L114:
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1267              		.loc 1 614 3 is_stmt 1 view .LVU381
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1268              		.loc 1 614 25 is_stmt 0 view .LVU382
 1269 002a 2368     		ldr	r3, [r4]
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1270              		.loc 1 614 5 view .LVU383
 1271 002c 13F0020F 		tst	r3, #2
 1272 0030 17D0     		beq	.L115
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1273              		.loc 1 618 5 is_stmt 1 view .LVU384
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1274              		.loc 1 618 7 is_stmt 0 view .LVU385
 1275 0032 13F0040F 		tst	r3, #4
 1276 0036 04D0     		beq	.L116
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1277              		.loc 1 620 7 is_stmt 1 view .LVU386
 1278 0038 454A     		ldr	r2, .L140+4
 1279 003a 9368     		ldr	r3, [r2, #8]
 1280 003c 43F4E053 		orr	r3, r3, #7168
 1281 0040 9360     		str	r3, [r2, #8]
ARM GAS  /tmp/ccQg7vBI.s 			page 42


 1282              	.L116:
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1283              		.loc 1 623 5 view .LVU387
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1284              		.loc 1 623 27 is_stmt 0 view .LVU388
 1285 0042 2368     		ldr	r3, [r4]
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1286              		.loc 1 623 7 view .LVU389
 1287 0044 13F0080F 		tst	r3, #8
 1288 0048 04D0     		beq	.L117
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1289              		.loc 1 625 7 is_stmt 1 view .LVU390
 1290 004a 414A     		ldr	r2, .L140+4
 1291 004c 9368     		ldr	r3, [r2, #8]
 1292 004e 43F46043 		orr	r3, r3, #57344
 1293 0052 9360     		str	r3, [r2, #8]
 1294              	.L117:
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 1295              		.loc 1 628 5 view .LVU391
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1296              		.loc 1 629 5 view .LVU392
 1297 0054 3E4A     		ldr	r2, .L140+4
 1298 0056 9368     		ldr	r3, [r2, #8]
 1299 0058 23F0F003 		bic	r3, r3, #240
 1300 005c A168     		ldr	r1, [r4, #8]
 1301              	.LVL82:
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1302              		.loc 1 629 5 is_stmt 0 view .LVU393
 1303 005e 0B43     		orrs	r3, r3, r1
 1304 0060 9360     		str	r3, [r2, #8]
 1305              	.L115:
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1306              		.loc 1 633 3 is_stmt 1 view .LVU394
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1307              		.loc 1 633 25 is_stmt 0 view .LVU395
 1308 0062 2368     		ldr	r3, [r4]
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1309              		.loc 1 633 5 view .LVU396
 1310 0064 13F0010F 		tst	r3, #1
 1311 0068 32D0     		beq	.L118
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1312              		.loc 1 635 5 is_stmt 1 view .LVU397
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1313              		.loc 1 638 5 view .LVU398
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1314              		.loc 1 638 25 is_stmt 0 view .LVU399
 1315 006a 6368     		ldr	r3, [r4, #4]
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1316              		.loc 1 638 7 view .LVU400
 1317 006c 012B     		cmp	r3, #1
 1318 006e 21D0     		beq	.L138
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1319              		.loc 1 647 10 is_stmt 1 view .LVU401
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 1320              		.loc 1 647 76 is_stmt 0 view .LVU402
 1321 0070 9A1E     		subs	r2, r3, #2
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
ARM GAS  /tmp/ccQg7vBI.s 			page 43


 1322              		.loc 1 647 12 view .LVU403
 1323 0072 012A     		cmp	r2, #1
 1324 0074 25D9     		bls	.L139
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1325              		.loc 1 660 7 is_stmt 1 view .LVU404
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1326              		.loc 1 660 10 is_stmt 0 view .LVU405
 1327 0076 364A     		ldr	r2, .L140+4
 1328 0078 1268     		ldr	r2, [r2]
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1329              		.loc 1 660 9 view .LVU406
 1330 007a 12F0020F 		tst	r2, #2
 1331 007e 60D0     		beq	.L131
 1332              	.L120:
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1333              		.loc 1 666 5 is_stmt 1 view .LVU407
 1334 0080 3349     		ldr	r1, .L140+4
 1335 0082 8A68     		ldr	r2, [r1, #8]
 1336 0084 22F00302 		bic	r2, r2, #3
 1337 0088 1343     		orrs	r3, r3, r2
 1338 008a 8B60     		str	r3, [r1, #8]
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1339              		.loc 1 669 5 view .LVU408
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1340              		.loc 1 669 17 is_stmt 0 view .LVU409
 1341 008c FFF7FEFF 		bl	HAL_GetTick
 1342              	.LVL83:
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1343              		.loc 1 669 17 view .LVU410
 1344 0090 0646     		mov	r6, r0
 1345              	.LVL84:
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1346              		.loc 1 671 5 is_stmt 1 view .LVU411
 1347              	.L122:
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1348              		.loc 1 671 42 view .LVU412
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1349              		.loc 1 671 12 is_stmt 0 view .LVU413
 1350 0092 2F4B     		ldr	r3, .L140+4
 1351 0094 9B68     		ldr	r3, [r3, #8]
 1352 0096 03F00C03 		and	r3, r3, #12
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1353              		.loc 1 671 63 view .LVU414
 1354 009a 6268     		ldr	r2, [r4, #4]
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1355              		.loc 1 671 42 view .LVU415
 1356 009c B3EB820F 		cmp	r3, r2, lsl #2
 1357 00a0 16D0     		beq	.L118
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1358              		.loc 1 673 7 is_stmt 1 view .LVU416
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1359              		.loc 1 673 12 is_stmt 0 view .LVU417
 1360 00a2 FFF7FEFF 		bl	HAL_GetTick
 1361              	.LVL85:
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1362              		.loc 1 673 26 view .LVU418
 1363 00a6 801B     		subs	r0, r0, r6
ARM GAS  /tmp/ccQg7vBI.s 			page 44


 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1364              		.loc 1 673 10 view .LVU419
 1365 00a8 41F28833 		movw	r3, #5000
 1366 00ac 9842     		cmp	r0, r3
 1367 00ae F0D9     		bls	.L122
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1368              		.loc 1 675 16 view .LVU420
 1369 00b0 0320     		movs	r0, #3
 1370 00b2 41E0     		b	.L113
 1371              	.LVL86:
 1372              	.L138:
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1373              		.loc 1 641 7 is_stmt 1 view .LVU421
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1374              		.loc 1 641 10 is_stmt 0 view .LVU422
 1375 00b4 264A     		ldr	r2, .L140+4
 1376 00b6 1268     		ldr	r2, [r2]
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1377              		.loc 1 641 9 view .LVU423
 1378 00b8 12F4003F 		tst	r2, #131072
 1379 00bc E0D1     		bne	.L120
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1380              		.loc 1 643 16 view .LVU424
 1381 00be 0120     		movs	r0, #1
 1382              	.LVL87:
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1383              		.loc 1 643 16 view .LVU425
 1384 00c0 3AE0     		b	.L113
 1385              	.LVL88:
 1386              	.L139:
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1387              		.loc 1 651 7 is_stmt 1 view .LVU426
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1388              		.loc 1 651 10 is_stmt 0 view .LVU427
 1389 00c2 234A     		ldr	r2, .L140+4
 1390 00c4 1268     		ldr	r2, [r2]
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       {
 1391              		.loc 1 651 9 view .LVU428
 1392 00c6 12F0007F 		tst	r2, #33554432
 1393 00ca D9D1     		bne	.L120
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1394              		.loc 1 653 16 view .LVU429
 1395 00cc 0120     		movs	r0, #1
 1396              	.LVL89:
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1397              		.loc 1 653 16 view .LVU430
 1398 00ce 33E0     		b	.L113
 1399              	.L118:
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1400              		.loc 1 681 3 is_stmt 1 view .LVU431
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1401              		.loc 1 681 17 is_stmt 0 view .LVU432
 1402 00d0 1E4B     		ldr	r3, .L140
 1403 00d2 1B68     		ldr	r3, [r3]
 1404 00d4 03F00F03 		and	r3, r3, #15
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1405              		.loc 1 681 5 view .LVU433
ARM GAS  /tmp/ccQg7vBI.s 			page 45


 1406 00d8 AB42     		cmp	r3, r5
 1407 00da 07D9     		bls	.L124
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1408              		.loc 1 684 5 is_stmt 1 view .LVU434
 1409 00dc EAB2     		uxtb	r2, r5
 1410 00de 1B4B     		ldr	r3, .L140
 1411 00e0 1A70     		strb	r2, [r3]
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1412              		.loc 1 688 5 view .LVU435
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1413              		.loc 1 688 8 is_stmt 0 view .LVU436
 1414 00e2 1B68     		ldr	r3, [r3]
 1415 00e4 03F00F03 		and	r3, r3, #15
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     {
 1416              		.loc 1 688 7 view .LVU437
 1417 00e8 AB42     		cmp	r3, r5
 1418 00ea 2CD1     		bne	.L133
 1419              	.L124:
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1420              		.loc 1 695 3 is_stmt 1 view .LVU438
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1421              		.loc 1 695 25 is_stmt 0 view .LVU439
 1422 00ec 2368     		ldr	r3, [r4]
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1423              		.loc 1 695 5 view .LVU440
 1424 00ee 13F0040F 		tst	r3, #4
 1425 00f2 06D0     		beq	.L125
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 1426              		.loc 1 697 5 is_stmt 1 view .LVU441
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1427              		.loc 1 698 5 view .LVU442
 1428 00f4 164A     		ldr	r2, .L140+4
 1429 00f6 9368     		ldr	r3, [r2, #8]
 1430 00f8 23F4E053 		bic	r3, r3, #7168
 1431 00fc E168     		ldr	r1, [r4, #12]
 1432 00fe 0B43     		orrs	r3, r3, r1
 1433 0100 9360     		str	r3, [r2, #8]
 1434              	.L125:
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1435              		.loc 1 702 3 view .LVU443
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1436              		.loc 1 702 25 is_stmt 0 view .LVU444
 1437 0102 2368     		ldr	r3, [r4]
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1438              		.loc 1 702 5 view .LVU445
 1439 0104 13F0080F 		tst	r3, #8
 1440 0108 07D0     		beq	.L126
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 1441              		.loc 1 704 5 is_stmt 1 view .LVU446
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1442              		.loc 1 705 5 view .LVU447
 1443 010a 114A     		ldr	r2, .L140+4
 1444 010c 9368     		ldr	r3, [r2, #8]
 1445 010e 23F46043 		bic	r3, r3, #57344
 1446 0112 2169     		ldr	r1, [r4, #16]
 1447 0114 43EAC103 		orr	r3, r3, r1, lsl #3
 1448 0118 9360     		str	r3, [r2, #8]
ARM GAS  /tmp/ccQg7vBI.s 			page 46


 1449              	.L126:
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1450              		.loc 1 709 3 view .LVU448
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1451              		.loc 1 709 21 is_stmt 0 view .LVU449
 1452 011a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1453              	.LVL90:
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1454              		.loc 1 709 68 view .LVU450
 1455 011e 0C4B     		ldr	r3, .L140+4
 1456 0120 9B68     		ldr	r3, [r3, #8]
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1457              		.loc 1 709 91 view .LVU451
 1458 0122 C3F30313 		ubfx	r3, r3, #4, #4
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1459              		.loc 1 709 63 view .LVU452
 1460 0126 0B4A     		ldr	r2, .L140+8
 1461 0128 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1462              		.loc 1 709 47 view .LVU453
 1463 012a D840     		lsrs	r0, r0, r3
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1464              		.loc 1 709 19 view .LVU454
 1465 012c 0A4B     		ldr	r3, .L140+12
 1466 012e 1860     		str	r0, [r3]
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1467              		.loc 1 712 3 is_stmt 1 view .LVU455
 1468 0130 0020     		movs	r0, #0
 1469 0132 FFF7FEFF 		bl	HAL_InitTick
 1470              	.LVL91:
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1471              		.loc 1 714 3 view .LVU456
 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1472              		.loc 1 714 10 is_stmt 0 view .LVU457
 1473 0136 0020     		movs	r0, #0
 1474              	.L113:
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1475              		.loc 1 715 1 view .LVU458
 1476 0138 70BD     		pop	{r4, r5, r6, pc}
 1477              	.LVL92:
 1478              	.L127:
 1479              	.LCFI12:
 1480              		.cfi_def_cfa_offset 0
 1481              		.cfi_restore 4
 1482              		.cfi_restore 5
 1483              		.cfi_restore 6
 1484              		.cfi_restore 14
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1485              		.loc 1 588 12 view .LVU459
 1486 013a 0120     		movs	r0, #1
 1487              	.LVL93:
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1488              		.loc 1 715 1 view .LVU460
 1489 013c 7047     		bx	lr
 1490              	.LVL94:
 1491              	.L128:
 1492              	.LCFI13:
ARM GAS  /tmp/ccQg7vBI.s 			page 47


 1493              		.cfi_def_cfa_offset 16
 1494              		.cfi_offset 4, -16
 1495              		.cfi_offset 5, -12
 1496              		.cfi_offset 6, -8
 1497              		.cfi_offset 14, -4
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1498              		.loc 1 609 14 view .LVU461
 1499 013e 0120     		movs	r0, #1
 1500              	.LVL95:
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1501              		.loc 1 609 14 view .LVU462
 1502 0140 FAE7     		b	.L113
 1503              	.LVL96:
 1504              	.L131:
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1505              		.loc 1 662 16 view .LVU463
 1506 0142 0120     		movs	r0, #1
 1507              	.LVL97:
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****       }
 1508              		.loc 1 662 16 view .LVU464
 1509 0144 F8E7     		b	.L113
 1510              	.L133:
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     }
 1511              		.loc 1 690 14 view .LVU465
 1512 0146 0120     		movs	r0, #1
 1513 0148 F6E7     		b	.L113
 1514              	.L141:
 1515 014a 00BF     		.align	2
 1516              	.L140:
 1517 014c 003C0240 		.word	1073888256
 1518 0150 00380240 		.word	1073887232
 1519 0154 00000000 		.word	AHBPrescTable
 1520 0158 00000000 		.word	SystemCoreClock
 1521              		.cfi_endproc
 1522              	.LFE128:
 1524              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1525              		.align	1
 1526              		.global	HAL_RCC_GetHCLKFreq
 1527              		.syntax unified
 1528              		.thumb
 1529              		.thumb_func
 1530              		.fpu fpv4-sp-d16
 1532              	HAL_RCC_GetHCLKFreq:
 1533              	.LFB133:
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         and updated within this function
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval HCLK frequency
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1534              		.loc 1 932 1 is_stmt 1 view -0
ARM GAS  /tmp/ccQg7vBI.s 			page 48


 1535              		.cfi_startproc
 1536              		@ args = 0, pretend = 0, frame = 0
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538              		@ link register save eliminated.
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return SystemCoreClock;
 1539              		.loc 1 933 3 view .LVU467
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1540              		.loc 1 934 1 is_stmt 0 view .LVU468
 1541 0000 014B     		ldr	r3, .L143
 1542 0002 1868     		ldr	r0, [r3]
 1543 0004 7047     		bx	lr
 1544              	.L144:
 1545 0006 00BF     		.align	2
 1546              	.L143:
 1547 0008 00000000 		.word	SystemCoreClock
 1548              		.cfi_endproc
 1549              	.LFE133:
 1551              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1552              		.align	1
 1553              		.global	HAL_RCC_GetPCLK1Freq
 1554              		.syntax unified
 1555              		.thumb
 1556              		.thumb_func
 1557              		.fpu fpv4-sp-d16
 1559              	HAL_RCC_GetPCLK1Freq:
 1560              	.LFB134:
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK1 frequency
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1561              		.loc 1 943 1 is_stmt 1 view -0
 1562              		.cfi_startproc
 1563              		@ args = 0, pretend = 0, frame = 0
 1564              		@ frame_needed = 0, uses_anonymous_args = 0
 1565 0000 08B5     		push	{r3, lr}
 1566              	.LCFI14:
 1567              		.cfi_def_cfa_offset 8
 1568              		.cfi_offset 3, -8
 1569              		.cfi_offset 14, -4
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]
 1570              		.loc 1 945 3 view .LVU470
 1571              		.loc 1 945 11 is_stmt 0 view .LVU471
 1572 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1573              	.LVL98:
 1574              		.loc 1 945 54 view .LVU472
 1575 0006 044B     		ldr	r3, .L147
 1576 0008 9B68     		ldr	r3, [r3, #8]
 1577              		.loc 1 945 78 view .LVU473
 1578 000a C3F38223 		ubfx	r3, r3, #10, #3
 1579              		.loc 1 945 49 view .LVU474
 1580 000e 034A     		ldr	r2, .L147+4
ARM GAS  /tmp/ccQg7vBI.s 			page 49


 1581 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1582              		.loc 1 946 1 view .LVU475
 1583 0012 D840     		lsrs	r0, r0, r3
 1584 0014 08BD     		pop	{r3, pc}
 1585              	.L148:
 1586 0016 00BF     		.align	2
 1587              	.L147:
 1588 0018 00380240 		.word	1073887232
 1589 001c 00000000 		.word	APBPrescTable
 1590              		.cfi_endproc
 1591              	.LFE134:
 1593              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1594              		.align	1
 1595              		.global	HAL_RCC_GetPCLK2Freq
 1596              		.syntax unified
 1597              		.thumb
 1598              		.thumb_func
 1599              		.fpu fpv4-sp-d16
 1601              	HAL_RCC_GetPCLK2Freq:
 1602              	.LFB135:
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval PCLK2 frequency
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1603              		.loc 1 955 1 is_stmt 1 view -0
 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 0
 1606              		@ frame_needed = 0, uses_anonymous_args = 0
 1607 0000 08B5     		push	{r3, lr}
 1608              	.LCFI15:
 1609              		.cfi_def_cfa_offset 8
 1610              		.cfi_offset 3, -8
 1611              		.cfi_offset 14, -4
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos])
 1612              		.loc 1 957 3 view .LVU477
 1613              		.loc 1 957 11 is_stmt 0 view .LVU478
 1614 0002 FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 1615              	.LVL99:
 1616              		.loc 1 957 53 view .LVU479
 1617 0006 044B     		ldr	r3, .L151
 1618 0008 9B68     		ldr	r3, [r3, #8]
 1619              		.loc 1 957 77 view .LVU480
 1620 000a C3F34233 		ubfx	r3, r3, #13, #3
 1621              		.loc 1 957 48 view .LVU481
 1622 000e 034A     		ldr	r2, .L151+4
 1623 0010 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1624              		.loc 1 958 1 view .LVU482
 1625 0012 D840     		lsrs	r0, r0, r3
 1626 0014 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccQg7vBI.s 			page 50


 1627              	.L152:
 1628 0016 00BF     		.align	2
 1629              	.L151:
 1630 0018 00380240 		.word	1073887232
 1631 001c 00000000 		.word	APBPrescTable
 1632              		.cfi_endproc
 1633              	.LFE135:
 1635              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1636              		.align	1
 1637              		.weak	HAL_RCC_GetOscConfig
 1638              		.syntax unified
 1639              		.thumb
 1640              		.thumb_func
 1641              		.fpu fpv4-sp-d16
 1643              	HAL_RCC_GetOscConfig:
 1644              	.LVL100:
 1645              	.LFB136:
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1646              		.loc 1 968 1 is_stmt 1 view -0
 1647              		.cfi_startproc
 1648              		@ args = 0, pretend = 0, frame = 0
 1649              		@ frame_needed = 0, uses_anonymous_args = 0
 1650              		@ link register save eliminated.
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLA
 1651              		.loc 1 970 3 view .LVU484
 1652              		.loc 1 970 37 is_stmt 0 view .LVU485
 1653 0000 0F23     		movs	r3, #15
 1654 0002 0360     		str	r3, [r0]
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 1655              		.loc 1 973 3 is_stmt 1 view .LVU486
 1656              		.loc 1 973 10 is_stmt 0 view .LVU487
 1657 0004 304B     		ldr	r3, .L166
 1658 0006 1B68     		ldr	r3, [r3]
 1659              		.loc 1 973 5 view .LVU488
 1660 0008 13F4802F 		tst	r3, #262144
 1661 000c 3BD0     		beq	.L154
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 1662              		.loc 1 975 5 is_stmt 1 view .LVU489
 1663              		.loc 1 975 33 is_stmt 0 view .LVU490
 1664 000e 4FF4A023 		mov	r3, #327680
 1665 0012 4360     		str	r3, [r0, #4]
 1666              	.L155:
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
ARM GAS  /tmp/ccQg7vBI.s 			page 51


 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 1667              		.loc 1 987 3 is_stmt 1 view .LVU491
 1668              		.loc 1 987 10 is_stmt 0 view .LVU492
 1669 0014 2C4B     		ldr	r3, .L166
 1670 0016 1B68     		ldr	r3, [r3]
 1671              		.loc 1 987 5 view .LVU493
 1672 0018 13F0010F 		tst	r3, #1
 1673 001c 3FD0     		beq	.L157
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
 1674              		.loc 1 989 5 is_stmt 1 view .LVU494
 1675              		.loc 1 989 33 is_stmt 0 view .LVU495
 1676 001e 0123     		movs	r3, #1
 1677 0020 C360     		str	r3, [r0, #12]
 1678              	.L158:
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR &RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_P
 1679              		.loc 1 996 3 is_stmt 1 view .LVU496
 1680              		.loc 1 996 59 is_stmt 0 view .LVU497
 1681 0022 294A     		ldr	r2, .L166
 1682 0024 1368     		ldr	r3, [r2]
 1683              		.loc 1 996 44 view .LVU498
 1684 0026 C3F3C403 		ubfx	r3, r3, #3, #5
 1685              		.loc 1 996 42 view .LVU499
 1686 002a 0361     		str	r3, [r0, #16]
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 1687              		.loc 1 999 3 is_stmt 1 view .LVU500
 1688              		.loc 1 999 10 is_stmt 0 view .LVU501
 1689 002c 136F     		ldr	r3, [r2, #112]
 1690              		.loc 1 999 5 view .LVU502
 1691 002e 13F0040F 		tst	r3, #4
 1692 0032 37D0     		beq	.L159
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 1693              		.loc 1 1001 5 is_stmt 1 view .LVU503
 1694              		.loc 1 1001 33 is_stmt 0 view .LVU504
 1695 0034 0523     		movs	r3, #5
 1696 0036 8360     		str	r3, [r0, #8]
 1697              	.L160:
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
ARM GAS  /tmp/ccQg7vBI.s 			page 52


1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 1698              		.loc 1 1013 3 is_stmt 1 view .LVU505
 1699              		.loc 1 1013 10 is_stmt 0 view .LVU506
 1700 0038 234B     		ldr	r3, .L166
 1701 003a 5B6F     		ldr	r3, [r3, #116]
 1702              		.loc 1 1013 5 view .LVU507
 1703 003c 13F0010F 		tst	r3, #1
 1704 0040 3BD0     		beq	.L162
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
 1705              		.loc 1 1015 5 is_stmt 1 view .LVU508
 1706              		.loc 1 1015 33 is_stmt 0 view .LVU509
 1707 0042 0123     		movs	r3, #1
 1708 0044 4361     		str	r3, [r0, #20]
 1709              	.L163:
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 1710              		.loc 1 1023 3 is_stmt 1 view .LVU510
 1711              		.loc 1 1023 10 is_stmt 0 view .LVU511
 1712 0046 204B     		ldr	r3, .L166
 1713 0048 1B68     		ldr	r3, [r3]
 1714              		.loc 1 1023 5 view .LVU512
 1715 004a 13F0807F 		tst	r3, #16777216
 1716 004e 37D0     		beq	.L164
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
 1717              		.loc 1 1025 5 is_stmt 1 view .LVU513
 1718              		.loc 1 1025 37 is_stmt 0 view .LVU514
 1719 0050 0223     		movs	r3, #2
 1720 0052 8361     		str	r3, [r0, #24]
 1721              	.L165:
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   else
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 1722              		.loc 1 1031 3 is_stmt 1 view .LVU515
 1723              		.loc 1 1031 52 is_stmt 0 view .LVU516
 1724 0054 1C4A     		ldr	r2, .L166
 1725 0056 5368     		ldr	r3, [r2, #4]
 1726              		.loc 1 1031 38 view .LVU517
ARM GAS  /tmp/ccQg7vBI.s 			page 53


 1727 0058 03F48003 		and	r3, r3, #4194304
 1728              		.loc 1 1031 36 view .LVU518
 1729 005c C361     		str	r3, [r0, #28]
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
 1730              		.loc 1 1032 3 is_stmt 1 view .LVU519
 1731              		.loc 1 1032 47 is_stmt 0 view .LVU520
 1732 005e 5368     		ldr	r3, [r2, #4]
 1733              		.loc 1 1032 33 view .LVU521
 1734 0060 03F03F03 		and	r3, r3, #63
 1735              		.loc 1 1032 31 view .LVU522
 1736 0064 0362     		str	r3, [r0, #32]
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Po
 1737              		.loc 1 1033 3 is_stmt 1 view .LVU523
 1738              		.loc 1 1033 48 is_stmt 0 view .LVU524
 1739 0066 5368     		ldr	r3, [r2, #4]
 1740              		.loc 1 1033 33 view .LVU525
 1741 0068 C3F38813 		ubfx	r3, r3, #6, #9
 1742              		.loc 1 1033 31 view .LVU526
 1743 006c 4362     		str	r3, [r0, #36]
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0
 1744              		.loc 1 1034 3 is_stmt 1 view .LVU527
 1745              		.loc 1 1034 50 is_stmt 0 view .LVU528
 1746 006e 5368     		ldr	r3, [r2, #4]
 1747              		.loc 1 1034 60 view .LVU529
 1748 0070 03F44033 		and	r3, r3, #196608
 1749              		.loc 1 1034 80 view .LVU530
 1750 0074 03F58033 		add	r3, r3, #65536
 1751              		.loc 1 1034 33 view .LVU531
 1752 0078 DB0B     		lsrs	r3, r3, #15
 1753              		.loc 1 1034 31 view .LVU532
 1754 007a 8362     		str	r3, [r0, #40]
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Po
 1755              		.loc 1 1035 3 is_stmt 1 view .LVU533
 1756              		.loc 1 1035 48 is_stmt 0 view .LVU534
 1757 007c 5368     		ldr	r3, [r2, #4]
 1758              		.loc 1 1035 33 view .LVU535
 1759 007e C3F30363 		ubfx	r3, r3, #24, #4
 1760              		.loc 1 1035 31 view .LVU536
 1761 0082 C362     		str	r3, [r0, #44]
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1762              		.loc 1 1036 1 view .LVU537
 1763 0084 7047     		bx	lr
 1764              	.L154:
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1765              		.loc 1 977 8 is_stmt 1 view .LVU538
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1766              		.loc 1 977 15 is_stmt 0 view .LVU539
 1767 0086 104B     		ldr	r3, .L166
 1768 0088 1B68     		ldr	r3, [r3]
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1769              		.loc 1 977 10 view .LVU540
 1770 008a 13F4803F 		tst	r3, #65536
 1771 008e 03D0     		beq	.L156
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1772              		.loc 1 979 5 is_stmt 1 view .LVU541
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1773              		.loc 1 979 33 is_stmt 0 view .LVU542
ARM GAS  /tmp/ccQg7vBI.s 			page 54


 1774 0090 4FF48033 		mov	r3, #65536
 1775 0094 4360     		str	r3, [r0, #4]
 1776 0096 BDE7     		b	.L155
 1777              	.L156:
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1778              		.loc 1 983 5 is_stmt 1 view .LVU543
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1779              		.loc 1 983 33 is_stmt 0 view .LVU544
 1780 0098 0023     		movs	r3, #0
 1781 009a 4360     		str	r3, [r0, #4]
 1782 009c BAE7     		b	.L155
 1783              	.L157:
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1784              		.loc 1 993 5 is_stmt 1 view .LVU545
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1785              		.loc 1 993 33 is_stmt 0 view .LVU546
 1786 009e 0023     		movs	r3, #0
 1787 00a0 C360     		str	r3, [r0, #12]
 1788 00a2 BEE7     		b	.L158
 1789              	.L159:
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1790              		.loc 1 1003 8 is_stmt 1 view .LVU547
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1791              		.loc 1 1003 15 is_stmt 0 view .LVU548
 1792 00a4 084B     		ldr	r3, .L166
 1793 00a6 1B6F     		ldr	r3, [r3, #112]
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1794              		.loc 1 1003 10 view .LVU549
 1795 00a8 13F0010F 		tst	r3, #1
 1796 00ac 02D0     		beq	.L161
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1797              		.loc 1 1005 5 is_stmt 1 view .LVU550
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1798              		.loc 1 1005 33 is_stmt 0 view .LVU551
 1799 00ae 0123     		movs	r3, #1
 1800 00b0 8360     		str	r3, [r0, #8]
 1801 00b2 C1E7     		b	.L160
 1802              	.L161:
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1803              		.loc 1 1009 5 is_stmt 1 view .LVU552
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1804              		.loc 1 1009 33 is_stmt 0 view .LVU553
 1805 00b4 0023     		movs	r3, #0
 1806 00b6 8360     		str	r3, [r0, #8]
 1807 00b8 BEE7     		b	.L160
 1808              	.L162:
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1809              		.loc 1 1019 5 is_stmt 1 view .LVU554
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1810              		.loc 1 1019 33 is_stmt 0 view .LVU555
 1811 00ba 0023     		movs	r3, #0
 1812 00bc 4361     		str	r3, [r0, #20]
 1813 00be C2E7     		b	.L163
 1814              	.L164:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1815              		.loc 1 1029 5 is_stmt 1 view .LVU556
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
ARM GAS  /tmp/ccQg7vBI.s 			page 55


 1816              		.loc 1 1029 37 is_stmt 0 view .LVU557
 1817 00c0 0123     		movs	r3, #1
 1818 00c2 8361     		str	r3, [r0, #24]
 1819 00c4 C6E7     		b	.L165
 1820              	.L167:
 1821 00c6 00BF     		.align	2
 1822              	.L166:
 1823 00c8 00380240 		.word	1073887232
 1824              		.cfi_endproc
 1825              	.LFE136:
 1827              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1828              		.align	1
 1829              		.global	HAL_RCC_GetClockConfig
 1830              		.syntax unified
 1831              		.thumb
 1832              		.thumb_func
 1833              		.fpu fpv4-sp-d16
 1835              	HAL_RCC_GetClockConfig:
 1836              	.LVL101:
 1837              	.LFB137:
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  Configures the RCC_ClkInitStruct according to the internal
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * RCC configuration registers.
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * will be configured.
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1838              		.loc 1 1047 1 is_stmt 1 view -0
 1839              		.cfi_startproc
 1840              		@ args = 0, pretend = 0, frame = 0
 1841              		@ frame_needed = 0, uses_anonymous_args = 0
 1842              		@ link register save eliminated.
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 1843              		.loc 1 1049 3 view .LVU559
 1844              		.loc 1 1049 32 is_stmt 0 view .LVU560
 1845 0000 0F23     		movs	r3, #15
 1846 0002 0360     		str	r3, [r0]
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 1847              		.loc 1 1052 3 is_stmt 1 view .LVU561
 1848              		.loc 1 1052 51 is_stmt 0 view .LVU562
 1849 0004 0B4B     		ldr	r3, .L169
 1850 0006 9A68     		ldr	r2, [r3, #8]
 1851              		.loc 1 1052 37 view .LVU563
 1852 0008 02F00302 		and	r2, r2, #3
 1853              		.loc 1 1052 35 view .LVU564
 1854 000c 4260     		str	r2, [r0, #4]
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 1855              		.loc 1 1055 3 is_stmt 1 view .LVU565
ARM GAS  /tmp/ccQg7vBI.s 			page 56


 1856              		.loc 1 1055 52 is_stmt 0 view .LVU566
 1857 000e 9A68     		ldr	r2, [r3, #8]
 1858              		.loc 1 1055 38 view .LVU567
 1859 0010 02F0F002 		and	r2, r2, #240
 1860              		.loc 1 1055 36 view .LVU568
 1861 0014 8260     		str	r2, [r0, #8]
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 1862              		.loc 1 1058 3 is_stmt 1 view .LVU569
 1863              		.loc 1 1058 53 is_stmt 0 view .LVU570
 1864 0016 9A68     		ldr	r2, [r3, #8]
 1865              		.loc 1 1058 39 view .LVU571
 1866 0018 02F4E052 		and	r2, r2, #7168
 1867              		.loc 1 1058 37 view .LVU572
 1868 001c C260     		str	r2, [r0, #12]
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 1869              		.loc 1 1061 3 is_stmt 1 view .LVU573
 1870              		.loc 1 1061 54 is_stmt 0 view .LVU574
 1871 001e 9B68     		ldr	r3, [r3, #8]
 1872              		.loc 1 1061 39 view .LVU575
 1873 0020 DB08     		lsrs	r3, r3, #3
 1874 0022 03F4E053 		and	r3, r3, #7168
 1875              		.loc 1 1061 37 view .LVU576
 1876 0026 0361     		str	r3, [r0, #16]
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 1877              		.loc 1 1064 3 is_stmt 1 view .LVU577
 1878              		.loc 1 1064 32 is_stmt 0 view .LVU578
 1879 0028 034B     		ldr	r3, .L169+4
 1880 002a 1B68     		ldr	r3, [r3]
 1881              		.loc 1 1064 16 view .LVU579
 1882 002c 03F00F03 		and	r3, r3, #15
 1883              		.loc 1 1064 14 view .LVU580
 1884 0030 0B60     		str	r3, [r1]
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1885              		.loc 1 1065 1 view .LVU581
 1886 0032 7047     		bx	lr
 1887              	.L170:
 1888              		.align	2
 1889              	.L169:
 1890 0034 00380240 		.word	1073887232
 1891 0038 003C0240 		.word	1073888256
 1892              		.cfi_endproc
 1893              	.LFE137:
 1895              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1896              		.align	1
 1897              		.weak	HAL_RCC_CSSCallback
 1898              		.syntax unified
 1899              		.thumb
 1900              		.thumb_func
 1901              		.fpu fpv4-sp-d16
 1903              	HAL_RCC_CSSCallback:
 1904              	.LFB139:
ARM GAS  /tmp/ccQg7vBI.s 			page 57


1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** /**
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   * @retval None
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   */
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** {
 1905              		.loc 1 1090 1 is_stmt 1 view -0
 1906              		.cfi_startproc
 1907              		@ args = 0, pretend = 0, frame = 0
 1908              		@ frame_needed = 0, uses_anonymous_args = 0
 1909              		@ link register save eliminated.
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****             the HAL_RCC_CSSCallback could be implemented in the user file
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****    */
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** }
 1910              		.loc 1 1094 1 view .LVU583
 1911 0000 7047     		bx	lr
 1912              		.cfi_endproc
 1913              	.LFE139:
 1915              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1916              		.align	1
 1917              		.global	HAL_RCC_NMI_IRQHandler
 1918              		.syntax unified
 1919              		.thumb
 1920              		.thumb_func
 1921              		.fpu fpv4-sp-d16
 1923              	HAL_RCC_NMI_IRQHandler:
 1924              	.LFB138:
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1925              		.loc 1 1073 1 view -0
 1926              		.cfi_startproc
 1927              		@ args = 0, pretend = 0, frame = 0
 1928              		@ frame_needed = 0, uses_anonymous_args = 0
 1929 0000 08B5     		push	{r3, lr}
 1930              	.LCFI16:
 1931              		.cfi_def_cfa_offset 8
 1932              		.cfi_offset 3, -8
 1933              		.cfi_offset 14, -4
ARM GAS  /tmp/ccQg7vBI.s 			page 58


1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1934              		.loc 1 1075 3 view .LVU585
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1935              		.loc 1 1075 6 is_stmt 0 view .LVU586
 1936 0002 064B     		ldr	r3, .L176
 1937 0004 DB68     		ldr	r3, [r3, #12]
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   {
 1938              		.loc 1 1075 5 view .LVU587
 1939 0006 13F0800F 		tst	r3, #128
 1940 000a 00D1     		bne	.L175
 1941              	.L172:
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1942              		.loc 1 1083 1 view .LVU588
 1943 000c 08BD     		pop	{r3, pc}
 1944              	.L175:
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1945              		.loc 1 1078 5 is_stmt 1 view .LVU589
 1946 000e FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1947              	.LVL102:
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c ****   }
 1948              		.loc 1 1081 5 view .LVU590
 1949 0012 024B     		ldr	r3, .L176
 1950 0014 8022     		movs	r2, #128
 1951 0016 9A73     		strb	r2, [r3, #14]
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c **** 
 1952              		.loc 1 1083 1 is_stmt 0 view .LVU591
 1953 0018 F8E7     		b	.L172
 1954              	.L177:
 1955 001a 00BF     		.align	2
 1956              	.L176:
 1957 001c 00380240 		.word	1073887232
 1958              		.cfi_endproc
 1959              	.LFE138:
 1961              		.text
 1962              	.Letext0:
 1963              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1964              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1965              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 1966              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 1967              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1968              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1969              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1970              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1971              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1972              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccQg7vBI.s 			page 59


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_rcc.c
     /tmp/ccQg7vBI.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccQg7vBI.s:26     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccQg7vBI.s:42     .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccQg7vBI.s:49     .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccQg7vBI.s:592    .text.HAL_RCC_OscConfig:0000000000000294 $d
     /tmp/ccQg7vBI.s:598    .text.HAL_RCC_OscConfig:00000000000002a0 $t
     /tmp/ccQg7vBI.s:837    .text.HAL_RCC_OscConfig:0000000000000390 $d
     /tmp/ccQg7vBI.s:843    .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccQg7vBI.s:850    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccQg7vBI.s:1006   .text.HAL_RCC_MCOConfig:0000000000000090 $d
     /tmp/ccQg7vBI.s:1013   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccQg7vBI.s:1020   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccQg7vBI.s:1037   .text.HAL_RCC_EnableCSS:0000000000000008 $d
     /tmp/ccQg7vBI.s:1042   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccQg7vBI.s:1049   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccQg7vBI.s:1066   .text.HAL_RCC_DisableCSS:0000000000000008 $d
     /tmp/ccQg7vBI.s:1072   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccQg7vBI.s:1079   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccQg7vBI.s:1209   .text.HAL_RCC_GetSysClockFreq:00000000000000d0 $d
     /tmp/ccQg7vBI.s:1216   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccQg7vBI.s:1223   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccQg7vBI.s:1517   .text.HAL_RCC_ClockConfig:000000000000014c $d
     /tmp/ccQg7vBI.s:1525   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccQg7vBI.s:1532   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccQg7vBI.s:1547   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccQg7vBI.s:1552   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccQg7vBI.s:1559   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccQg7vBI.s:1588   .text.HAL_RCC_GetPCLK1Freq:0000000000000018 $d
     /tmp/ccQg7vBI.s:1594   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccQg7vBI.s:1601   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccQg7vBI.s:1630   .text.HAL_RCC_GetPCLK2Freq:0000000000000018 $d
     /tmp/ccQg7vBI.s:1636   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccQg7vBI.s:1643   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccQg7vBI.s:1823   .text.HAL_RCC_GetOscConfig:00000000000000c8 $d
     /tmp/ccQg7vBI.s:1828   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccQg7vBI.s:1835   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccQg7vBI.s:1890   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
     /tmp/ccQg7vBI.s:1896   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccQg7vBI.s:1903   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccQg7vBI.s:1916   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccQg7vBI.s:1923   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccQg7vBI.s:1957   .text.HAL_RCC_NMI_IRQHandler:000000000000001c $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_GPIO_Init
__aeabi_uldivmod
HAL_InitTick
AHBPrescTable
SystemCoreClock
APBPrescTable
