

================================================================
== Vivado HLS Report for 'InvCipher'
================================================================
* Date:           Wed May 13 23:30:46 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.821 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      485|      485| 4.850 us | 4.850 us |  485|  485|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      441|      441|        49|          -|          -|     9|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 7 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 8 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 9 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 10 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 11 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 12 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 13 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 14 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 15 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 16 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 17 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 18 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 19 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 20 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 21 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 22 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%RoundKey_8_addr = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 23 'getelementptr' 'RoundKey_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 24 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%RoundKey_9_addr = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 25 'getelementptr' 'RoundKey_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 26 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%RoundKey_10_addr = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 27 'getelementptr' 'RoundKey_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 28 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%RoundKey_11_addr = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 29 'getelementptr' 'RoundKey_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 30 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%RoundKey_12_addr = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 31 'getelementptr' 'RoundKey_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 32 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%RoundKey_13_addr = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 33 'getelementptr' 'RoundKey_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 34 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%RoundKey_14_addr = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 35 'getelementptr' 'RoundKey_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 36 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%RoundKey_15_addr = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 10" [aes.c:252->aes.c:459]   --->   Operation 37 'getelementptr' 'RoundKey_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 38 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_3), !map !54"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_2), !map !60"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_1), !map !66"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_0), !map !72"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_3), !map !78"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_2), !map !83"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_1), !map !88"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_0), !map !93"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_3), !map !98"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_2), !map !103"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_1), !map !108"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_0), !map !113"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_3), !map !118"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_2), !map !123"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_1), !map !128"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_0), !map !133"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_15), !map !138"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_14), !map !144"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_13), !map !150"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_12), !map !156"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_11), !map !162"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_10), !map !168"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_9), !map !174"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_8), !map !180"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_7), !map !186"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_6), !map !192"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_5), !map !198"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_4), !map !204"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_3), !map !210"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_2), !map !216"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_1), !map !222"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_0), !map !228"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @InvCipher_str) nounwind"   --->   Operation 71 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 72 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%state_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_0)" [aes.c:252->aes.c:459]   --->   Operation 73 'read' 'state_0_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.66ns)   --->   "%xor_ln252 = xor i8 %state_0_0_read, %RoundKey_0_load" [aes.c:252->aes.c:459]   --->   Operation 74 'xor' 'xor_ln252' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %xor_ln252)" [aes.c:252->aes.c:459]   --->   Operation 75 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 76 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%state_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_1)" [aes.c:252->aes.c:459]   --->   Operation 77 'read' 'state_0_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.66ns)   --->   "%xor_ln252_1 = xor i8 %state_0_1_read, %RoundKey_1_load" [aes.c:252->aes.c:459]   --->   Operation 78 'xor' 'xor_ln252_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 79 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%state_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_2)" [aes.c:252->aes.c:459]   --->   Operation 80 'read' 'state_0_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.66ns)   --->   "%xor_ln252_2 = xor i8 %state_0_2_read, %RoundKey_2_load" [aes.c:252->aes.c:459]   --->   Operation 81 'xor' 'xor_ln252_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 82 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%state_0_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_3)" [aes.c:252->aes.c:459]   --->   Operation 83 'read' 'state_0_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.66ns)   --->   "%xor_ln252_3 = xor i8 %state_0_3_read, %RoundKey_3_load" [aes.c:252->aes.c:459]   --->   Operation 84 'xor' 'xor_ln252_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 85 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%state_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_0)" [aes.c:252->aes.c:459]   --->   Operation 86 'read' 'state_1_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.66ns)   --->   "%xor_ln252_4 = xor i8 %state_1_0_read, %RoundKey_4_load" [aes.c:252->aes.c:459]   --->   Operation 87 'xor' 'xor_ln252_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %xor_ln252_4)" [aes.c:252->aes.c:459]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 89 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%state_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_1)" [aes.c:252->aes.c:459]   --->   Operation 90 'read' 'state_1_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.66ns)   --->   "%xor_ln252_5 = xor i8 %state_1_1_read, %RoundKey_5_load" [aes.c:252->aes.c:459]   --->   Operation 91 'xor' 'xor_ln252_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 92 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%state_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_2)" [aes.c:252->aes.c:459]   --->   Operation 93 'read' 'state_1_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.66ns)   --->   "%xor_ln252_6 = xor i8 %state_1_2_read, %RoundKey_6_load" [aes.c:252->aes.c:459]   --->   Operation 94 'xor' 'xor_ln252_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 95 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%state_1_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_3)" [aes.c:252->aes.c:459]   --->   Operation 96 'read' 'state_1_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.66ns)   --->   "%xor_ln252_7 = xor i8 %state_1_3_read, %RoundKey_7_load" [aes.c:252->aes.c:459]   --->   Operation 97 'xor' 'xor_ln252_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 98 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%state_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_0)" [aes.c:252->aes.c:459]   --->   Operation 99 'read' 'state_2_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.66ns)   --->   "%xor_ln252_8 = xor i8 %state_2_0_read, %RoundKey_8_load" [aes.c:252->aes.c:459]   --->   Operation 100 'xor' 'xor_ln252_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %xor_ln252_8)" [aes.c:252->aes.c:459]   --->   Operation 101 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 102 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%state_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_1)" [aes.c:252->aes.c:459]   --->   Operation 103 'read' 'state_2_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.66ns)   --->   "%xor_ln252_9 = xor i8 %state_2_1_read, %RoundKey_9_load" [aes.c:252->aes.c:459]   --->   Operation 104 'xor' 'xor_ln252_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 105 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%state_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_2)" [aes.c:252->aes.c:459]   --->   Operation 106 'read' 'state_2_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.66ns)   --->   "%xor_ln252_10 = xor i8 %state_2_2_read, %RoundKey_10_load" [aes.c:252->aes.c:459]   --->   Operation 107 'xor' 'xor_ln252_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 108 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%state_2_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_3)" [aes.c:252->aes.c:459]   --->   Operation 109 'read' 'state_2_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.66ns)   --->   "%xor_ln252_11 = xor i8 %state_2_3_read, %RoundKey_11_load" [aes.c:252->aes.c:459]   --->   Operation 110 'xor' 'xor_ln252_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 111 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%state_3_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_0)" [aes.c:252->aes.c:459]   --->   Operation 112 'read' 'state_3_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.66ns)   --->   "%xor_ln252_12 = xor i8 %state_3_0_read, %RoundKey_12_load" [aes.c:252->aes.c:459]   --->   Operation 113 'xor' 'xor_ln252_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %xor_ln252_12)" [aes.c:252->aes.c:459]   --->   Operation 114 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 115 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%state_3_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_1)" [aes.c:252->aes.c:459]   --->   Operation 116 'read' 'state_3_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.66ns)   --->   "%xor_ln252_13 = xor i8 %state_3_1_read, %RoundKey_13_load" [aes.c:252->aes.c:459]   --->   Operation 117 'xor' 'xor_ln252_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 118 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%state_3_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_2)" [aes.c:252->aes.c:459]   --->   Operation 119 'read' 'state_3_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.66ns)   --->   "%xor_ln252_14 = xor i8 %state_3_2_read, %RoundKey_14_load" [aes.c:252->aes.c:459]   --->   Operation 120 'xor' 'xor_ln252_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:252->aes.c:459]   --->   Operation 121 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%state_3_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_3)" [aes.c:252->aes.c:459]   --->   Operation 122 'read' 'state_3_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.66ns)   --->   "%xor_ln252_15 = xor i8 %state_3_3_read, %RoundKey_15_load" [aes.c:252->aes.c:459]   --->   Operation 123 'xor' 'xor_ln252_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (1.18ns)   --->   "br label %AddRoundKey.exit14" [aes.c:464]   --->   Operation 124 'br' <Predicate = true> <Delay = 1.18>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%state_3_0_load_4 = phi i8 [ %state_3_0_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_12, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 125 'phi' 'state_3_0_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%state_2_0_load_4 = phi i8 [ %state_2_0_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_8, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 126 'phi' 'state_2_0_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%state_1_0_load_4 = phi i8 [ %state_1_0_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_4, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 127 'phi' 'state_1_0_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%state_0_0_load_4 = phi i8 [ %state_0_0_ret2, %AddRoundKey.exit7 ], [ %xor_ln252, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 128 'phi' 'state_0_0_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%state_3_2_read_ass = phi i8 [ %state_3_2_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_14, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 129 'phi' 'state_3_2_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%temp = phi i8 [ %state_3_1_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_13, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 130 'phi' 'temp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%state_2_3_read_ass = phi i8 [ %state_2_3_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_11, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 131 'phi' 'state_2_3_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%state_2_2_read_ass = phi i8 [ %state_2_2_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_10, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 132 'phi' 'state_2_2_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%state_2_1_read_ass = phi i8 [ %state_2_1_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_9, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 133 'phi' 'state_2_1_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%state_1_3_read_ass = phi i8 [ %state_1_3_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_7, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 134 'phi' 'state_1_3_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%temp_2 = phi i8 [ %state_1_2_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_6, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 135 'phi' 'temp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%state_1_1_read_ass = phi i8 [ %state_1_1_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_5, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 136 'phi' 'state_1_1_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%temp_3 = phi i8 [ %state_0_3_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_3, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 137 'phi' 'temp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%temp_1 = phi i8 [ %state_0_2_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_2, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 138 'phi' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%state_0_1_read_ass = phi i8 [ %state_0_1_ret1, %AddRoundKey.exit7 ], [ %xor_ln252_1, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 139 'phi' 'state_0_1_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%state_3_3_read_ass = phi i8 [ %state_3_3_ret2, %AddRoundKey.exit7 ], [ %xor_ln252_15, %AddRoundKey.exit14.preheader ]" [aes.c:469]   --->   Operation 140 'phi' 'state_3_3_read_ass' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%round_assign = phi i4 [ %round, %AddRoundKey.exit7 ], [ -7, %AddRoundKey.exit14.preheader ]"   --->   Operation 141 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.12ns)   --->   "%icmp_ln464 = icmp eq i4 %round_assign, 0" [aes.c:464]   --->   Operation 142 'icmp' 'icmp_ln464' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 143 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %icmp_ln464, label %AddRoundKey.exit, label %AddRoundKey.exit7" [aes.c:464]   --->   Operation 144 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %temp)" [aes.c:466]   --->   Operation 145 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %state_2_2_read_ass)" [aes.c:466]   --->   Operation 146 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %state_1_3_read_ass)" [aes.c:466]   --->   Operation 147 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %state_0_1_read_ass)" [aes.c:466]   --->   Operation 148 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %state_3_2_read_ass)" [aes.c:466]   --->   Operation 149 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %state_2_3_read_ass)" [aes.c:466]   --->   Operation 150 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %state_1_1_read_ass)" [aes.c:466]   --->   Operation 151 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %temp_1)" [aes.c:466]   --->   Operation 152 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %state_3_3_read_ass)" [aes.c:466]   --->   Operation 153 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %state_2_1_read_ass)" [aes.c:466]   --->   Operation 154 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %temp_2)" [aes.c:466]   --->   Operation 155 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %temp_3)" [aes.c:466]   --->   Operation 156 'write' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 157 [2/2] (2.36ns)   --->   "%call_ret1 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @InvSubBytes(i8 %state_0_0_load_4, i8 %temp, i8 %state_2_2_read_ass, i8 %state_1_3_read_ass, i8 %state_1_0_load_4, i8 %state_0_1_read_ass, i8 %state_3_2_read_ass, i8 %state_2_3_read_ass, i8 %state_2_0_load_4, i8 %state_1_1_read_ass, i8 %temp_1, i8 %state_3_3_read_ass, i8 %state_3_0_load_4, i8 %state_2_1_read_ass, i8 %temp_2, i8 %temp_3)" [aes.c:467]   --->   Operation 157 'call' 'call_ret1' <Predicate = (!icmp_ln464)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i4 %round_assign to i64" [aes.c:252->aes.c:468]   --->   Operation 158 'zext' 'zext_ln252' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 159 'getelementptr' 'RoundKey_0_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 160 [2/2] (1.42ns)   --->   "%RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 160 'load' 'RoundKey_0_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 161 'getelementptr' 'RoundKey_1_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 162 [2/2] (1.42ns)   --->   "%RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 162 'load' 'RoundKey_1_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 163 'getelementptr' 'RoundKey_2_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (1.42ns)   --->   "%RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 164 'load' 'RoundKey_2_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 165 'getelementptr' 'RoundKey_3_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 166 [2/2] (1.42ns)   --->   "%RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 166 'load' 'RoundKey_3_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 167 'getelementptr' 'RoundKey_4_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 168 [2/2] (1.42ns)   --->   "%RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 168 'load' 'RoundKey_4_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 169 'getelementptr' 'RoundKey_5_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (1.42ns)   --->   "%RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 170 'load' 'RoundKey_5_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 171 'getelementptr' 'RoundKey_6_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 172 [2/2] (1.42ns)   --->   "%RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 172 'load' 'RoundKey_6_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 173 'getelementptr' 'RoundKey_7_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (1.42ns)   --->   "%RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 174 'load' 'RoundKey_7_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_2 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 175 'getelementptr' 'RoundKey_8_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (1.42ns)   --->   "%RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 176 'load' 'RoundKey_8_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_2 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 177 'getelementptr' 'RoundKey_9_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (1.42ns)   --->   "%RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 178 'load' 'RoundKey_9_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_2 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 179 'getelementptr' 'RoundKey_10_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (1.42ns)   --->   "%RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 180 'load' 'RoundKey_10_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_2 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 181 'getelementptr' 'RoundKey_11_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (1.42ns)   --->   "%RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 182 'load' 'RoundKey_11_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_2 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 183 'getelementptr' 'RoundKey_12_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 184 [2/2] (1.42ns)   --->   "%RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 184 'load' 'RoundKey_12_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_2 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 185 'getelementptr' 'RoundKey_13_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (1.42ns)   --->   "%RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 186 'load' 'RoundKey_13_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_2 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 187 'getelementptr' 'RoundKey_14_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (1.42ns)   --->   "%RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 188 'load' 'RoundKey_14_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_2 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:468]   --->   Operation 189 'getelementptr' 'RoundKey_15_addr_2' <Predicate = (!icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (1.42ns)   --->   "%RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 190 'load' 'RoundKey_15_load_2' <Predicate = (!icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 191 [1/1] (1.36ns)   --->   "%round = add i4 %round_assign, -1" [aes.c:464]   --->   Operation 191 'add' 'round' <Predicate = (!icmp_ln464)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %temp)" [aes.c:474]   --->   Operation 192 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %state_2_2_read_ass)" [aes.c:474]   --->   Operation 193 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %state_1_3_read_ass)" [aes.c:474]   --->   Operation 194 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %state_0_1_read_ass)" [aes.c:474]   --->   Operation 195 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %state_3_2_read_ass)" [aes.c:474]   --->   Operation 196 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %state_2_3_read_ass)" [aes.c:474]   --->   Operation 197 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %state_1_1_read_ass)" [aes.c:474]   --->   Operation 198 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %temp_1)" [aes.c:474]   --->   Operation 199 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %state_3_3_read_ass)" [aes.c:474]   --->   Operation 200 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %state_2_1_read_ass)" [aes.c:474]   --->   Operation 201 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %temp_2)" [aes.c:474]   --->   Operation 202 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %temp_3)" [aes.c:474]   --->   Operation 203 'write' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 204 [2/2] (2.36ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @InvSubBytes(i8 %state_0_0_load_4, i8 %temp, i8 %state_2_2_read_ass, i8 %state_1_3_read_ass, i8 %state_1_0_load_4, i8 %state_0_1_read_ass, i8 %state_3_2_read_ass, i8 %state_2_3_read_ass, i8 %state_2_0_load_4, i8 %state_1_1_read_ass, i8 %temp_1, i8 %state_3_3_read_ass, i8 %state_3_0_load_4, i8 %state_2_1_read_ass, i8 %temp_2, i8 %temp_3)" [aes.c:475]   --->   Operation 204 'call' 'call_ret' <Predicate = (icmp_ln464)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 205 'getelementptr' 'RoundKey_0_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 206 [2/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 206 'load' 'RoundKey_0_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 207 'getelementptr' 'RoundKey_1_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 208 [2/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 208 'load' 'RoundKey_1_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 209 'getelementptr' 'RoundKey_2_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 210 [2/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 210 'load' 'RoundKey_2_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 211 'getelementptr' 'RoundKey_3_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 212 'load' 'RoundKey_3_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 213 'getelementptr' 'RoundKey_4_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 214 'load' 'RoundKey_4_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 215 'getelementptr' 'RoundKey_5_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 216 'load' 'RoundKey_5_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 217 'getelementptr' 'RoundKey_6_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 218 [2/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 218 'load' 'RoundKey_6_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 219 'getelementptr' 'RoundKey_7_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 220 'load' 'RoundKey_7_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_1 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 221 'getelementptr' 'RoundKey_8_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 222 [2/2] (1.42ns)   --->   "%RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 222 'load' 'RoundKey_8_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_1 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 223 'getelementptr' 'RoundKey_9_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 224 [2/2] (1.42ns)   --->   "%RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 224 'load' 'RoundKey_9_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_1 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 225 'getelementptr' 'RoundKey_10_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 226 [2/2] (1.42ns)   --->   "%RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 226 'load' 'RoundKey_10_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_1 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 227 'getelementptr' 'RoundKey_11_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (1.42ns)   --->   "%RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 228 'load' 'RoundKey_11_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_1 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 229 'getelementptr' 'RoundKey_12_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 230 [2/2] (1.42ns)   --->   "%RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 230 'load' 'RoundKey_12_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_1 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 231 'getelementptr' 'RoundKey_13_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 232 [2/2] (1.42ns)   --->   "%RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 232 'load' 'RoundKey_13_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_1 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 233 'getelementptr' 'RoundKey_14_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 234 [2/2] (1.42ns)   --->   "%RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 234 'load' 'RoundKey_14_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_1 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 0" [aes.c:252->aes.c:476]   --->   Operation 235 'getelementptr' 'RoundKey_15_addr_1' <Predicate = (icmp_ln464)> <Delay = 0.00>
ST_3 : Operation 236 [2/2] (1.42ns)   --->   "%RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 236 'load' 'RoundKey_15_load_1' <Predicate = (icmp_ln464)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 237 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @InvSubBytes(i8 %state_0_0_load_4, i8 %temp, i8 %state_2_2_read_ass, i8 %state_1_3_read_ass, i8 %state_1_0_load_4, i8 %state_0_1_read_ass, i8 %state_3_2_read_ass, i8 %state_2_3_read_ass, i8 %state_2_0_load_4, i8 %state_1_1_read_ass, i8 %temp_1, i8 %state_3_3_read_ass, i8 %state_3_0_load_4, i8 %state_2_1_read_ass, i8 %temp_2, i8 %temp_3)" [aes.c:467]   --->   Operation 237 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_32)   --->   "%state_0_0_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 0" [aes.c:467]   --->   Operation 238 'extractvalue' 'state_0_0_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_33)   --->   "%state_0_1_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 1" [aes.c:467]   --->   Operation 239 'extractvalue' 'state_0_1_ret2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_34)   --->   "%state_0_2_ret3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 2" [aes.c:467]   --->   Operation 240 'extractvalue' 'state_0_2_ret3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_35)   --->   "%state_0_3_ret4 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 3" [aes.c:467]   --->   Operation 241 'extractvalue' 'state_0_3_ret4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_36)   --->   "%state_1_0_ret5 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 4" [aes.c:467]   --->   Operation 242 'extractvalue' 'state_1_0_ret5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_37)   --->   "%state_1_1_ret6 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 5" [aes.c:467]   --->   Operation 243 'extractvalue' 'state_1_1_ret6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_38)   --->   "%state_1_2_ret7 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 6" [aes.c:467]   --->   Operation 244 'extractvalue' 'state_1_2_ret7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_39)   --->   "%state_1_3_ret8 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 7" [aes.c:467]   --->   Operation 245 'extractvalue' 'state_1_3_ret8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_40)   --->   "%state_2_0_ret9 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 8" [aes.c:467]   --->   Operation 246 'extractvalue' 'state_2_0_ret9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_41)   --->   "%state_2_1_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 9" [aes.c:467]   --->   Operation 247 'extractvalue' 'state_2_1_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_42)   --->   "%state_2_2_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 10" [aes.c:467]   --->   Operation 248 'extractvalue' 'state_2_2_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_43)   --->   "%state_2_3_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 11" [aes.c:467]   --->   Operation 249 'extractvalue' 'state_2_3_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_44)   --->   "%state_3_0_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 12" [aes.c:467]   --->   Operation 250 'extractvalue' 'state_3_0_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_45)   --->   "%state_3_1_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 13" [aes.c:467]   --->   Operation 251 'extractvalue' 'state_3_1_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_46)   --->   "%state_3_2_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 14" [aes.c:467]   --->   Operation 252 'extractvalue' 'state_3_2_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_47)   --->   "%state_3_3_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret1, 15" [aes.c:467]   --->   Operation 253 'extractvalue' 'state_3_3_ret1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/2] (1.42ns)   --->   "%RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 254 'load' 'RoundKey_0_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 255 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_32 = xor i8 %state_0_0_ret1, %RoundKey_0_load_2" [aes.c:252->aes.c:468]   --->   Operation 255 'xor' 'xor_ln252_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %xor_ln252_32)" [aes.c:252->aes.c:468]   --->   Operation 256 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/2] (1.42ns)   --->   "%RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 257 'load' 'RoundKey_1_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 258 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_33 = xor i8 %state_0_1_ret2, %RoundKey_1_load_2" [aes.c:252->aes.c:468]   --->   Operation 258 'xor' 'xor_ln252_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %xor_ln252_33)" [aes.c:252->aes.c:468]   --->   Operation 259 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/2] (1.42ns)   --->   "%RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 260 'load' 'RoundKey_2_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 261 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_34 = xor i8 %state_0_2_ret3, %RoundKey_2_load_2" [aes.c:252->aes.c:468]   --->   Operation 261 'xor' 'xor_ln252_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %xor_ln252_34)" [aes.c:252->aes.c:468]   --->   Operation 262 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/2] (1.42ns)   --->   "%RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 263 'load' 'RoundKey_3_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 264 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_35 = xor i8 %state_0_3_ret4, %RoundKey_3_load_2" [aes.c:252->aes.c:468]   --->   Operation 264 'xor' 'xor_ln252_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %xor_ln252_35)" [aes.c:252->aes.c:468]   --->   Operation 265 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/2] (1.42ns)   --->   "%RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 266 'load' 'RoundKey_4_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 267 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_36 = xor i8 %state_1_0_ret5, %RoundKey_4_load_2" [aes.c:252->aes.c:468]   --->   Operation 267 'xor' 'xor_ln252_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %xor_ln252_36)" [aes.c:252->aes.c:468]   --->   Operation 268 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/2] (1.42ns)   --->   "%RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 269 'load' 'RoundKey_5_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 270 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_37 = xor i8 %state_1_1_ret6, %RoundKey_5_load_2" [aes.c:252->aes.c:468]   --->   Operation 270 'xor' 'xor_ln252_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %xor_ln252_37)" [aes.c:252->aes.c:468]   --->   Operation 271 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/2] (1.42ns)   --->   "%RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 272 'load' 'RoundKey_6_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 273 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_38 = xor i8 %state_1_2_ret7, %RoundKey_6_load_2" [aes.c:252->aes.c:468]   --->   Operation 273 'xor' 'xor_ln252_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %xor_ln252_38)" [aes.c:252->aes.c:468]   --->   Operation 274 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/2] (1.42ns)   --->   "%RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 275 'load' 'RoundKey_7_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 276 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_39 = xor i8 %state_1_3_ret8, %RoundKey_7_load_2" [aes.c:252->aes.c:468]   --->   Operation 276 'xor' 'xor_ln252_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %xor_ln252_39)" [aes.c:252->aes.c:468]   --->   Operation 277 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/2] (1.42ns)   --->   "%RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 278 'load' 'RoundKey_8_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 279 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_40 = xor i8 %state_2_0_ret9, %RoundKey_8_load_2" [aes.c:252->aes.c:468]   --->   Operation 279 'xor' 'xor_ln252_40' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %xor_ln252_40)" [aes.c:252->aes.c:468]   --->   Operation 280 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/2] (1.42ns)   --->   "%RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 281 'load' 'RoundKey_9_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 282 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_41 = xor i8 %state_2_1_ret1, %RoundKey_9_load_2" [aes.c:252->aes.c:468]   --->   Operation 282 'xor' 'xor_ln252_41' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %xor_ln252_41)" [aes.c:252->aes.c:468]   --->   Operation 283 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 284 [1/2] (1.42ns)   --->   "%RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 284 'load' 'RoundKey_10_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 285 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_42 = xor i8 %state_2_2_ret1, %RoundKey_10_load_2" [aes.c:252->aes.c:468]   --->   Operation 285 'xor' 'xor_ln252_42' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %xor_ln252_42)" [aes.c:252->aes.c:468]   --->   Operation 286 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/2] (1.42ns)   --->   "%RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 287 'load' 'RoundKey_11_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 288 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_43 = xor i8 %state_2_3_ret1, %RoundKey_11_load_2" [aes.c:252->aes.c:468]   --->   Operation 288 'xor' 'xor_ln252_43' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %xor_ln252_43)" [aes.c:252->aes.c:468]   --->   Operation 289 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 290 [1/2] (1.42ns)   --->   "%RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 290 'load' 'RoundKey_12_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 291 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_44 = xor i8 %state_3_0_ret1, %RoundKey_12_load_2" [aes.c:252->aes.c:468]   --->   Operation 291 'xor' 'xor_ln252_44' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %xor_ln252_44)" [aes.c:252->aes.c:468]   --->   Operation 292 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/2] (1.42ns)   --->   "%RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 293 'load' 'RoundKey_13_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 294 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_45 = xor i8 %state_3_1_ret1, %RoundKey_13_load_2" [aes.c:252->aes.c:468]   --->   Operation 294 'xor' 'xor_ln252_45' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %xor_ln252_45)" [aes.c:252->aes.c:468]   --->   Operation 295 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/2] (1.42ns)   --->   "%RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 296 'load' 'RoundKey_14_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 297 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_46 = xor i8 %state_3_2_ret1, %RoundKey_14_load_2" [aes.c:252->aes.c:468]   --->   Operation 297 'xor' 'xor_ln252_46' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %xor_ln252_46)" [aes.c:252->aes.c:468]   --->   Operation 298 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/2] (1.42ns)   --->   "%RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1" [aes.c:252->aes.c:468]   --->   Operation 299 'load' 'RoundKey_15_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 300 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_47 = xor i8 %state_3_3_ret1, %RoundKey_15_load_2" [aes.c:252->aes.c:468]   --->   Operation 300 'xor' 'xor_ln252_47' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %xor_ln252_47)" [aes.c:252->aes.c:468]   --->   Operation 301 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [2/2] (1.18ns)   --->   "%call_ret2 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @InvMixColumns(i8 %xor_ln252_32, i8 %xor_ln252_33, i8 %xor_ln252_34, i8 %xor_ln252_35, i8 %xor_ln252_36, i8 %xor_ln252_37, i8 %xor_ln252_38, i8 %xor_ln252_39, i8 %xor_ln252_40, i8 %xor_ln252_41, i8 %xor_ln252_42, i8 %xor_ln252_43, i8 %xor_ln252_44, i8 %xor_ln252_45, i8 %xor_ln252_46, i8 %xor_ln252_47)" [aes.c:469]   --->   Operation 302 'call' 'call_ret2' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 303 [1/2] (0.00ns)   --->   "%call_ret2 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @InvMixColumns(i8 %xor_ln252_32, i8 %xor_ln252_33, i8 %xor_ln252_34, i8 %xor_ln252_35, i8 %xor_ln252_36, i8 %xor_ln252_37, i8 %xor_ln252_38, i8 %xor_ln252_39, i8 %xor_ln252_40, i8 %xor_ln252_41, i8 %xor_ln252_42, i8 %xor_ln252_43, i8 %xor_ln252_44, i8 %xor_ln252_45, i8 %xor_ln252_46, i8 %xor_ln252_47)" [aes.c:469]   --->   Operation 303 'call' 'call_ret2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%state_0_0_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 0" [aes.c:469]   --->   Operation 304 'extractvalue' 'state_0_0_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %state_0_0_ret2)" [aes.c:469]   --->   Operation 305 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%state_0_1_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 1" [aes.c:469]   --->   Operation 306 'extractvalue' 'state_0_1_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%state_0_2_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 2" [aes.c:469]   --->   Operation 307 'extractvalue' 'state_0_2_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%state_0_3_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 3" [aes.c:469]   --->   Operation 308 'extractvalue' 'state_0_3_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%state_1_0_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 4" [aes.c:469]   --->   Operation 309 'extractvalue' 'state_1_0_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %state_1_0_ret1)" [aes.c:469]   --->   Operation 310 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%state_1_1_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 5" [aes.c:469]   --->   Operation 311 'extractvalue' 'state_1_1_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%state_1_2_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 6" [aes.c:469]   --->   Operation 312 'extractvalue' 'state_1_2_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%state_1_3_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 7" [aes.c:469]   --->   Operation 313 'extractvalue' 'state_1_3_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%state_2_0_ret1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 8" [aes.c:469]   --->   Operation 314 'extractvalue' 'state_2_0_ret1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %state_2_0_ret1)" [aes.c:469]   --->   Operation 315 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (0.00ns)   --->   "%state_2_1_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 9" [aes.c:469]   --->   Operation 316 'extractvalue' 'state_2_1_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%state_2_2_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 10" [aes.c:469]   --->   Operation 317 'extractvalue' 'state_2_2_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%state_2_3_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 11" [aes.c:469]   --->   Operation 318 'extractvalue' 'state_2_3_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%state_3_0_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 12" [aes.c:469]   --->   Operation 319 'extractvalue' 'state_3_0_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %state_3_0_ret2)" [aes.c:469]   --->   Operation 320 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%state_3_1_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 13" [aes.c:469]   --->   Operation 321 'extractvalue' 'state_3_1_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%state_3_2_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 14" [aes.c:469]   --->   Operation 322 'extractvalue' 'state_3_2_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%state_3_3_ret2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret2, 15" [aes.c:469]   --->   Operation 323 'extractvalue' 'state_3_3_ret2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "br label %AddRoundKey.exit14" [aes.c:464]   --->   Operation 324 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.08>
ST_6 : Operation 325 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @InvSubBytes(i8 %state_0_0_load_4, i8 %temp, i8 %state_2_2_read_ass, i8 %state_1_3_read_ass, i8 %state_1_0_load_4, i8 %state_0_1_read_ass, i8 %state_3_2_read_ass, i8 %state_2_3_read_ass, i8 %state_2_0_load_4, i8 %state_1_1_read_ass, i8 %temp_1, i8 %state_3_3_read_ass, i8 %state_3_0_load_4, i8 %state_2_1_read_ass, i8 %temp_2, i8 %temp_3)" [aes.c:475]   --->   Operation 325 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_16)   --->   "%state_0_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [aes.c:475]   --->   Operation 326 'extractvalue' 'state_0_0_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_17)   --->   "%state_0_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [aes.c:475]   --->   Operation 327 'extractvalue' 'state_0_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_18)   --->   "%state_0_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [aes.c:475]   --->   Operation 328 'extractvalue' 'state_0_2_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_19)   --->   "%state_0_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [aes.c:475]   --->   Operation 329 'extractvalue' 'state_0_3_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_20)   --->   "%state_1_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [aes.c:475]   --->   Operation 330 'extractvalue' 'state_1_0_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_21)   --->   "%state_1_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [aes.c:475]   --->   Operation 331 'extractvalue' 'state_1_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_22)   --->   "%state_1_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [aes.c:475]   --->   Operation 332 'extractvalue' 'state_1_2_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_23)   --->   "%state_1_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [aes.c:475]   --->   Operation 333 'extractvalue' 'state_1_3_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_24)   --->   "%state_2_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [aes.c:475]   --->   Operation 334 'extractvalue' 'state_2_0_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_25)   --->   "%state_2_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 9" [aes.c:475]   --->   Operation 335 'extractvalue' 'state_2_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_26)   --->   "%state_2_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 10" [aes.c:475]   --->   Operation 336 'extractvalue' 'state_2_2_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_27)   --->   "%state_2_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 11" [aes.c:475]   --->   Operation 337 'extractvalue' 'state_2_3_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_28)   --->   "%state_3_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 12" [aes.c:475]   --->   Operation 338 'extractvalue' 'state_3_0_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_29)   --->   "%state_3_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 13" [aes.c:475]   --->   Operation 339 'extractvalue' 'state_3_1_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_30)   --->   "%state_3_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 14" [aes.c:475]   --->   Operation 340 'extractvalue' 'state_3_2_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_31)   --->   "%state_3_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 15" [aes.c:475]   --->   Operation 341 'extractvalue' 'state_3_3_ret' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 342 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 343 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_16 = xor i8 %state_0_0_ret, %RoundKey_0_load_1" [aes.c:252->aes.c:476]   --->   Operation 343 'xor' 'xor_ln252_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %xor_ln252_16)" [aes.c:252->aes.c:476]   --->   Operation 344 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 345 [1/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 345 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 346 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_17 = xor i8 %state_0_1_ret, %RoundKey_1_load_1" [aes.c:252->aes.c:476]   --->   Operation 346 'xor' 'xor_ln252_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %xor_ln252_17)" [aes.c:252->aes.c:476]   --->   Operation 347 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 348 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 349 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_18 = xor i8 %state_0_2_ret, %RoundKey_2_load_1" [aes.c:252->aes.c:476]   --->   Operation 349 'xor' 'xor_ln252_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %xor_ln252_18)" [aes.c:252->aes.c:476]   --->   Operation 350 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 351 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 352 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_19 = xor i8 %state_0_3_ret, %RoundKey_3_load_1" [aes.c:252->aes.c:476]   --->   Operation 352 'xor' 'xor_ln252_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %xor_ln252_19)" [aes.c:252->aes.c:476]   --->   Operation 353 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 354 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 355 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_20 = xor i8 %state_1_0_ret, %RoundKey_4_load_1" [aes.c:252->aes.c:476]   --->   Operation 355 'xor' 'xor_ln252_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %xor_ln252_20)" [aes.c:252->aes.c:476]   --->   Operation 356 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 357 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 358 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_21 = xor i8 %state_1_1_ret, %RoundKey_5_load_1" [aes.c:252->aes.c:476]   --->   Operation 358 'xor' 'xor_ln252_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %xor_ln252_21)" [aes.c:252->aes.c:476]   --->   Operation 359 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 360 [1/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 360 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 361 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_22 = xor i8 %state_1_2_ret, %RoundKey_6_load_1" [aes.c:252->aes.c:476]   --->   Operation 361 'xor' 'xor_ln252_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %xor_ln252_22)" [aes.c:252->aes.c:476]   --->   Operation 362 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 363 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 364 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_23 = xor i8 %state_1_3_ret, %RoundKey_7_load_1" [aes.c:252->aes.c:476]   --->   Operation 364 'xor' 'xor_ln252_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %xor_ln252_23)" [aes.c:252->aes.c:476]   --->   Operation 365 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 366 [1/2] (1.42ns)   --->   "%RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 366 'load' 'RoundKey_8_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 367 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_24 = xor i8 %state_2_0_ret, %RoundKey_8_load_1" [aes.c:252->aes.c:476]   --->   Operation 367 'xor' 'xor_ln252_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %xor_ln252_24)" [aes.c:252->aes.c:476]   --->   Operation 368 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 369 [1/2] (1.42ns)   --->   "%RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 369 'load' 'RoundKey_9_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 370 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_25 = xor i8 %state_2_1_ret, %RoundKey_9_load_1" [aes.c:252->aes.c:476]   --->   Operation 370 'xor' 'xor_ln252_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %xor_ln252_25)" [aes.c:252->aes.c:476]   --->   Operation 371 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/2] (1.42ns)   --->   "%RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 372 'load' 'RoundKey_10_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 373 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_26 = xor i8 %state_2_2_ret, %RoundKey_10_load_1" [aes.c:252->aes.c:476]   --->   Operation 373 'xor' 'xor_ln252_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %xor_ln252_26)" [aes.c:252->aes.c:476]   --->   Operation 374 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/2] (1.42ns)   --->   "%RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 375 'load' 'RoundKey_11_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 376 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_27 = xor i8 %state_2_3_ret, %RoundKey_11_load_1" [aes.c:252->aes.c:476]   --->   Operation 376 'xor' 'xor_ln252_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %xor_ln252_27)" [aes.c:252->aes.c:476]   --->   Operation 377 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 378 [1/2] (1.42ns)   --->   "%RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 378 'load' 'RoundKey_12_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 379 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_28 = xor i8 %state_3_0_ret, %RoundKey_12_load_1" [aes.c:252->aes.c:476]   --->   Operation 379 'xor' 'xor_ln252_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %xor_ln252_28)" [aes.c:252->aes.c:476]   --->   Operation 380 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 381 [1/2] (1.42ns)   --->   "%RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 381 'load' 'RoundKey_13_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 382 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_29 = xor i8 %state_3_1_ret, %RoundKey_13_load_1" [aes.c:252->aes.c:476]   --->   Operation 382 'xor' 'xor_ln252_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %xor_ln252_29)" [aes.c:252->aes.c:476]   --->   Operation 383 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/2] (1.42ns)   --->   "%RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 384 'load' 'RoundKey_14_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 385 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_30 = xor i8 %state_3_2_ret, %RoundKey_14_load_1" [aes.c:252->aes.c:476]   --->   Operation 385 'xor' 'xor_ln252_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %xor_ln252_30)" [aes.c:252->aes.c:476]   --->   Operation 386 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 387 [1/2] (1.42ns)   --->   "%RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1" [aes.c:252->aes.c:476]   --->   Operation 387 'load' 'RoundKey_15_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 388 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_31 = xor i8 %state_3_3_ret, %RoundKey_15_load_1" [aes.c:252->aes.c:476]   --->   Operation 388 'xor' 'xor_ln252_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %xor_ln252_31)" [aes.c:252->aes.c:476]   --->   Operation 389 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "ret void" [aes.c:477]   --->   Operation 390 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_0_addr', aes.c:252->aes.c:459) [68]  (0 ns)
	'load' operation ('RoundKey_0_load', aes.c:252->aes.c:459) on array 'RoundKey_0' [69]  (1.43 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load', aes.c:252->aes.c:459) on array 'RoundKey_0' [69]  (1.43 ns)
	'xor' operation ('xor_ln252', aes.c:252->aes.c:459) [71]  (0.66 ns)

 <State 3>: 2.37ns
The critical path consists of the following:
	'phi' operation ('state_3_0_load_4', aes.c:469) with incoming values : ('xor_ln252_12', aes.c:252->aes.c:459) ('state_3_0_ret2', aes.c:469) [138]  (0 ns)
	'call' operation ('call_ret1', aes.c:467) to 'InvSubBytes' [171]  (2.37 ns)

 <State 4>: 3.27ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load_2', aes.c:252->aes.c:468) on array 'RoundKey_0' [190]  (1.43 ns)
	'xor' operation ('xor_ln252_32', aes.c:252->aes.c:468) [191]  (0.66 ns)
	'call' operation ('call_ret2', aes.c:469) to 'InvMixColumns' [253]  (1.18 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 2.08ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load_1', aes.c:252->aes.c:476) on array 'RoundKey_0' [307]  (1.43 ns)
	'xor' operation ('xor_ln252_16', aes.c:252->aes.c:476) [308]  (0.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
