

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop'
================================================================
* Date:           Wed Mar 27 17:45:56 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        Audio_Equalizer_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       45|       45|  0.450 us|  0.450 us|   45|   45|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Lowfreq_Shift_Accumulate_Loop  |       43|       43|        12|          1|          1|    33|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    130|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|     358|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     358|    257|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln44_fu_150_p2              |         +|   0|  0|  14|           7|           2|
    |add_ln46_fu_177_p2              |         +|   0|  0|  71|          64|          64|
    |lowfreq_accumulate_1_fu_219_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 130|         106|         102|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |   9|          2|    7|         14|
    |gmem_blk_n_AR             |   9|          2|    1|          2|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |i_fu_74                   |   9|          2|    7|         14|
    |lowfreq_accumulate_fu_70  |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  63|         14|   50|        100|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_read_reg_273             |  32|   0|   32|          0|
    |gmem_addr_reg_262                  |  64|   0|   64|          0|
    |i_2_reg_248                        |   7|   0|    7|          0|
    |i_fu_74                            |   7|   0|    7|          0|
    |lowfreq_accumulate_fu_70           |  32|   0|   32|          0|
    |lowfreq_shift_reg_load_reg_268     |  32|   0|   32|          0|
    |mul_ln46_reg_278                   |  32|   0|   32|          0|
    |tmp_reg_253                        |   1|   0|    1|          0|
    |lowfreq_shift_reg_load_reg_268     |  64|  32|   32|          0|
    |tmp_reg_253                        |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 358|  64|  263|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|grp_fu_391_p_din0              |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|grp_fu_391_p_din1              |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|grp_fu_391_p_dout0             |   in|   32|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|grp_fu_391_p_ce                |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop|  return value|
|m_axi_gmem_AWVALID             |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREADY             |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWADDR              |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWID                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLEN               |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWSIZE              |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWBURST             |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWLOCK              |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWCACHE             |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWPROT              |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWQOS               |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWREGION            |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_AWUSER              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WVALID              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WREADY              |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WDATA               |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WSTRB               |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WLAST               |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WID                 |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_WUSER               |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARVALID             |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREADY             |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARADDR              |  out|   64|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARID                |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLEN               |  out|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARSIZE              |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARBURST             |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARLOCK              |  out|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARCACHE             |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARPROT              |  out|    3|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARQOS               |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARREGION            |  out|    4|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_ARUSER              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RVALID              |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RREADY              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RDATA               |   in|   32|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RLAST               |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RID                 |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM            |   in|    9|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RUSER               |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_RRESP               |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BVALID              |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BREADY              |  out|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BRESP               |   in|    2|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BID                 |   in|    1|       m_axi|                                              gmem|       pointer|
|m_axi_gmem_BUSER               |   in|    1|       m_axi|                                              gmem|       pointer|
|lowfreq_coefs                  |   in|   64|     ap_none|                                     lowfreq_coefs|        scalar|
|lowfreq_accumulate_out         |  out|   32|      ap_vld|                            lowfreq_accumulate_out|       pointer|
|lowfreq_accumulate_out_ap_vld  |  out|    1|      ap_vld|                            lowfreq_accumulate_out|       pointer|
|lowfreq_shift_reg_address0     |  out|    6|   ap_memory|                                 lowfreq_shift_reg|         array|
|lowfreq_shift_reg_ce0          |  out|    1|   ap_memory|                                 lowfreq_shift_reg|         array|
|lowfreq_shift_reg_we0          |  out|    1|   ap_memory|                                 lowfreq_shift_reg|         array|
|lowfreq_shift_reg_d0           |  out|   32|   ap_memory|                                 lowfreq_shift_reg|         array|
|lowfreq_shift_reg_address1     |  out|    6|   ap_memory|                                 lowfreq_shift_reg|         array|
|lowfreq_shift_reg_ce1          |  out|    1|   ap_memory|                                 lowfreq_shift_reg|         array|
|lowfreq_shift_reg_q1           |   in|   32|   ap_memory|                                 lowfreq_shift_reg|         array|
+-------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lowfreq_accumulate = alloca i32 1"   --->   Operation 15 'alloca' 'lowfreq_accumulate' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 33, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lowfreq_coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %lowfreq_coefs"   --->   Operation 18 'read' 'lowfreq_coefs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 32, i7 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %lowfreq_accumulate"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [equalizer.cpp:46]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i_2, i32 6" [equalizer.cpp:44]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub" [equalizer.cpp:44]   --->   Operation 27 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln44 = add i7 %i_2, i7 127" [equalizer.cpp:44]   --->   Operation 28 'add' 'add_ln44' <Predicate = (!tmp)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln45 = sext i7 %add_ln44" [equalizer.cpp:45]   --->   Operation 29 'sext' 'sext_ln45' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_addr = getelementptr i32 %lowfreq_shift_reg, i64 0, i64 %sext_ln45" [equalizer.cpp:45]   --->   Operation 30 'getelementptr' 'lowfreq_shift_reg_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%lowfreq_shift_reg_load = load i6 %lowfreq_shift_reg_addr" [equalizer.cpp:45]   --->   Operation 31 'load' 'lowfreq_shift_reg_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i7 %i_2" [equalizer.cpp:46]   --->   Operation 32 'trunc' 'trunc_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln46, i2 0" [equalizer.cpp:46]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %shl_ln" [equalizer.cpp:46]   --->   Operation 34 'zext' 'zext_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.52ns)   --->   "%add_ln46 = add i64 %zext_ln46, i64 %lowfreq_coefs_read" [equalizer.cpp:46]   --->   Operation 35 'add' 'add_ln46' <Predicate = (!tmp)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln46, i32 2, i32 63" [equalizer.cpp:46]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i62 %trunc_ln" [equalizer.cpp:46]   --->   Operation 37 'sext' 'sext_ln46' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln46" [equalizer.cpp:46]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln44 = store i7 %add_ln44, i7 %i" [equalizer.cpp:44]   --->   Operation 39 'store' 'store_ln44' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%i_cast1 = zext i7 %i_2" [equalizer.cpp:46]   --->   Operation 40 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%lowfreq_shift_reg_load = load i6 %lowfreq_shift_reg_addr" [equalizer.cpp:45]   --->   Operation 41 'load' 'lowfreq_shift_reg_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lowfreq_shift_reg_addr_1 = getelementptr i32 %lowfreq_shift_reg, i64 0, i64 %i_cast1" [equalizer.cpp:45]   --->   Operation 42 'getelementptr' 'lowfreq_shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %lowfreq_shift_reg_load, i6 %lowfreq_shift_reg_addr_1" [equalizer.cpp:45]   --->   Operation 43 'store' 'store_ln45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 33> <RAM>
ST_2 : Operation 44 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 45 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 47 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 48 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 49 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [equalizer.cpp:46]   --->   Operation 50 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [equalizer.cpp:46]   --->   Operation 51 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln46 = mul i32 %gmem_addr_read, i32 %lowfreq_shift_reg_load" [equalizer.cpp:46]   --->   Operation 52 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 53 [1/2] (6.91ns)   --->   "%mul_ln46 = mul i32 %gmem_addr_read, i32 %lowfreq_shift_reg_load" [equalizer.cpp:46]   --->   Operation 53 'mul' 'mul_ln46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_load_1 = load i32 %lowfreq_accumulate"   --->   Operation 59 'load' 'lowfreq_accumulate_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %lowfreq_accumulate_out, i32 %lowfreq_accumulate_load_1"   --->   Operation 60 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 4.14>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%lowfreq_accumulate_load = load i32 %lowfreq_accumulate" [equalizer.cpp:46]   --->   Operation 54 'load' 'lowfreq_accumulate_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [equalizer.cpp:32]   --->   Operation 55 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (2.55ns)   --->   "%lowfreq_accumulate_1 = add i32 %mul_ln46, i32 %lowfreq_accumulate_load" [equalizer.cpp:46]   --->   Operation 56 'add' 'lowfreq_accumulate_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %lowfreq_accumulate_1, i32 %lowfreq_accumulate" [equalizer.cpp:44]   --->   Operation 57 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc" [equalizer.cpp:44]   --->   Operation 58 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ lowfreq_coefs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lowfreq_accumulate_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ lowfreq_shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lowfreq_accumulate        (alloca           ) [ 0111111111111]
i                         (alloca           ) [ 0100000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000]
lowfreq_coefs_read        (read             ) [ 0000000000000]
store_ln0                 (store            ) [ 0000000000000]
store_ln0                 (store            ) [ 0000000000000]
br_ln0                    (br               ) [ 0000000000000]
i_2                       (load             ) [ 0110000000000]
specbitsmap_ln0           (specbitsmap      ) [ 0000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000]
tmp                       (bitselect        ) [ 0111111111110]
empty                     (speclooptripcount) [ 0000000000000]
br_ln44                   (br               ) [ 0000000000000]
add_ln44                  (add              ) [ 0000000000000]
sext_ln45                 (sext             ) [ 0000000000000]
lowfreq_shift_reg_addr    (getelementptr    ) [ 0110000000000]
trunc_ln46                (trunc            ) [ 0000000000000]
shl_ln                    (bitconcatenate   ) [ 0000000000000]
zext_ln46                 (zext             ) [ 0000000000000]
add_ln46                  (add              ) [ 0000000000000]
trunc_ln                  (partselect       ) [ 0000000000000]
sext_ln46                 (sext             ) [ 0000000000000]
gmem_addr                 (getelementptr    ) [ 0111111111000]
store_ln44                (store            ) [ 0000000000000]
i_cast1                   (zext             ) [ 0000000000000]
lowfreq_shift_reg_load    (load             ) [ 0101111111110]
lowfreq_shift_reg_addr_1  (getelementptr    ) [ 0000000000000]
store_ln45                (store            ) [ 0000000000000]
gmem_load_req             (readreq          ) [ 0000000000000]
gmem_addr_read            (read             ) [ 0100000000110]
mul_ln46                  (mul              ) [ 0100000000001]
lowfreq_accumulate_load   (load             ) [ 0000000000000]
specloopname_ln32         (specloopname     ) [ 0000000000000]
lowfreq_accumulate_1      (add              ) [ 0000000000000]
store_ln44                (store            ) [ 0000000000000]
br_ln44                   (br               ) [ 0000000000000]
lowfreq_accumulate_load_1 (load             ) [ 0000000000000]
write_ln0                 (write            ) [ 0000000000000]
ret_ln0                   (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lowfreq_coefs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowfreq_coefs"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lowfreq_accumulate_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowfreq_accumulate_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lowfreq_shift_reg">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lowfreq_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="lowfreq_accumulate_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lowfreq_accumulate/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="lowfreq_coefs_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lowfreq_coefs_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_readreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="gmem_addr_read_read_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="8"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="103" class="1004" name="lowfreq_shift_reg_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lowfreq_shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lowfreq_shift_reg_load/1 store_ln45/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="lowfreq_shift_reg_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="7" slack="0"/>
<pin id="124" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lowfreq_shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_2_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln44_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln45_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln45/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln46_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="7" slack="0"/>
<pin id="163" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="shl_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln46_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln46_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="64" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="trunc_ln_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="62" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="0" index="2" bw="3" slack="0"/>
<pin id="187" dir="0" index="3" bw="7" slack="0"/>
<pin id="188" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln46_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="62" slack="0"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="gmem_addr_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="0"/>
<pin id="200" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln44_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="0" index="1" bw="7" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="i_cast1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="1"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="8"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="lowfreq_accumulate_load_load_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="11"/>
<pin id="218" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lowfreq_accumulate_load/12 "/>
</bind>
</comp>

<comp id="219" class="1004" name="lowfreq_accumulate_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lowfreq_accumulate_1/12 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln44_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="11"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/12 "/>
</bind>
</comp>

<comp id="229" class="1004" name="lowfreq_accumulate_load_1_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="10"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lowfreq_accumulate_load_1/11 "/>
</bind>
</comp>

<comp id="233" class="1005" name="lowfreq_accumulate_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="lowfreq_accumulate "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_2_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="1"/>
<pin id="250" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="10"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="257" class="1005" name="lowfreq_shift_reg_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lowfreq_shift_reg_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="gmem_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="268" class="1005" name="lowfreq_shift_reg_load_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="8"/>
<pin id="270" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="lowfreq_shift_reg_load "/>
</bind>
</comp>

<comp id="273" class="1005" name="gmem_addr_read_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="278" class="1005" name="mul_ln46_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln46 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="95"><net_src comp="62" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="48" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="110" pin="7"/><net_sink comp="110" pin=1"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="139" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="164"><net_src comp="139" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="78" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="177" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="58" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="196"><net_src comp="183" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="150" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="223"><net_src comp="216" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="229" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="236"><net_src comp="70" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="240"><net_src comp="233" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="74" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="247"><net_src comp="241" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="251"><net_src comp="139" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="256"><net_src comp="142" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="103" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="265"><net_src comp="197" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="271"><net_src comp="110" pin="7"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="276"><net_src comp="91" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="281"><net_src comp="212" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: lowfreq_accumulate_out | {11 }
	Port: lowfreq_shift_reg | {2 }
 - Input state : 
	Port: equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop : gmem | {2 3 4 5 6 7 8 9 }
	Port: equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop : lowfreq_coefs | {1 }
	Port: equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop : lowfreq_shift_reg | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		tmp : 2
		br_ln44 : 3
		add_ln44 : 2
		sext_ln45 : 3
		lowfreq_shift_reg_addr : 4
		lowfreq_shift_reg_load : 5
		trunc_ln46 : 2
		shl_ln : 3
		zext_ln46 : 4
		add_ln46 : 5
		trunc_ln : 6
		sext_ln46 : 7
		gmem_addr : 8
		store_ln44 : 3
	State 2
		lowfreq_shift_reg_addr_1 : 1
		store_ln45 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
	State 12
		lowfreq_accumulate_1 : 1
		store_ln44 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_212          |    3    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln44_fu_150        |    0    |    0    |    14   |
|    add   |        add_ln46_fu_177        |    0    |    0    |    71   |
|          |  lowfreq_accumulate_1_fu_219  |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|   read   | lowfreq_coefs_read_read_fu_78 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_91   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_84       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_96     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_142          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |        sext_ln45_fu_156       |    0    |    0    |    0    |
|          |        sext_ln46_fu_193       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln46_fu_161       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_165         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   zext   |        zext_ln46_fu_173       |    0    |    0    |    0    |
|          |         i_cast1_fu_208        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_183        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |   165   |   174   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    gmem_addr_read_reg_273    |   32   |
|       gmem_addr_reg_262      |   32   |
|          i_2_reg_248         |    7   |
|           i_reg_241          |    7   |
|  lowfreq_accumulate_reg_233  |   32   |
|lowfreq_shift_reg_addr_reg_257|    6   |
|lowfreq_shift_reg_load_reg_268|   32   |
|       mul_ln46_reg_278       |   32   |
|          tmp_reg_253         |    1   |
+------------------------------+--------+
|             Total            |   181  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   165  |   174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   181  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   346  |   183  |
+-----------+--------+--------+--------+--------+
