

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 22:15:21 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution5
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  795|  795|  262|  262| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |                                               |                                    |  Latency  |  Interval | Pipeline|
        |                    Instance                   |               Module               | min | max | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+
        |grp_read_data_fu_118                           |read_data                           |   67|   67|   67|   67|   none  |
        |grp_dct_Loop_Row_DCT_Loop_proc_fu_67           |dct_Loop_Row_DCT_Loop_proc          |  261|  261|  261|  261|   none  |
        |grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_126  |dct_Loop_Xpose_Row_Outer_Loop_proc  |   67|   67|   67|   67|   none  |
        |grp_dct_Loop_Col_DCT_Loop_proc_fu_89           |dct_Loop_Col_DCT_Loop_proc          |  261|  261|  261|  261|   none  |
        |grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_132  |dct_Loop_Xpose_Col_Outer_Loop_proc  |   67|   67|   67|   67|   none  |
        |grp_write_data_fu_111                          |write_data                          |   67|   67|   67|   67|   none  |
        +-----------------------------------------------+------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       16|     16|    1002|    670|
|Memory           |       10|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       6|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       26|     16|    1008|    670|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        9|      7|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |dct_Loop_Col_DCT_Loop_proc_U0          |dct_Loop_Col_DCT_Loop_proc          |        8|      8|  425|  191|
    |dct_Loop_Row_DCT_Loop_proc_U0          |dct_Loop_Row_DCT_Loop_proc          |        8|      8|  425|  191|
    |dct_Loop_Xpose_Col_Outer_Loop_proc_U0  |dct_Loop_Xpose_Col_Outer_Loop_proc  |        0|      0|   39|   73|
    |dct_Loop_Xpose_Row_Outer_Loop_proc_U0  |dct_Loop_Xpose_Row_Outer_Loop_proc  |        0|      0|   39|   73|
    |read_data_U0                           |read_data                           |        0|      0|   36|   71|
    |write_data_U0                          |write_data                          |        0|      0|   38|   71|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                    |       16|     16| 1002|  670|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +--------------+----------------+---------+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+------+-----+------+-------------+
    |buf_2d_in_U   |dct_buf_2d_in   |        2|    64|   16|     2|         2048|
    |col_inbuf_U   |dct_buf_2d_in   |        2|    64|   16|     2|         2048|
    |row_outbuf_U  |dct_row_outbuf  |        2|    64|   16|     2|         2048|
    |col_outbuf_U  |dct_row_outbuf  |        2|    64|   16|     2|         2048|
    |buf_2d_out_U  |dct_row_outbuf  |        2|    64|   16|     2|         2048|
    +--------------+----------------+---------+------+-----+------+-------------+
    |Total         |                |       10|   320|   80|    10|        10240|
    +--------------+----------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------------------------------------+---+-----+-----------+
    |                          Name                         | FF| Bits| Const Bits|
    +-------------------------------------------------------+---+-----+-----------+
    |ap_reg_procdone_dct_Loop_Col_DCT_Loop_proc_U0          |  1|    1|          0|
    |ap_reg_procdone_dct_Loop_Row_DCT_Loop_proc_U0          |  1|    1|          0|
    |ap_reg_procdone_dct_Loop_Xpose_Col_Outer_Loop_proc_U0  |  1|    1|          0|
    |ap_reg_procdone_dct_Loop_Xpose_Row_Outer_Loop_proc_U0  |  1|    1|          0|
    |ap_reg_procdone_read_data_U0                           |  1|    1|          0|
    |ap_reg_procdone_write_data_U0                          |  1|    1|          0|
    +-------------------------------------------------------+---+-----+-----------+
    |Total                                                  |  6|    6|          0|
    +-------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d0         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_d1         | out |   16|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   16|  ap_memory |    input_r   |     array    |
|input_r_we1        | out |    1|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q0        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_address1  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce1       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d1        | out |   16|  ap_memory |   output_r   |     array    |
|output_r_q1        |  in |   16|  ap_memory |   output_r   |     array    |
|output_r_we1       | out |    1|  ap_memory |   output_r   |     array    |
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: row_outbuf [1/1] 2.39ns
codeRepl:3  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.39ns
codeRepl:4  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.39ns
codeRepl:5  %col_inbuf = alloca [64 x i16], align 2

ST_1: buf_2d_in [1/1] 2.39ns
codeRepl:7  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 2.39ns
codeRepl:8  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_18 [2/2] 0.00ns
codeRepl:9  call fastcc void @read_data([64 x i16]* nocapture %input_r, [64 x i16]* nocapture %buf_2d_in) nounwind


 <State 2>: 0.00ns
ST_2: stg_19 [1/2] 0.00ns
codeRepl:9  call fastcc void @read_data([64 x i16]* nocapture %input_r, [64 x i16]* nocapture %buf_2d_in) nounwind


 <State 3>: 0.00ns
ST_3: stg_20 [2/2] 0.00ns
codeRepl:10  call fastcc void @dct_Loop_Row_DCT_Loop_proc([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %row_outbuf) nounwind


 <State 4>: 0.00ns
ST_4: stg_21 [1/2] 0.00ns
codeRepl:10  call fastcc void @dct_Loop_Row_DCT_Loop_proc([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %row_outbuf) nounwind


 <State 5>: 0.00ns
ST_5: stg_22 [2/2] 0.00ns
codeRepl:11  call fastcc void @dct_Loop_Xpose_Row_Outer_Loop_proc([64 x i16]* nocapture %row_outbuf, [64 x i16]* nocapture %col_inbuf) nounwind


 <State 6>: 0.00ns
ST_6: stg_23 [1/2] 0.00ns
codeRepl:11  call fastcc void @dct_Loop_Xpose_Row_Outer_Loop_proc([64 x i16]* nocapture %row_outbuf, [64 x i16]* nocapture %col_inbuf) nounwind


 <State 7>: 0.00ns
ST_7: stg_24 [2/2] 0.00ns
codeRepl:12  call fastcc void @dct_Loop_Col_DCT_Loop_proc([64 x i16]* nocapture %col_inbuf, [64 x i16]* nocapture %col_outbuf) nounwind


 <State 8>: 0.00ns
ST_8: stg_25 [1/2] 0.00ns
codeRepl:12  call fastcc void @dct_Loop_Col_DCT_Loop_proc([64 x i16]* nocapture %col_inbuf, [64 x i16]* nocapture %col_outbuf) nounwind


 <State 9>: 0.00ns
ST_9: stg_26 [2/2] 0.00ns
codeRepl:13  call fastcc void @dct_Loop_Xpose_Col_Outer_Loop_proc([64 x i16]* nocapture %col_outbuf, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 10>: 0.00ns
ST_10: stg_27 [1/2] 0.00ns
codeRepl:13  call fastcc void @dct_Loop_Xpose_Col_Outer_Loop_proc([64 x i16]* nocapture %col_outbuf, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 11>: 0.00ns
ST_11: stg_28 [2/2] 0.00ns
codeRepl:14  call fastcc void @write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind


 <State 12>: 0.00ns
ST_12: stg_29 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str1) nounwind

ST_12: stg_30 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_12: stg_31 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_12: stg_32 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_12: stg_33 [1/2] 0.00ns
codeRepl:14  call fastcc void @write_data([64 x i16]* nocapture %buf_2d_out, [64 x i16]* nocapture %output_r) nounwind

ST_12: stg_34 [1/1] 0.00ns
codeRepl:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x1c6f990; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x3158a50; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x36c64d0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3475ab0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3792f20; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x34c1de0; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x340d290; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x356aa80; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3748330; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3804a60; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf (alloca              ) [ 0011111000000]
col_outbuf (alloca              ) [ 0011111111100]
col_inbuf  (alloca              ) [ 0011111110000]
buf_2d_in  (alloca              ) [ 0011100000000]
buf_2d_out (alloca              ) [ 0011111111111]
stg_19     (call                ) [ 0000000000000]
stg_21     (call                ) [ 0000000000000]
stg_23     (call                ) [ 0000000000000]
stg_25     (call                ) [ 0000000000000]
stg_27     (call                ) [ 0000000000000]
stg_29     (specdataflowpipeline) [ 0000000000000]
stg_30     (specbitsmap         ) [ 0000000000000]
stg_31     (specbitsmap         ) [ 0000000000000]
stg_32     (spectopmodule       ) [ 0000000000000]
stg_33     (call                ) [ 0000000000000]
stg_34     (ret                 ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_data"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Row_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Xpose_Row_Outer_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Col_DCT_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_Loop_Xpose_Col_Outer_Loop_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_data"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="row_outbuf_alloca_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="col_outbuf_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="col_inbuf_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="buf_2d_in_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="buf_2d_out_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_dct_Loop_Row_DCT_Loop_proc_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="71" dir="0" index="3" bw="14" slack="0"/>
<pin id="72" dir="0" index="4" bw="15" slack="0"/>
<pin id="73" dir="0" index="5" bw="15" slack="0"/>
<pin id="74" dir="0" index="6" bw="15" slack="0"/>
<pin id="75" dir="0" index="7" bw="15" slack="0"/>
<pin id="76" dir="0" index="8" bw="15" slack="0"/>
<pin id="77" dir="0" index="9" bw="15" slack="0"/>
<pin id="78" dir="0" index="10" bw="15" slack="0"/>
<pin id="79" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_dct_Loop_Col_DCT_Loop_proc_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="3" bw="14" slack="0"/>
<pin id="94" dir="0" index="4" bw="15" slack="0"/>
<pin id="95" dir="0" index="5" bw="15" slack="0"/>
<pin id="96" dir="0" index="6" bw="15" slack="0"/>
<pin id="97" dir="0" index="7" bw="15" slack="0"/>
<pin id="98" dir="0" index="8" bw="15" slack="0"/>
<pin id="99" dir="0" index="9" bw="15" slack="0"/>
<pin id="100" dir="0" index="10" bw="15" slack="0"/>
<pin id="101" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_24/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_write_data_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_28/11 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_read_data_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_18/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_22/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_26/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="67" pin=3"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="67" pin=4"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="67" pin=5"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="67" pin=6"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="67" pin=7"/></net>

<net id="86"><net_src comp="14" pin="0"/><net_sink comp="67" pin=8"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="67" pin=9"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="67" pin=10"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="89" pin=5"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="89" pin=6"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="89" pin=7"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="89" pin=8"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="89" pin=9"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="89" pin=10"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="58" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_18 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |      grp_dct_Loop_Row_DCT_Loop_proc_fu_67     |    6    |  23.637 |   716   |   284   |
|          |      grp_dct_Loop_Col_DCT_Loop_proc_fu_89     |    6    |  23.637 |   716   |   284   |
|   call   |             grp_write_data_fu_111             |    0    |  2.5135 |    48   |    57   |
|          |              grp_read_data_fu_118             |    0    |  2.5135 |    42   |    57   |
|          | grp_dct_Loop_Xpose_Row_Outer_Loop_proc_fu_126 |    0    |  1.3025 |    41   |    54   |
|          | grp_dct_Loop_Xpose_Col_Outer_Loop_proc_fu_132 |    0    |  1.3025 |    41   |    54   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    12   |  54.906 |   1604  |   790   |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|    buf_2d_in    |    2   |    0   |    0   |
|    buf_2d_out   |    2   |    0   |    0   |
|    col_inbuf    |    2   |    0   |    0   |
|    col_outbuf   |    2   |    0   |    0   |
|dct_coeff_table_0|    2   |    -   |    -   |
|dct_coeff_table_1|    2   |    -   |    -   |
|dct_coeff_table_2|    2   |    -   |    -   |
|dct_coeff_table_3|    2   |    -   |    -   |
|dct_coeff_table_4|    2   |    -   |    -   |
|dct_coeff_table_5|    2   |    -   |    -   |
|dct_coeff_table_6|    2   |    -   |    -   |
|dct_coeff_table_7|    2   |    -   |    -   |
|    row_outbuf   |    2   |    0   |    0   |
+-----------------+--------+--------+--------+
|      Total      |   26   |    0   |    0   |
+-----------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |   54   |  1604  |   790  |
|   Memory  |   26   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   26   |   12   |   54   |  1604  |   790  |
+-----------+--------+--------+--------+--------+--------+
